<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: ARMBaseInstrInfo.cpp File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d6/d9b/ARMBaseInstrInfo_8cpp.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ARMBaseInstrInfo.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../db/dd0/ARM_8h_source.html">ARM.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d2/d1f/ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/da0/ARMBaseRegisterInfo_8h_source.html">ARMBaseRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d3/d9e/ARMConstantPoolValue_8h_source.html">ARMConstantPoolValue.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d2/dda/ARMFeatures_8h_source.html">ARMFeatures.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../df/d5c/ARMHazardRecognizer_8h_source.html">ARMHazardRecognizer.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d4/db9/ARMMachineFunctionInfo_8h_source.html">ARMMachineFunctionInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d5/df9/ARMAddressingModes_8h_source.html">MCTargetDesc/ARMAddressingModes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d98/STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../db/d77/LiveVariables_8h_source.html">llvm/CodeGen/LiveVariables.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d3/d65/MachineConstantPool_8h_source.html">llvm/CodeGen/MachineConstantPool.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d0/d80/MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d0/d1f/MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d4/dbf/MachineJumpTableInfo_8h_source.html">llvm/CodeGen/MachineJumpTableInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d8/df3/MachineMemOperand_8h_source.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d6/dd8/SelectionDAGNodes_8h_source.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d1/d45/Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../df/df5/Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d6/d75/GlobalValue_8h_source.html">llvm/IR/GlobalValue.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../df/d24/MCAsmInfo_8h_source.html">llvm/MC/MCAsmInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../da/d7b/MCExpr_8h_source.html">llvm/MC/MCExpr.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d8/d97/BranchProbability_8h_source.html">llvm/Support/BranchProbability.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d9/d41/CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/dcb/include_2llvm_2Support_2Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d3f/ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br/>
<code>#include &quot;ARMGenInstrInfo.inc&quot;</code><br/>
</div>
<p><a href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d5d/structARM__MLxEntry.html">ARM_MLxEntry</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d2/d5d/structARM__MLxEntry.html" title="ARM_MLxEntry - Record information about MLA / MLS instructions. ">ARM_MLxEntry</a> - Record information about MLA / MLS instructions.  <a href="../../d2/d5d/structARM__MLxEntry.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d19/structAddSubFlagsOpcodePair.html">AddSubFlagsOpcodePair</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:d9/d4a/namespacellvm"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d4a/namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:d9/d4a/namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;arm-instrinfo&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">GET_INSTRINFO_CTOR_DTOR</a></td></tr>
<tr class="separator:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a9716711ecfa12e9b08bf9bca20b52429"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429">ARMExeDomain</a> { <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429afbe482a8b25c7219e7cf97a031e42eb0">ExeGeneric</a> = 0, 
<a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429a15d6a46113ff3279d6a41d41c6f57e01">ExeVFP</a> = 1, 
<a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429a38642eed189597cd4b0c90fe46f2bcd2">ExeNEON</a> = 2
 }</td></tr>
<tr class="separator:a9716711ecfa12e9b08bf9bca20b52429"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a51e6c10c9f9db97379c3ce29a5705223"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a51e6c10c9f9db97379c3ce29a5705223"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="../../d9/d4a/namespacellvm.html#a51e6c10c9f9db97379c3ce29a5705223">llvm::IsCPSRDead&lt; MachineInstr &gt;</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="separator:a51e6c10c9f9db97379c3ce29a5705223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ceb44c13a5a15157d5f663fa961fb98"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d2c/Compiler_8h.html#ac6a5e0eb6a9944baf6ba14b640eab6e1">LLVM_ATTRIBUTE_NOINLINE</a> <br class="typebreak"/>
unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a7ceb44c13a5a15157d5f663fa961fb98">getNumJTEntries</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> std::vector&lt; <a class="el" href="../../d7/d48/structllvm_1_1MachineJumpTableEntry.html">MachineJumpTableEntry</a> &gt; &amp;JT, unsigned JTI)</td></tr>
<tr class="memdesc:a7ceb44c13a5a15157d5f663fa961fb98"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIXME: Works around a gcc miscompilation with -fstrict-aliasing.  <a href="#a7ceb44c13a5a15157d5f663fa961fb98">More...</a><br/></td></tr>
<tr class="separator:a7ceb44c13a5a15157d5f663fa961fb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c263d194af0af601f8fe37e10f1ea74"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a2c263d194af0af601f8fe37e10f1ea74">duplicateCPV</a> (<a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, unsigned &amp;CPI)</td></tr>
<tr class="separator:a2c263d194af0af601f8fe37e10f1ea74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2f252f9fc7d4ae9a5d7ec3da07a54b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#afd2f252f9fc7d4ae9a5d7ec3da07a54b">canFoldIntoMOVCC</a> (unsigned Reg, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="separator:afd2f252f9fc7d4ae9a5d7ec3da07a54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae55e10788420a585d13dbf0ba8d9ef66"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#ae55e10788420a585d13dbf0ba8d9ef66">isAnySubRegLive</a> (unsigned Reg, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="separator:ae55e10788420a585d13dbf0ba8d9ef66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33a0d1999c0408a2ca70902db420c596"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a33a0d1999c0408a2ca70902db420c596">isSuitableForMask</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;MI, unsigned SrcReg, int CmpMask, bool CommonUse)</td></tr>
<tr class="separator:a33a0d1999c0408a2ca70902db420c596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78f76da5e042c72f0e78b114d0e365d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d1/dff/namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a78f76da5e042c72f0e78b114d0e365d2">getSwappedCondition</a> (<a class="el" href="../../d1/dff/namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> CC)</td></tr>
<tr class="separator:a78f76da5e042c72f0e78b114d0e365d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3384fe4d7439c43ce831ee300a4d522b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a3384fe4d7439c43ce831ee300a4d522b">isRedundantFlagInstr</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *CmpI, unsigned SrcReg, unsigned SrcReg2, int ImmValue, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *OI)</td></tr>
<tr class="separator:a3384fe4d7439c43ce831ee300a4d522b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6629ec6bb6d754c9fc7132f69a6a45ea"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a6629ec6bb6d754c9fc7132f69a6a45ea">getNumMicroOpsSwiftLdSt</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d3/dd5/classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="separator:a6629ec6bb6d754c9fc7132f69a6a45ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69905d1272d640d4bd54212ab54beaa0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a69905d1272d640d4bd54212ab54beaa0">getBundledDefMI</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned Reg, unsigned &amp;DefIdx, unsigned &amp;Dist)</td></tr>
<tr class="separator:a69905d1272d640d4bd54212ab54beaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a069e150acc88aaa0d93efc5a11b14de3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a069e150acc88aaa0d93efc5a11b14de3">getBundledUseMI</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned Reg, unsigned &amp;UseIdx, unsigned &amp;Dist)</td></tr>
<tr class="separator:a069e150acc88aaa0d93efc5a11b14de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e65c85fd74449f473f541542825cdd8"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a7e65c85fd74449f473f541542825cdd8">adjustDefLatency</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d5/df0/classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *DefMCID, unsigned DefAlign)</td></tr>
<tr class="separator:a7e65c85fd74449f473f541542825cdd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8faff5770ac9abcc38b6a74380aeeec5"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a8faff5770ac9abcc38b6a74380aeeec5">getCorrespondingDRegAndLane</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, unsigned SReg, unsigned &amp;Lane)</td></tr>
<tr class="separator:a8faff5770ac9abcc38b6a74380aeeec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf27cb591f496a632979c8ac607baf8c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#adf27cb591f496a632979c8ac607baf8c">getImplicitSPRUseForDPRUse</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned DReg, unsigned Lane, unsigned &amp;ImplicitSReg)</td></tr>
<tr class="separator:adf27cb591f496a632979c8ac607baf8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ac0d783c80fd0f6ac590557c9d09bf5b4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#ac0d783c80fd0f6ac590557c9d09bf5b4">EnableARM3Addr</a> (&quot;enable-arm-3-addr-conv&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable ARM 2-addr to 3-addr conv&quot;))</td></tr>
<tr class="separator:ac0d783c80fd0f6ac590557c9d09bf5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66bb217193a5d63a232f9708683397a2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a66bb217193a5d63a232f9708683397a2">WidenVMOVS</a> (&quot;widen-vmovs&quot;, cl::Hidden, cl::init(<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Widen ARM vmovs to vmovd when possible&quot;))</td></tr>
<tr class="separator:a66bb217193a5d63a232f9708683397a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ef99d0c38ffb09797db37080cad260"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; unsigned &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a19ef99d0c38ffb09797db37080cad260">SwiftPartialUpdateClearance</a> (&quot;swift-partial-update-clearance&quot;, cl::Hidden, cl::init(12), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Clearance before partial register updates&quot;))</td></tr>
<tr class="separator:a19ef99d0c38ffb09797db37080cad260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97de685f215df81fe66267171364ab6b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d2/d5d/structARM__MLxEntry.html">ARM_MLxEntry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a97de685f215df81fe66267171364ab6b">ARM_MLxTable</a> []</td></tr>
<tr class="separator:a97de685f215df81fe66267171364ab6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6282aa121bbcfb3d8a25be63c0b3dc33"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d19/structAddSubFlagsOpcodePair.html">AddSubFlagsOpcodePair</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a6282aa121bbcfb3d8a25be63c0b3dc33">AddSubFlagsOpcodeMap</a> []</td></tr>
<tr class="separator:a6282aa121bbcfb3d8a25be63c0b3dc33"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;arm-instrinfo&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l00043">43</a> of file <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a5d99008fb7e5cdc4774786d0743a2c4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_CTOR_DTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l00045">45</a> of file <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a9716711ecfa12e9b08bf9bca20b52429"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429">ARMExeDomain</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a9716711ecfa12e9b08bf9bca20b52429afbe482a8b25c7219e7cf97a031e42eb0"></a>ExeGeneric</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9716711ecfa12e9b08bf9bca20b52429a15d6a46113ff3279d6a41d41c6f57e01"></a>ExeVFP</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9716711ecfa12e9b08bf9bca20b52429a38642eed189597cd4b0c90fe46f2bcd2"></a>ExeNEON</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l03963">3963</a> of file <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;                  {</div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;  <a class="code" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429afbe482a8b25c7219e7cf97a031e42eb0">ExeGeneric</a> = 0,</div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;  <a class="code" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429a15d6a46113ff3279d6a41d41c6f57e01">ExeVFP</a> = 1,</div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;  <a class="code" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429a38642eed189597cd4b0c90fe46f2bcd2">ExeNEON</a> = 2</div>
<div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;};</div>
<div class="ttc" id="ARMBaseInstrInfo_8cpp_html_a9716711ecfa12e9b08bf9bca20b52429afbe482a8b25c7219e7cf97a031e42eb0"><div class="ttname"><a href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429afbe482a8b25c7219e7cf97a031e42eb0">ExeGeneric</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l03964">ARMBaseInstrInfo.cpp:3964</a></div></div>
<div class="ttc" id="ARMBaseInstrInfo_8cpp_html_a9716711ecfa12e9b08bf9bca20b52429a15d6a46113ff3279d6a41d41c6f57e01"><div class="ttname"><a href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429a15d6a46113ff3279d6a41d41c6f57e01">ExeVFP</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l03965">ARMBaseInstrInfo.cpp:3965</a></div></div>
<div class="ttc" id="ARMBaseInstrInfo_8cpp_html_a9716711ecfa12e9b08bf9bca20b52429a38642eed189597cd4b0c90fe46f2bcd2"><div class="ttname"><a href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429a38642eed189597cd4b0c90fe46f2bcd2">ExeNEON</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l03966">ARMBaseInstrInfo.cpp:3966</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a7e65c85fd74449f473f541542825cdd8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int adjustDefLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d5/df0/classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *&#160;</td>
          <td class="paramname"><em>DefMCID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DefAlign</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Return the number of cycles to add to (or subtract from) the static itinerary based on the def opcode and alignment. The caller will ensure that adjusted latency is at least one cycle. </p>

<p>Definition at line <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l03316">3316</a> of file <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;                                                                           {</div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;  <span class="keywordtype">int</span> Adjust = 0;</div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;  <span class="keywordflow">if</span> (Subtarget.<a class="code" href="../../d5/df0/classllvm_1_1ARMSubtarget.html#a384e5e5cd4fab5d3c1645e2c2d22093f">isCortexA8</a>() || Subtarget.<a class="code" href="../../d5/df0/classllvm_1_1ARMSubtarget.html#ab2510f9dc252cd95daa6ca819e23167e">isLikeA9</a>() || Subtarget.<a class="code" href="../../d5/df0/classllvm_1_1ARMSubtarget.html#adcaaeac8694cef0f53de61db1d54cbce">isCortexA7</a>()) {</div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;    <span class="comment">// FIXME: Shifter op hack: no shift (i.e. [r +/- r]) or [r + r &lt;&lt; 2]</span></div>
<div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;    <span class="comment">// variants are one cycle cheaper.</span></div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;    <span class="keywordflow">switch</span> (DefMCID-&gt;<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a084170c688db518f99a4a7aed9cc84a0">getOpcode</a>()) {</div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;    <span class="keywordflow">case</span> ARM::LDRrs:</div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;    <span class="keywordflow">case</span> ARM::LDRBrs: {</div>
<div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;      <span class="keywordtype">unsigned</span> ShOpVal = DefMI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;      <span class="keywordtype">unsigned</span> ShImm = <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a7502a7e824795b89d0e7f1dcaaf5f65a">ARM_AM::getAM2Offset</a>(ShOpVal);</div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;      <span class="keywordflow">if</span> (ShImm == 0 ||</div>
<div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;          (ShImm == 2 &amp;&amp; <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#aee1f052b080c3ebf61813c50dda26408">ARM_AM::getAM2ShiftOpc</a>(ShOpVal) == <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>))</div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;        --Adjust;</div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;    }</div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;    <span class="keywordflow">case</span> ARM::t2LDRs:</div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;    <span class="keywordflow">case</span> ARM::t2LDRBs:</div>
<div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;    <span class="keywordflow">case</span> ARM::t2LDRHs:</div>
<div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;    <span class="keywordflow">case</span> ARM::t2LDRSHs: {</div>
<div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;      <span class="comment">// Thumb2 mode: lsl only.</span></div>
<div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;      <span class="keywordtype">unsigned</span> ShAmt = DefMI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;      <span class="keywordflow">if</span> (ShAmt == 0 || ShAmt == 2)</div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;        --Adjust;</div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;    }</div>
<div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;    }</div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Subtarget.<a class="code" href="../../d5/df0/classllvm_1_1ARMSubtarget.html#a062502d6ef2e7be826aee6355a80d02a">isSwift</a>()) {</div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;    <span class="comment">// FIXME: Properly handle all of the latency adjustments for address</span></div>
<div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;    <span class="comment">// writeback.</span></div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;    <span class="keywordflow">switch</span> (DefMCID-&gt;<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a084170c688db518f99a4a7aed9cc84a0">getOpcode</a>()) {</div>
<div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;    <span class="keywordflow">case</span> ARM::LDRrs:</div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;    <span class="keywordflow">case</span> ARM::LDRBrs: {</div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;      <span class="keywordtype">unsigned</span> ShOpVal = DefMI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div>
<div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="../../da/d91/namespacelegup.html#a4b9eb04fde3f9ebf8f145644ddd656f3">isSub</a> = <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a7edbe05a2e247803ae6b4675def6a640">ARM_AM::getAM2Op</a>(ShOpVal) == <a class="code" href="../../de/de4/APInt_8cpp.html#ab05972b4953d3d2c9332002f96c0f9f2">ARM_AM::sub</a>;</div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;      <span class="keywordtype">unsigned</span> ShImm = <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a7502a7e824795b89d0e7f1dcaaf5f65a">ARM_AM::getAM2Offset</a>(ShOpVal);</div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;      <span class="keywordflow">if</span> (!isSub &amp;&amp;</div>
<div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;          (ShImm == 0 ||</div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;           ((ShImm == 1 || ShImm == 2 || ShImm == 3) &amp;&amp;</div>
<div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;            <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#aee1f052b080c3ebf61813c50dda26408">ARM_AM::getAM2ShiftOpc</a>(ShOpVal) == <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>)))</div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;        Adjust -= 2;</div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!isSub &amp;&amp;</div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;               ShImm == 1 &amp;&amp; <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#aee1f052b080c3ebf61813c50dda26408">ARM_AM::getAM2ShiftOpc</a>(ShOpVal) == <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa25f26a9f4d00c9ac425953111519c041">ARM_AM::lsr</a>)</div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;        --Adjust;</div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;    }</div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;    <span class="keywordflow">case</span> ARM::t2LDRs:</div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;    <span class="keywordflow">case</span> ARM::t2LDRBs:</div>
<div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;    <span class="keywordflow">case</span> ARM::t2LDRHs:</div>
<div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;    <span class="keywordflow">case</span> ARM::t2LDRSHs: {</div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;      <span class="comment">// Thumb2 mode: lsl only.</span></div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;      <span class="keywordtype">unsigned</span> ShAmt = DefMI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div>
<div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;      <span class="keywordflow">if</span> (ShAmt == 0 || ShAmt == 1 || ShAmt == 2 || ShAmt == 3)</div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;        Adjust -= 2;</div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;    }</div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;    }</div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;  }</div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;</div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;  <span class="keywordflow">if</span> (DefAlign &lt; 8 &amp;&amp; Subtarget.<a class="code" href="../../d5/df0/classllvm_1_1ARMSubtarget.html#ab2510f9dc252cd95daa6ca819e23167e">isLikeA9</a>()) {</div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;    <span class="keywordflow">switch</span> (DefMCID-&gt;<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a084170c688db518f99a4a7aed9cc84a0">getOpcode</a>()) {</div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q8:</div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q16:</div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q32:</div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q64:</div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q8wb_fixed:</div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q16wb_fixed:</div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q32wb_fixed:</div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q64wb_fixed:</div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q8wb_register:</div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q16wb_register:</div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q32wb_register:</div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q64wb_register:</div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2d8:</div>
<div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2d16:</div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2d32:</div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q8:</div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q16:</div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q32:</div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2d8wb_fixed:</div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2d16wb_fixed:</div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2d32wb_fixed:</div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q8wb_fixed:</div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q16wb_fixed:</div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q32wb_fixed:</div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2d8wb_register:</div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2d16wb_register:</div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2d32wb_register:</div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q8wb_register:</div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q16wb_register:</div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q32wb_register:</div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3d8:</div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3d16:</div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3d32:</div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d64T:</div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3d8_UPD:</div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3d16_UPD:</div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3d32_UPD:</div>
<div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d64Twb_fixed:</div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d64Twb_register:</div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q8_UPD:</div>
<div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q16_UPD:</div>
<div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q32_UPD:</div>
<div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4d8:</div>
<div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4d16:</div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4d32:</div>
<div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d64Q:</div>
<div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4d8_UPD:</div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4d16_UPD:</div>
<div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4d32_UPD:</div>
<div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d64Qwb_fixed:</div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d64Qwb_register:</div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q8_UPD:</div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q16_UPD:</div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q32_UPD:</div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1DUPq8:</div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1DUPq16:</div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1DUPq32:</div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1DUPq8wb_fixed:</div>
<div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1DUPq16wb_fixed:</div>
<div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1DUPq32wb_fixed:</div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1DUPq8wb_register:</div>
<div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1DUPq16wb_register:</div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1DUPq32wb_register:</div>
<div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2DUPd8:</div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2DUPd16:</div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2DUPd32:</div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2DUPd8wb_fixed:</div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2DUPd16wb_fixed:</div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2DUPd32wb_fixed:</div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2DUPd8wb_register:</div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2DUPd16wb_register:</div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2DUPd32wb_register:</div>
<div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPd8:</div>
<div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPd16:</div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPd32:</div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPd8_UPD:</div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPd16_UPD:</div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPd32_UPD:</div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1LNd8:</div>
<div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1LNd16:</div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1LNd32:</div>
<div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1LNd8_UPD:</div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1LNd16_UPD:</div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1LNd32_UPD:</div>
<div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNd8:</div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNd16:</div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNd32:</div>
<div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNq16:</div>
<div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNq32:</div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNd8_UPD:</div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNd16_UPD:</div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNd32_UPD:</div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNq16_UPD:</div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNq32_UPD:</div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNd8:</div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNd16:</div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNd32:</div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNq16:</div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNq32:</div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNd8_UPD:</div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNd16_UPD:</div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNd32_UPD:</div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNq16_UPD:</div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNq32_UPD:</div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;      <span class="comment">// If the address is not 64-bit aligned, the latencies of these</span></div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;      <span class="comment">// instructions increases by one.</span></div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;      ++Adjust;</div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;    }</div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;  }</div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;  <span class="keywordflow">return</span> Adjust;</div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a384e5e5cd4fab5d3c1645e2c2d22093f"><div class="ttname"><a href="../../d5/df0/classllvm_1_1ARMSubtarget.html#a384e5e5cd4fab5d3c1645e2c2d22093f">llvm::ARMSubtarget::isCortexA8</a></div><div class="ttdeci">bool isCortexA8() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d2b/ARMSubtarget_8h_source.html#l00296">ARMSubtarget.h:296</a></div></div>
<div class="ttc" id="APInt_8cpp_html_ab05972b4953d3d2c9332002f96c0f9f2"><div class="ttname"><a href="../../de/de4/APInt_8cpp.html#ab05972b4953d3d2c9332002f96c0f9f2">sub</a></div><div class="ttdeci">static bool sub(uint64_t *dest, const uint64_t *x, const uint64_t *y, unsigned len)</div><div class="ttdoc">Generalized subtraction of 64-bit integer arrays. </div><div class="ttdef"><b>Definition:</b> <a href="../../de/de4/APInt_8cpp_source.html#l00265">APInt.cpp:265</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84"><div class="ttname"><a href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">llvm::ARM_AM::lsl</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/df9/ARMAddressingModes_8h_source.html#l00030">ARMAddressingModes.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a084170c688db518f99a4a7aed9cc84a0"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a084170c688db518f99a4a7aed9cc84a0">llvm::MCInstrDesc::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdoc">Return the opcode number for this descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00181">MCInstrDesc.h:181</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a7edbe05a2e247803ae6b4675def6a640"><div class="ttname"><a href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a7edbe05a2e247803ae6b4675def6a640">llvm::ARM_AM::getAM2Op</a></div><div class="ttdeci">static AddrOpc getAM2Op(unsigned AM2Opc)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/df9/ARMAddressingModes_8h_source.html#l00416">ARMAddressingModes.h:416</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a062502d6ef2e7be826aee6355a80d02a"><div class="ttname"><a href="../../d5/df0/classllvm_1_1ARMSubtarget.html#a062502d6ef2e7be826aee6355a80d02a">llvm::ARMSubtarget::isSwift</a></div><div class="ttdeci">bool isSwift() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d2b/ARMSubtarget_8h_source.html#l00299">ARMSubtarget.h:299</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a7502a7e824795b89d0e7f1dcaaf5f65a"><div class="ttname"><a href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a7502a7e824795b89d0e7f1dcaaf5f65a">llvm::ARM_AM::getAM2Offset</a></div><div class="ttdeci">static unsigned getAM2Offset(unsigned AM2Opc)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/df9/ARMAddressingModes_8h_source.html#l00413">ARMAddressingModes.h:413</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_adcaaeac8694cef0f53de61db1d54cbce"><div class="ttname"><a href="../../d5/df0/classllvm_1_1ARMSubtarget.html#adcaaeac8694cef0f53de61db1d54cbce">llvm::ARMSubtarget::isCortexA7</a></div><div class="ttdeci">bool isCortexA7() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d2b/ARMSubtarget_8h_source.html#l00295">ARMSubtarget.h:295</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efa25f26a9f4d00c9ac425953111519c041"><div class="ttname"><a href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa25f26a9f4d00c9ac425953111519c041">llvm::ARM_AM::lsr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/df9/ARMAddressingModes_8h_source.html#l00031">ARMAddressingModes.h:31</a></div></div>
<div class="ttc" id="namespacelegup_html_a4b9eb04fde3f9ebf8f145644ddd656f3"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a4b9eb04fde3f9ebf8f145644ddd656f3">legup::isSub</a></div><div class="ttdeci">bool isSub(Instruction *instr)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00523">Target/Verilog/utils.cpp:523</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ab2510f9dc252cd95daa6ca819e23167e"><div class="ttname"><a href="../../d5/df0/classllvm_1_1ARMSubtarget.html#ab2510f9dc252cd95daa6ca819e23167e">llvm::ARMSubtarget::isLikeA9</a></div><div class="ttdeci">bool isLikeA9() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d2b/ARMSubtarget_8h_source.html#l00301">ARMSubtarget.h:301</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_aee1f052b080c3ebf61813c50dda26408"><div class="ttname"><a href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#aee1f052b080c3ebf61813c50dda26408">llvm::ARM_AM::getAM2ShiftOpc</a></div><div class="ttdeci">static ShiftOpc getAM2ShiftOpc(unsigned AM2Opc)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/df9/ARMAddressingModes_8h_source.html#l00419">ARMAddressingModes.h:419</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="afd2f252f9fc7d4ae9a5d7ec3da07a54b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>* canFoldIntoMOVCC </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Identify instructions that can be folded into a MOVCC instruction, and return the defining instruction. </p>

<p>Definition at line <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l01683">1683</a> of file <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;                                                                  {</div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  <span class="keywordflow">if</span> (!TargetRegisterInfo::isVirtualRegister(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;  <span class="keywordflow">if</span> (!MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a8be4959abd44b6fbd158dba0d7c315bc">hasOneNonDBGUse</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a> = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#abf69f92f1977440a4e443a26baeb73c0">getVRegDef</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  <span class="keywordflow">if</span> (!MI)</div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;  <span class="comment">// MI is folded into the MOVCC by predicating it.</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;  <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a65917695d9792adaf44d85541df98de2">isPredicable</a>())</div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;  <span class="comment">// Check if MI has any non-dead defs or physreg uses. This also detects</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  <span class="comment">// predicated instructions which will be reading CPSR.</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, e = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); i != e; ++i) {</div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i);</div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;    <span class="comment">// Reject frame index operands, PEI can&#39;t handle the predicated pseudos.</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab0d5ec413fa43a1e470dafb6cafda9b5">isFI</a>() || MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2a6233524fe8cf33f83fe27d3673412c">isCPI</a>() || MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#af19a512f40c1e9247796ad8cee70884b">isJTI</a>())</div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>())</div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;    <span class="comment">// MI can&#39;t have any tied operands, that would conflict with predication.</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a308e2e7bf95854b0379b9f2e229978c2">isTied</a>())</div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;    <span class="keywordflow">if</span> (TargetRegisterInfo::isPhysicalRegister(MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()))</div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">isDef</a>() &amp;&amp; !MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a196420aa839c2b21f42c4bf5c36df437">isDead</a>())</div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  }</div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  <span class="keywordtype">bool</span> DontMoveAcrossStores = <span class="keyword">true</span>;</div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a55f1c19ebb9fce7a442816eeb154174f">isSafeToMove</a>(TII, <span class="comment">/* AliasAnalysis = */</span> <span class="keyword">nullptr</span>,</div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;                        DontMoveAcrossStores))</div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>;</div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a196420aa839c2b21f42c4bf5c36df437"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a196420aa839c2b21f42c4bf5c36df437">llvm::MachineOperand::isDead</a></div><div class="ttdeci">bool isDead() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00289">MachineOperand.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a308e2e7bf95854b0379b9f2e229978c2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a308e2e7bf95854b0379b9f2e229978c2">llvm::MachineOperand::isTied</a></div><div class="ttdeci">bool isTied() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00314">MachineOperand.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a65917695d9792adaf44d85541df98de2"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a65917695d9792adaf44d85541df98de2">llvm::MachineInstr::isPredicable</a></div><div class="ttdeci">bool isPredicable(QueryType Type=AllInBundle) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00459">MachineInstr.h:459</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af19a512f40c1e9247796ad8cee70884b"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#af19a512f40c1e9247796ad8cee70884b">llvm::MachineOperand::isJTI</a></div><div class="ttdeci">bool isJTI() const </div><div class="ttdoc">isJTI - Tests if this is a MO_JumpTableIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00243">MachineOperand.h:243</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00274">MachineInstr.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2a6233524fe8cf33f83fe27d3673412c"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2a6233524fe8cf33f83fe27d3673412c">llvm::MachineOperand::isCPI</a></div><div class="ttdeci">bool isCPI() const </div><div class="ttdoc">isCPI - Tests if this is a MO_ConstantPoolIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00239">MachineOperand.h:239</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab0d5ec413fa43a1e470dafb6cafda9b5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab0d5ec413fa43a1e470dafb6cafda9b5">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const </div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00237">MachineOperand.h:237</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8de7d5cf38939044471c6ee60a01a3df"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00279">MachineOperand.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a55f1c19ebb9fce7a442816eeb154174f"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a55f1c19ebb9fce7a442816eeb154174f">llvm::MachineInstr::isSafeToMove</a></div><div class="ttdeci">bool isSafeToMove(const TargetInstrInfo *TII, AliasAnalysis *AA, bool &amp;SawStore) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l01293">MachineInstr.cpp:1293</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8be4959abd44b6fbd158dba0d7c315bc"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a8be4959abd44b6fbd158dba0d7c315bc">llvm::MachineRegisterInfo::hasOneNonDBGUse</a></div><div class="ttdeci">bool hasOneNonDBGUse(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00320">MachineRegisterInfo.cpp:320</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abf69f92f1977440a4e443a26baeb73c0"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#abf69f92f1977440a4e443a26baeb73c0">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00301">MachineRegisterInfo.cpp:301</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2c263d194af0af601f8fe37e10f1ea74"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned duplicateCPV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>CPI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Create a copy of a const pool value. Update CPI to the new index and return the label UID. </p>

<p>Definition at line <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l01246">1246</a> of file <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;                                                                 {</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <a class="code" href="../../dc/d1c/classllvm_1_1MachineConstantPool.html">MachineConstantPool</a> *MCP = MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#aa460158a4019a4043faf6ea76344cbd5">getConstantPool</a>();</div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <a class="code" href="../../df/dd0/classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a> *AFI = MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="../../df/dd0/classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d9/d2e/classllvm_1_1MachineConstantPoolEntry.html">MachineConstantPoolEntry</a> &amp;MCPE = MCP-&gt;<a class="code" href="../../dc/d1c/classllvm_1_1MachineConstantPool.html#ae31743f7e04cc8706b3b29d087b6f1b2">getConstants</a>()[CPI];</div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(MCPE.isMachineConstantPoolEntry() &amp;&amp;</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;         <span class="stringliteral">&quot;Expecting a machine constantpool entry!&quot;</span>);</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <a class="code" href="../../d3/d7b/classllvm_1_1ARMConstantPoolValue.html">ARMConstantPoolValue</a> *ACPV =</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    <span class="keyword">static_cast&lt;</span><a class="code" href="../../d3/d7b/classllvm_1_1ARMConstantPoolValue.html">ARMConstantPoolValue</a>*<span class="keyword">&gt;</span>(MCPE.Val.MachineCPVal);</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <span class="keywordtype">unsigned</span> PCLabelId = AFI-&gt;<a class="code" href="../../df/dd0/classllvm_1_1ARMFunctionInfo.html#a35e5226e31619a535b692b702a2990a6">createPICLabelUId</a>();</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <a class="code" href="../../d3/d7b/classllvm_1_1ARMConstantPoolValue.html">ARMConstantPoolValue</a> *NewCPV = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;</div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <span class="comment">// FIXME: The below assumes PIC relocation model and that the function</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <span class="comment">// is Thumb mode (t1 or t2). PCAdjustment would be 8 for ARM mode PIC, and</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  <span class="comment">// zero for non-PIC in ARM or Thumb. The callers are all of thumb LDR</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <span class="comment">// instructions, so that&#39;s probably OK, but is PIC always correct when</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="comment">// we get here?</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="keywordflow">if</span> (ACPV-&gt;isGlobalValue())</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    NewCPV = <a class="code" href="../../d8/dfa/classllvm_1_1ARMConstantPoolConstant.html">ARMConstantPoolConstant</a>::</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;      <a class="code" href="../../dc/dc6/llvm-ar_8cpp.html#afdde8653309ceae1b97f0328e2d1a465">Create</a>(cast&lt;ARMConstantPoolConstant&gt;(ACPV)-&gt;getGV(), PCLabelId,</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;             <a class="code" href="../../d3/d61/namespacellvm_1_1ARMCP.html#ad7299e03746a8bdbbff1d3aaf03eaaabad4206f41cccb7d5c78d6d642b4b35e1f">ARMCP::CPValue</a>, 4);</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ACPV-&gt;isExtSymbol())</div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    NewCPV = <a class="code" href="../../d0/d6b/classllvm_1_1ARMConstantPoolSymbol.html">ARMConstantPoolSymbol</a>::</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;      <a class="code" href="../../dc/dc6/llvm-ar_8cpp.html#afdde8653309ceae1b97f0328e2d1a465">Create</a>(MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>()-&gt;<a class="code" href="../../de/d7c/classllvm_1_1Function.html#a2da53ac53516a3f16191f4c8a8eaa3e5">getContext</a>(),</div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;             cast&lt;ARMConstantPoolSymbol&gt;(ACPV)-&gt;<a class="code" href="../../d0/dd2/MachODumper_8cpp.html#a52c3dc333fb87323ed92ef7a64b9958f">getSymbol</a>(), PCLabelId, 4);</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ACPV-&gt;isBlockAddress())</div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    NewCPV = <a class="code" href="../../d8/dfa/classllvm_1_1ARMConstantPoolConstant.html">ARMConstantPoolConstant</a>::</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;      <a class="code" href="../../dc/dc6/llvm-ar_8cpp.html#afdde8653309ceae1b97f0328e2d1a465">Create</a>(cast&lt;ARMConstantPoolConstant&gt;(ACPV)-&gt;getBlockAddress(), PCLabelId,</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;             <a class="code" href="../../d3/d61/namespacellvm_1_1ARMCP.html#ad7299e03746a8bdbbff1d3aaf03eaaabac6721b50294fd164c5861cb82e938e10">ARMCP::CPBlockAddress</a>, 4);</div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ACPV-&gt;isLSDA())</div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    NewCPV = <a class="code" href="../../dc/dc6/llvm-ar_8cpp.html#afdde8653309ceae1b97f0328e2d1a465">ARMConstantPoolConstant::Create</a>(MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>(), PCLabelId,</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;                                             <a class="code" href="../../d3/d61/namespacellvm_1_1ARMCP.html#ad7299e03746a8bdbbff1d3aaf03eaaaba7266a79b029f9dc90109a374fe43c64f">ARMCP::CPLSDA</a>, 4);</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ACPV-&gt;isMachineBasicBlock())</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    NewCPV = <a class="code" href="../../df/dac/classllvm_1_1ARMConstantPoolMBB.html">ARMConstantPoolMBB</a>::</div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;      <a class="code" href="../../dc/dc6/llvm-ar_8cpp.html#afdde8653309ceae1b97f0328e2d1a465">Create</a>(MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>()-&gt;<a class="code" href="../../de/d7c/classllvm_1_1Function.html#a2da53ac53516a3f16191f4c8a8eaa3e5">getContext</a>(),</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;             cast&lt;ARMConstantPoolMBB&gt;(ACPV)-&gt;getMBB(), PCLabelId, 4);</div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected ARM constantpool value type!!&quot;</span>);</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  CPI = MCP-&gt;<a class="code" href="../../dc/d1c/classllvm_1_1MachineConstantPool.html#ad9e4b5817af07b8be3f3ccf9d08df771">getConstantPoolIndex</a>(NewCPV, MCPE.getAlignment());</div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="keywordflow">return</span> PCLabelId;</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineConstantPool_html"><div class="ttname"><a href="../../dc/d1c/classllvm_1_1MachineConstantPool.html">llvm::MachineConstantPool</a></div><div class="ttdoc">The machine constant pool. </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d65/MachineConstantPool_8h_source.html#l00137">MachineConstantPool.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a2da53ac53516a3f16191f4c8a8eaa3e5"><div class="ttname"><a href="../../de/d7c/classllvm_1_1Function.html#a2da53ac53516a3f16191f4c8a8eaa3e5">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dd4/Function_8cpp_source.html#l00202">Function.cpp:202</a></div></div>
<div class="ttc" id="classllvm_1_1ARMConstantPoolValue_html"><div class="ttname"><a href="../../d3/d7b/classllvm_1_1ARMConstantPoolValue.html">llvm::ARMConstantPoolValue</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9e/ARMConstantPoolValue_8h_source.html#l00052">ARMConstantPoolValue.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ad784a6594990530bffb2018aeeed56f3"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function * getFunction() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00151">MachineFunction.h:151</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCP_html_ad7299e03746a8bdbbff1d3aaf03eaaabac6721b50294fd164c5861cb82e938e10"><div class="ttname"><a href="../../d3/d61/namespacellvm_1_1ARMCP.html#ad7299e03746a8bdbbff1d3aaf03eaaabac6721b50294fd164c5861cb82e938e10">llvm::ARMCP::CPBlockAddress</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9e/ARMConstantPoolValue_8h_source.html#l00034">ARMConstantPoolValue.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFunctionInfo_html_a35e5226e31619a535b692b702a2990a6"><div class="ttname"><a href="../../df/dd0/classllvm_1_1ARMFunctionInfo.html#a35e5226e31619a535b692b702a2990a6">llvm::ARMFunctionInfo::createPICLabelUId</a></div><div class="ttdeci">unsigned createPICLabelUId()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/db9/ARMMachineFunctionInfo_8h_source.html#l00204">ARMMachineFunctionInfo.h:204</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1MachineConstantPoolEntry_html"><div class="ttname"><a href="../../d9/d2e/classllvm_1_1MachineConstantPoolEntry.html">llvm::MachineConstantPoolEntry</a></div><div class="ttdoc">An entry in a MachineConstantPool. </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d65/MachineConstantPool_8h_source.html#l00076">MachineConstantPool.h:76</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00235">MachineFunction.h:235</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aa460158a4019a4043faf6ea76344cbd5"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#aa460158a4019a4043faf6ea76344cbd5">llvm::MachineFunction::getConstantPool</a></div><div class="ttdeci">MachineConstantPool * getConstantPool()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00192">MachineFunction.h:192</a></div></div>
<div class="ttc" id="classllvm_1_1ARMConstantPoolConstant_html"><div class="ttname"><a href="../../d8/dfa/classllvm_1_1ARMConstantPoolConstant.html">llvm::ARMConstantPoolConstant</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9e/ARMConstantPoolValue_8h_source.html#l00135">ARMConstantPoolValue.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1ARMConstantPoolSymbol_html"><div class="ttname"><a href="../../d0/d6b/classllvm_1_1ARMConstantPoolSymbol.html">llvm::ARMConstantPoolSymbol</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9e/ARMConstantPoolValue_8h_source.html#l00188">ARMConstantPoolValue.h:188</a></div></div>
<div class="ttc" id="llvm-ar_8cpp_html_afdde8653309ceae1b97f0328e2d1a465"><div class="ttname"><a href="../../dc/dc6/llvm-ar_8cpp.html#afdde8653309ceae1b97f0328e2d1a465">Create</a></div><div class="ttdeci">static bool Create</div><div class="ttdoc">&#39;c&#39; modifier </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc6/llvm-ar_8cpp_source.html#l00117">llvm-ar.cpp:117</a></div></div>
<div class="ttc" id="classllvm_1_1ARMConstantPoolMBB_html"><div class="ttname"><a href="../../df/dac/classllvm_1_1ARMConstantPoolMBB.html">llvm::ARMConstantPoolMBB</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9e/ARMConstantPoolValue_8h_source.html#l00223">ARMConstantPoolValue.h:223</a></div></div>
<div class="ttc" id="MachODumper_8cpp_html_a52c3dc333fb87323ed92ef7a64b9958f"><div class="ttname"><a href="../../d0/dd2/MachODumper_8cpp.html#a52c3dc333fb87323ed92ef7a64b9958f">getSymbol</a></div><div class="ttdeci">static void getSymbol(const MachOObjectFile *Obj, DataRefImpl DRI, MachOSymbol &amp;Symbol)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dd2/MachODumper_8cpp_source.html#l00187">MachODumper.cpp:187</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCP_html_ad7299e03746a8bdbbff1d3aaf03eaaaba7266a79b029f9dc90109a374fe43c64f"><div class="ttname"><a href="../../d3/d61/namespacellvm_1_1ARMCP.html#ad7299e03746a8bdbbff1d3aaf03eaaaba7266a79b029f9dc90109a374fe43c64f">llvm::ARMCP::CPLSDA</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9e/ARMConstantPoolValue_8h_source.html#l00035">ARMConstantPoolValue.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFunctionInfo_html"><div class="ttname"><a href="../../df/dd0/classllvm_1_1ARMFunctionInfo.html">llvm::ARMFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/db9/ARMMachineFunctionInfo_8h_source.html#l00028">ARMMachineFunctionInfo.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineConstantPool_html_ae31743f7e04cc8706b3b29d087b6f1b2"><div class="ttname"><a href="../../dc/d1c/classllvm_1_1MachineConstantPool.html#ae31743f7e04cc8706b3b29d087b6f1b2">llvm::MachineConstantPool::getConstants</a></div><div class="ttdeci">const std::vector&lt; MachineConstantPoolEntry &gt; &amp; getConstants() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d65/MachineConstantPool_8h_source.html#l00164">MachineConstantPool.h:164</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCP_html_ad7299e03746a8bdbbff1d3aaf03eaaabad4206f41cccb7d5c78d6d642b4b35e1f"><div class="ttname"><a href="../../d3/d61/namespacellvm_1_1ARMCP.html#ad7299e03746a8bdbbff1d3aaf03eaaabad4206f41cccb7d5c78d6d642b4b35e1f">llvm::ARMCP::CPValue</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9e/ARMConstantPoolValue_8h_source.html#l00032">ARMConstantPoolValue.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineConstantPool_html_ad9e4b5817af07b8be3f3ccf9d08df771"><div class="ttname"><a href="../../dc/d1c/classllvm_1_1MachineConstantPool.html#ad9e4b5817af07b8be3f3ccf9d08df771">llvm::MachineConstantPool::getConstantPoolIndex</a></div><div class="ttdeci">unsigned getConstantPoolIndex(const Constant *C, unsigned Alignment)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d76/MachineFunction_8cpp_source.html#l00927">MachineFunction.cpp:927</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a69905d1272d640d4bd54212ab54beaa0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>* getBundledDefMI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>Dist</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l03261">3261</a> of file <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;                                                                             {</div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;  Dist = 0;</div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;</div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;  <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::const_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;  <a class="code" href="../../d0/dc1/classllvm_1_1ilist__iterator.html">MachineBasicBlock::const_instr_iterator</a> II = std::prev(I.<a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html#a0fe44ca958919dd14d84f8729f97fc7e">getInstrIterator</a>());</div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(II-&gt;isInsideBundle() &amp;&amp; <span class="stringliteral">&quot;Empty bundle?&quot;</span>);</div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;</div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;  <span class="keywordtype">int</span> Idx = -1;</div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;  <span class="keywordflow">while</span> (II-&gt;isInsideBundle()) {</div>
<div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;    Idx = II-&gt;findRegisterDefOperandIdx(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">false</span>, <span class="keyword">true</span>, TRI);</div>
<div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;    <span class="keywordflow">if</span> (Idx != -1)</div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;    --II;</div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;    ++Dist;</div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;  }</div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;</div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Idx != -1 &amp;&amp; <span class="stringliteral">&quot;Cannot find bundled definition!&quot;</span>);</div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;  DefIdx = Idx;</div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;  <span class="keywordflow">return</span> II;</div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html_a0fe44ca958919dd14d84f8729f97fc7e"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html#a0fe44ca958919dd14d84f8729f97fc7e">llvm::MachineBasicBlock::bundle_iterator::getInstrIterator</a></div><div class="ttdeci">IterTy getInstrIterator() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00200">MachineBasicBlock.h:200</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="../../d0/dc1/classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dfc/ilist_8h_source.html#l00050">ilist.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a069e150acc88aaa0d93efc5a11b14de3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>* getBundledUseMI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>UseIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>Dist</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l03284">3284</a> of file <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;                                                                             {</div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;  Dist = 0;</div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;</div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;  <a class="code" href="../../d0/dc1/classllvm_1_1ilist__iterator.html">MachineBasicBlock::const_instr_iterator</a> II = <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>; ++II;</div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(II-&gt;isInsideBundle() &amp;&amp; <span class="stringliteral">&quot;Empty bundle?&quot;</span>);</div>
<div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;  <a class="code" href="../../d0/dc1/classllvm_1_1ilist__iterator.html">MachineBasicBlock::const_instr_iterator</a> E = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">instr_end</a>();</div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;</div>
<div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;  <span class="comment">// FIXME: This doesn&#39;t properly handle multiple uses.</span></div>
<div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;  <span class="keywordtype">int</span> Idx = -1;</div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;  <span class="keywordflow">while</span> (II != E &amp;&amp; II-&gt;isInsideBundle()) {</div>
<div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;    Idx = II-&gt;findRegisterUseOperandIdx(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">false</span>, TRI);</div>
<div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;    <span class="keywordflow">if</span> (Idx != -1)</div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;    <span class="keywordflow">if</span> (II-&gt;getOpcode() != ARM::t2IT)</div>
<div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;      ++Dist;</div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;    ++II;</div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;  }</div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;</div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;  <span class="keywordflow">if</span> (Idx == -1) {</div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;    Dist = 0;</div>
<div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;  }</div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;</div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;  UseIdx = Idx;</div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;  <span class="keywordflow">return</span> II;</div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acae72f6ab1071b7ec87b741a8bef582b"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">llvm::MachineBasicBlock::instr_end</a></div><div class="ttdeci">instr_iterator instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00234">MachineBasicBlock.h:234</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="../../d0/dc1/classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dfc/ilist_8h_source.html#l00050">ilist.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8faff5770ac9abcc38b6a74380aeeec5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getCorrespondingDRegAndLane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>Lane</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l04003">4003</a> of file <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;                                                                           {</div>
<div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;  <span class="keywordtype">unsigned</span> DReg = TRI-&gt;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ac2112296600ed4c01c2554d6dfb79f4c">getMatchingSuperReg</a>(SReg, ARM::ssub_0, &amp;ARM::DPRRegClass);</div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;  Lane = 0;</div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;</div>
<div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;  <span class="keywordflow">if</span> (DReg != ARM::NoRegister)</div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;   <span class="keywordflow">return</span> DReg;</div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;</div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;  Lane = 1;</div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;  DReg = TRI-&gt;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ac2112296600ed4c01c2554d6dfb79f4c">getMatchingSuperReg</a>(SReg, ARM::ssub_1, &amp;ARM::DPRRegClass);</div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;</div>
<div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(DReg &amp;&amp; <span class="stringliteral">&quot;S-register with no D super-register?&quot;</span>);</div>
<div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;  <span class="keywordflow">return</span> DReg;</div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ac2112296600ed4c01c2554d6dfb79f4c"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ac2112296600ed4c01c2554d6dfb79f4c">llvm::TargetRegisterInfo::getMatchingSuperReg</a></div><div class="ttdeci">unsigned getMatchingSuperReg(unsigned Reg, unsigned SubIdx, const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00457">TargetRegisterInfo.h:457</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="adf27cb591f496a632979c8ac607baf8c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getImplicitSPRUseForDPRUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Lane</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>ImplicitSReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getImplicitSPRUseForDPRUse - Given a use of a DPR register and lane, set ImplicitSReg to a register number that must be marked as implicit-use or zero if no register needs to be defined as implicit-use.</p>
<p>If the function cannot determine if an SPR should be marked implicit use or not, it returns false.</p>
<p>This function handles cases where an instruction is being modified from taking an SPR to a DPR[Lane]. <a class="el" href="../../d4/dc4/structA.html">A</a> use of the DPR is being added, which may conflict with an earlier def of an SPR corresponding to DPR<a href="../../i.e. the other
lane of the DPR">Lane^1</a>.</p>
<p>If the other SPR is defined, an implicit-use of it should be added. Else, (including the case where the DPR itself is defined), it should not. </p>

<p>Definition at line <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l04033">4033</a> of file <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;                                                               {</div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;  <span class="comment">// If the DPR is defined or used already, the other SPR lane will be chained</span></div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;  <span class="comment">// correctly, so there is nothing to be done.</span></div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a833991d0d757afc39c98086b646f1958">definesRegister</a>(DReg, TRI) || MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a4ac3057331a18b708f9c4f0ad923a3ce">readsRegister</a>(DReg, TRI)) {</div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;    ImplicitSReg = 0;</div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;  }</div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;</div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;  <span class="comment">// Otherwise we need to go searching to see if the SPR is set explicitly.</span></div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;  ImplicitSReg = TRI-&gt;<a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(DReg,</div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;                                (Lane &amp; 1) ? ARM::ssub_0 : ARM::ssub_1);</div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;  <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af0288e181965a5ff9f0c7a75201fd142">MachineBasicBlock::LivenessQueryResult</a> LQR =</div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;    MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a6f9ffe437ab2e9369084adfe6e2a8652">computeRegisterLiveness</a>(TRI, ImplicitSReg, MI);</div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;</div>
<div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;  <span class="keywordflow">if</span> (LQR == MachineBasicBlock::LQR_Live)</div>
<div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LQR == MachineBasicBlock::LQR_Unknown)</div>
<div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;</div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;  <span class="comment">// If the register is known not to be live, there is no need to add an</span></div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;  <span class="comment">// implicit-use.</span></div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;  ImplicitSReg = 0;</div>
<div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a6f9ffe437ab2e9369084adfe6e2a8652"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a6f9ffe437ab2e9369084adfe6e2a8652">llvm::MachineBasicBlock::computeRegisterLiveness</a></div><div class="ttdeci">LivenessQueryResult computeRegisterLiveness(const TargetRegisterInfo *TRI, unsigned Reg, MachineInstr *MI, unsigned Neighborhood=10)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd5/MachineBasicBlock_8cpp_source.html#l01162">MachineBasicBlock.cpp:1162</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_af77f29dbf27c325e25aae091aba01c2a"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">llvm::MCRegisterInfo::getSubReg</a></div><div class="ttdeci">unsigned getSubReg(unsigned Reg, unsigned Idx) const </div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo...</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d8f/MCRegisterInfo_8cpp_source.html#l00026">MCRegisterInfo.cpp:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af0288e181965a5ff9f0c7a75201fd142"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af0288e181965a5ff9f0c7a75201fd142">llvm::MachineBasicBlock::LivenessQueryResult</a></div><div class="ttdeci">LivenessQueryResult</div><div class="ttdoc">Possible outcome of a register liveness query to computeRegisterLiveness() </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00612">MachineBasicBlock.h:612</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a833991d0d757afc39c98086b646f1958"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a833991d0d757afc39c98086b646f1958">llvm::MachineInstr::definesRegister</a></div><div class="ttdeci">bool definesRegister(unsigned Reg, const TargetRegisterInfo *TRI=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00813">MachineInstr.h:813</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4ac3057331a18b708f9c4f0ad923a3ce"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a4ac3057331a18b708f9c4f0ad923a3ce">llvm::MachineInstr::readsRegister</a></div><div class="ttdeci">bool readsRegister(unsigned Reg, const TargetRegisterInfo *TRI=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00782">MachineInstr.h:782</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7ceb44c13a5a15157d5f663fa961fb98"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getNumJTEntries </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> std::vector&lt; <a class="el" href="../../d7/d48/structllvm_1_1MachineJumpTableEntry.html">MachineJumpTableEntry</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>JT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>JTI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>FIXME: Works around a gcc miscompilation with -fstrict-aliasing. </p>

<p>Definition at line <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l00562">562</a> of file <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                                              {</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(JTI &lt; JT.size());</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <span class="keywordflow">return</span> JT[JTI].MBBs.size();</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;}</div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6629ec6bb6d754c9fc7132f69a6a45ea"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getNumMicroOpsSwiftLdSt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d3/dd5/classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l02606">2606</a> of file <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;                                                                {</div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) {</div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;  <span class="keywordflow">default</span>: {</div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>();</div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;    <span class="keywordtype">int</span> UOps = ItinData-&gt;<a class="code" href="../../d3/dd5/classllvm_1_1InstrItineraryData.html#a2b5a3ba5d3a4090be8c4cd5850d5e9dd">getNumMicroOps</a>(Desc.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a61ecbe20e0dc248b415cd7731d517da1">getSchedClass</a>());</div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(UOps &gt;= 0 &amp;&amp; <span class="stringliteral">&quot;bad # UOps&quot;</span>);</div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;    <span class="keywordflow">return</span> UOps;</div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;  }</div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;</div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;  <span class="keywordflow">case</span> ARM::LDRrs:</div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;  <span class="keywordflow">case</span> ARM::LDRBrs:</div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;  <span class="keywordflow">case</span> ARM::STRrs:</div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;  <span class="keywordflow">case</span> ARM::STRBrs: {</div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;    <span class="keywordtype">unsigned</span> ShOpVal = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="../../da/d91/namespacelegup.html#a4b9eb04fde3f9ebf8f145644ddd656f3">isSub</a> = <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a7edbe05a2e247803ae6b4675def6a640">ARM_AM::getAM2Op</a>(ShOpVal) == <a class="code" href="../../de/de4/APInt_8cpp.html#ab05972b4953d3d2c9332002f96c0f9f2">ARM_AM::sub</a>;</div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;    <span class="keywordtype">unsigned</span> ShImm = <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a7502a7e824795b89d0e7f1dcaaf5f65a">ARM_AM::getAM2Offset</a>(ShOpVal);</div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;    <span class="keywordflow">if</span> (!isSub &amp;&amp;</div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;        (ShImm == 0 ||</div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;         ((ShImm == 1 || ShImm == 2 || ShImm == 3) &amp;&amp;</div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;          <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#aee1f052b080c3ebf61813c50dda26408">ARM_AM::getAM2ShiftOpc</a>(ShOpVal) == <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>)))</div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;      <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;  }</div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;</div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;  <span class="keywordflow">case</span> ARM::LDRH:</div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;  <span class="keywordflow">case</span> ARM::STRH: {</div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;    <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())</div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;      <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;</div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;    <span class="keywordtype">unsigned</span> ShOpVal = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;    <span class="keywordtype">bool</span> isSub = <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a7edbe05a2e247803ae6b4675def6a640">ARM_AM::getAM2Op</a>(ShOpVal) == <a class="code" href="../../de/de4/APInt_8cpp.html#ab05972b4953d3d2c9332002f96c0f9f2">ARM_AM::sub</a>;</div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;    <span class="keywordtype">unsigned</span> ShImm = <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a7502a7e824795b89d0e7f1dcaaf5f65a">ARM_AM::getAM2Offset</a>(ShOpVal);</div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;    <span class="keywordflow">if</span> (!isSub &amp;&amp;</div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;        (ShImm == 0 ||</div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;         ((ShImm == 1 || ShImm == 2 || ShImm == 3) &amp;&amp;</div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;          <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#aee1f052b080c3ebf61813c50dda26408">ARM_AM::getAM2ShiftOpc</a>(ShOpVal) == <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>)))</div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;      <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;  }</div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;</div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;  <span class="keywordflow">case</span> ARM::LDRSB:</div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;  <span class="keywordflow">case</span> ARM::LDRSH:</div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a83e19c6a7832194e6bd7b8603a74ee7e">ARM_AM::getAM3Op</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) == <a class="code" href="../../de/de4/APInt_8cpp.html#ab05972b4953d3d2c9332002f96c0f9f2">ARM_AM::sub</a>) ? 3:2;</div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;</div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;  <span class="keywordflow">case</span> ARM::LDRSB_POST:</div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;  <span class="keywordflow">case</span> ARM::LDRSH_POST: {</div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;    <span class="keywordtype">unsigned</span> Rt = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;    <span class="keywordtype">unsigned</span> Rm = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;    <span class="keywordflow">return</span> (Rt == Rm) ? 4 : 3;</div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;  }</div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;</div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;  <span class="keywordflow">case</span> ARM::LDR_PRE_REG:</div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;  <span class="keywordflow">case</span> ARM::LDRB_PRE_REG: {</div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;    <span class="keywordtype">unsigned</span> Rt = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;    <span class="keywordtype">unsigned</span> Rm = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;    <span class="keywordflow">if</span> (Rt == Rm)</div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;      <span class="keywordflow">return</span> 3;</div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;    <span class="keywordtype">unsigned</span> ShOpVal = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;    <span class="keywordtype">bool</span> isSub = <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a7edbe05a2e247803ae6b4675def6a640">ARM_AM::getAM2Op</a>(ShOpVal) == <a class="code" href="../../de/de4/APInt_8cpp.html#ab05972b4953d3d2c9332002f96c0f9f2">ARM_AM::sub</a>;</div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;    <span class="keywordtype">unsigned</span> ShImm = <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a7502a7e824795b89d0e7f1dcaaf5f65a">ARM_AM::getAM2Offset</a>(ShOpVal);</div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;    <span class="keywordflow">if</span> (!isSub &amp;&amp;</div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;        (ShImm == 0 ||</div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;         ((ShImm == 1 || ShImm == 2 || ShImm == 3) &amp;&amp;</div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;          <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#aee1f052b080c3ebf61813c50dda26408">ARM_AM::getAM2ShiftOpc</a>(ShOpVal) == <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>)))</div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;      <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;    <span class="keywordflow">return</span> 3;</div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;  }</div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;</div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;  <span class="keywordflow">case</span> ARM::STR_PRE_REG:</div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;  <span class="keywordflow">case</span> ARM::STRB_PRE_REG: {</div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;    <span class="keywordtype">unsigned</span> ShOpVal = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;    <span class="keywordtype">bool</span> isSub = <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a7edbe05a2e247803ae6b4675def6a640">ARM_AM::getAM2Op</a>(ShOpVal) == <a class="code" href="../../de/de4/APInt_8cpp.html#ab05972b4953d3d2c9332002f96c0f9f2">ARM_AM::sub</a>;</div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;    <span class="keywordtype">unsigned</span> ShImm = <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a7502a7e824795b89d0e7f1dcaaf5f65a">ARM_AM::getAM2Offset</a>(ShOpVal);</div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;    <span class="keywordflow">if</span> (!isSub &amp;&amp;</div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;        (ShImm == 0 ||</div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;         ((ShImm == 1 || ShImm == 2 || ShImm == 3) &amp;&amp;</div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;          <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#aee1f052b080c3ebf61813c50dda26408">ARM_AM::getAM2ShiftOpc</a>(ShOpVal) == <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>)))</div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;      <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;    <span class="keywordflow">return</span> 3;</div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;  }</div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;</div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;  <span class="keywordflow">case</span> ARM::LDRH_PRE:</div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;  <span class="keywordflow">case</span> ARM::STRH_PRE: {</div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;    <span class="keywordtype">unsigned</span> Rt = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;    <span class="keywordtype">unsigned</span> Rm = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;    <span class="keywordflow">if</span> (!Rm)</div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;      <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;    <span class="keywordflow">if</span> (Rt == Rm)</div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;      <span class="keywordflow">return</span> 3;</div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a83e19c6a7832194e6bd7b8603a74ee7e">ARM_AM::getAM3Op</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) == <a class="code" href="../../de/de4/APInt_8cpp.html#ab05972b4953d3d2c9332002f96c0f9f2">ARM_AM::sub</a>)</div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;      ? 3 : 2;</div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;  }</div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;</div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;  <span class="keywordflow">case</span> ARM::LDR_POST_REG:</div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;  <span class="keywordflow">case</span> ARM::LDRB_POST_REG:</div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;  <span class="keywordflow">case</span> ARM::LDRH_POST: {</div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;    <span class="keywordtype">unsigned</span> Rt = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;    <span class="keywordtype">unsigned</span> Rm = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;    <span class="keywordflow">return</span> (Rt == Rm) ? 3 : 2;</div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;  }</div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;</div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;  <span class="keywordflow">case</span> ARM::LDR_PRE_IMM:</div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;  <span class="keywordflow">case</span> ARM::LDRB_PRE_IMM:</div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;  <span class="keywordflow">case</span> ARM::LDR_POST_IMM:</div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;  <span class="keywordflow">case</span> ARM::LDRB_POST_IMM:</div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;  <span class="keywordflow">case</span> ARM::STRB_POST_IMM:</div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;  <span class="keywordflow">case</span> ARM::STRB_POST_REG:</div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;  <span class="keywordflow">case</span> ARM::STRB_PRE_IMM:</div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;  <span class="keywordflow">case</span> ARM::STRH_POST:</div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;  <span class="keywordflow">case</span> ARM::STR_POST_IMM:</div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;  <span class="keywordflow">case</span> ARM::STR_POST_REG:</div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;  <span class="keywordflow">case</span> ARM::STR_PRE_IMM:</div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;</div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;  <span class="keywordflow">case</span> ARM::LDRSB_PRE:</div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;  <span class="keywordflow">case</span> ARM::LDRSH_PRE: {</div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;    <span class="keywordtype">unsigned</span> Rm = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;    <span class="keywordflow">if</span> (Rm == 0)</div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;      <span class="keywordflow">return</span> 3;</div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;    <span class="keywordtype">unsigned</span> Rt = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;    <span class="keywordflow">if</span> (Rt == Rm)</div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;      <span class="keywordflow">return</span> 4;</div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;    <span class="keywordtype">unsigned</span> ShOpVal = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;    <span class="keywordtype">bool</span> isSub = <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a7edbe05a2e247803ae6b4675def6a640">ARM_AM::getAM2Op</a>(ShOpVal) == <a class="code" href="../../de/de4/APInt_8cpp.html#ab05972b4953d3d2c9332002f96c0f9f2">ARM_AM::sub</a>;</div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;    <span class="keywordtype">unsigned</span> ShImm = <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a7502a7e824795b89d0e7f1dcaaf5f65a">ARM_AM::getAM2Offset</a>(ShOpVal);</div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;    <span class="keywordflow">if</span> (!isSub &amp;&amp;</div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;        (ShImm == 0 ||</div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;         ((ShImm == 1 || ShImm == 2 || ShImm == 3) &amp;&amp;</div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;          <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#aee1f052b080c3ebf61813c50dda26408">ARM_AM::getAM2ShiftOpc</a>(ShOpVal) == <a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>)))</div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;      <span class="keywordflow">return</span> 3;</div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;    <span class="keywordflow">return</span> 4;</div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;  }</div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;</div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;  <span class="keywordflow">case</span> ARM::LDRD: {</div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;    <span class="keywordtype">unsigned</span> Rt = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;    <span class="keywordtype">unsigned</span> Rn = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;    <span class="keywordtype">unsigned</span> Rm = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;    <span class="keywordflow">if</span> (Rm)</div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;      <span class="keywordflow">return</span> (<a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a83e19c6a7832194e6bd7b8603a74ee7e">ARM_AM::getAM3Op</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) == <a class="code" href="../../de/de4/APInt_8cpp.html#ab05972b4953d3d2c9332002f96c0f9f2">ARM_AM::sub</a>) ?4:3;</div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;    <span class="keywordflow">return</span> (Rt == Rn) ? 3 : 2;</div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;  }</div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;</div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;  <span class="keywordflow">case</span> ARM::STRD: {</div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;    <span class="keywordtype">unsigned</span> Rm = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;    <span class="keywordflow">if</span> (Rm)</div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;      <span class="keywordflow">return</span> (<a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a83e19c6a7832194e6bd7b8603a74ee7e">ARM_AM::getAM3Op</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) == <a class="code" href="../../de/de4/APInt_8cpp.html#ab05972b4953d3d2c9332002f96c0f9f2">ARM_AM::sub</a>) ?4:3;</div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;  }</div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;</div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;  <span class="keywordflow">case</span> ARM::LDRD_POST:</div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRD_POST:</div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;    <span class="keywordflow">return</span> 3;</div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;</div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;  <span class="keywordflow">case</span> ARM::STRD_POST:</div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRD_POST:</div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;    <span class="keywordflow">return</span> 4;</div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;</div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;  <span class="keywordflow">case</span> ARM::LDRD_PRE: {</div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;    <span class="keywordtype">unsigned</span> Rt = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;    <span class="keywordtype">unsigned</span> Rn = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;    <span class="keywordtype">unsigned</span> Rm = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;    <span class="keywordflow">if</span> (Rm)</div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;      <span class="keywordflow">return</span> (<a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a83e19c6a7832194e6bd7b8603a74ee7e">ARM_AM::getAM3Op</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(5).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) == <a class="code" href="../../de/de4/APInt_8cpp.html#ab05972b4953d3d2c9332002f96c0f9f2">ARM_AM::sub</a>) ?5:4;</div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;    <span class="keywordflow">return</span> (Rt == Rn) ? 4 : 3;</div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;  }</div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;</div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRD_PRE: {</div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;    <span class="keywordtype">unsigned</span> Rt = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;    <span class="keywordtype">unsigned</span> Rn = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;    <span class="keywordflow">return</span> (Rt == Rn) ? 4 : 3;</div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;  }</div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;</div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;  <span class="keywordflow">case</span> ARM::STRD_PRE: {</div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;    <span class="keywordtype">unsigned</span> Rm = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;    <span class="keywordflow">if</span> (Rm)</div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;      <span class="keywordflow">return</span> (<a class="code" href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a83e19c6a7832194e6bd7b8603a74ee7e">ARM_AM::getAM3Op</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(5).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) == <a class="code" href="../../de/de4/APInt_8cpp.html#ab05972b4953d3d2c9332002f96c0f9f2">ARM_AM::sub</a>) ?5:4;</div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;    <span class="keywordflow">return</span> 3;</div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;  }</div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;</div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRD_PRE:</div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;    <span class="keywordflow">return</span> 3;</div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;</div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDR_POST:</div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRB_POST:</div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRB_PRE:</div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRSBi12:</div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRSBi8:</div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRSBpci:</div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRSBs:</div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRH_POST:</div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRH_PRE:</div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRSBT:</div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRSB_POST:</div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRSB_PRE:</div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRSH_POST:</div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRSH_PRE:</div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRSHi12:</div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRSHi8:</div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRSHpci:</div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRSHs:</div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;</div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRDi8: {</div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;    <span class="keywordtype">unsigned</span> Rt = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;    <span class="keywordtype">unsigned</span> Rn = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;    <span class="keywordflow">return</span> (Rt == Rn) ? 3 : 2;</div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;  }</div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;</div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRB_POST:</div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRB_PRE:</div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRBs:</div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRDi8:</div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRH_POST:</div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRH_PRE:</div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRHs:</div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;  <span class="keywordflow">case</span> ARM::t2STR_POST:</div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;  <span class="keywordflow">case</span> ARM::t2STR_PRE:</div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRs:</div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;  }</div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html_a2b5a3ba5d3a4090be8c4cd5850d5e9dd"><div class="ttname"><a href="../../d3/dd5/classllvm_1_1InstrItineraryData.html#a2b5a3ba5d3a4090be8c4cd5850d5e9dd">llvm::InstrItineraryData::getNumMicroOps</a></div><div class="ttdeci">int getNumMicroOps(unsigned ItinClassIndx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d81/MCInstrItineraries_8h_source.html#l00242">MCInstrItineraries.h:242</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a803a7424877fd049679b9aa2f07597b5"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00266">MachineInstr.h:266</a></div></div>
<div class="ttc" id="APInt_8cpp_html_ab05972b4953d3d2c9332002f96c0f9f2"><div class="ttname"><a href="../../de/de4/APInt_8cpp.html#ab05972b4953d3d2c9332002f96c0f9f2">sub</a></div><div class="ttdeci">static bool sub(uint64_t *dest, const uint64_t *x, const uint64_t *y, unsigned len)</div><div class="ttdoc">Generalized subtraction of 64-bit integer arrays. </div><div class="ttdef"><b>Definition:</b> <a href="../../de/de4/APInt_8cpp_source.html#l00265">APInt.cpp:265</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84"><div class="ttname"><a href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">llvm::ARM_AM::lsl</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/df9/ARMAddressingModes_8h_source.html#l00030">ARMAddressingModes.h:30</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a7edbe05a2e247803ae6b4675def6a640"><div class="ttname"><a href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a7edbe05a2e247803ae6b4675def6a640">llvm::ARM_AM::getAM2Op</a></div><div class="ttdeci">static AddrOpc getAM2Op(unsigned AM2Opc)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/df9/ARMAddressingModes_8h_source.html#l00416">ARMAddressingModes.h:416</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a7502a7e824795b89d0e7f1dcaaf5f65a"><div class="ttname"><a href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a7502a7e824795b89d0e7f1dcaaf5f65a">llvm::ARM_AM::getAM2Offset</a></div><div class="ttdeci">static unsigned getAM2Offset(unsigned AM2Opc)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/df9/ARMAddressingModes_8h_source.html#l00413">ARMAddressingModes.h:413</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a83e19c6a7832194e6bd7b8603a74ee7e"><div class="ttname"><a href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#a83e19c6a7832194e6bd7b8603a74ee7e">llvm::ARM_AM::getAM3Op</a></div><div class="ttdeci">static AddrOpc getAM3Op(unsigned AM3Opc)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/df9/ARMAddressingModes_8h_source.html#l00450">ARMAddressingModes.h:450</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a61ecbe20e0dc248b415cd7731d517da1"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a61ecbe20e0dc248b415cd7731d517da1">llvm::MCInstrDesc::getSchedClass</a></div><div class="ttdeci">unsigned getSchedClass() const </div><div class="ttdoc">Return the scheduling class for this instruction. The scheduling class is an index into the InstrItin...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00570">MCInstrDesc.h:570</a></div></div>
<div class="ttc" id="namespacelegup_html_a4b9eb04fde3f9ebf8f145644ddd656f3"><div class="ttname"><a href="../../da/d91/namespacelegup.html#a4b9eb04fde3f9ebf8f145644ddd656f3">legup::isSub</a></div><div class="ttdeci">bool isSub(Instruction *instr)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d34/Target_2Verilog_2utils_8cpp_source.html#l00523">Target/Verilog/utils.cpp:523</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_aee1f052b080c3ebf61813c50dda26408"><div class="ttname"><a href="../../dd/d0a/namespacellvm_1_1ARM__AM.html#aee1f052b080c3ebf61813c50dda26408">llvm::ARM_AM::getAM2ShiftOpc</a></div><div class="ttdeci">static ShiftOpc getAM2ShiftOpc(unsigned AM2Opc)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/df9/ARMAddressingModes_8h_source.html#l00419">ARMAddressingModes.h:419</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a78f76da5e042c72f0e78b114d0e365d2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d1/dff/namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> getSwappedCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/dff/namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getSwappedCondition - assume the flags are set by MI(a,b), return the condition code if we modify the instructions such that flags are set by MI(b,a). </p>

<p>Definition at line <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l02203">2203</a> of file <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;                                                                    {</div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">ARMCC::AL</a>;</div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../db/d4b/regexec_8c.html#ac07acfbb082b04f5bea72998c8976b3c">ARMCC::EQ</a>: <span class="keywordflow">return</span> <a class="code" href="../../db/d4b/regexec_8c.html#ac07acfbb082b04f5bea72998c8976b3c">ARMCC::EQ</a>;</div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">ARMCC::NE</a>: <span class="keywordflow">return</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">ARMCC::NE</a>;</div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">ARMCC::HS</a>: <span class="keywordflow">return</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">ARMCC::LS</a>;</div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303">ARMCC::LO</a>: <span class="keywordflow">return</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">ARMCC::HI</a>;</div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">ARMCC::HI</a>: <span class="keywordflow">return</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303">ARMCC::LO</a>;</div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">ARMCC::LS</a>: <span class="keywordflow">return</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">ARMCC::HS</a>;</div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">ARMCC::GE</a>: <span class="keywordflow">return</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">ARMCC::LE</a>;</div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">ARMCC::LT</a>: <span class="keywordflow">return</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">ARMCC::GT</a>;</div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">ARMCC::GT</a>: <span class="keywordflow">return</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">ARMCC::LT</a>;</div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">ARMCC::LE</a>: <span class="keywordflow">return</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">ARMCC::GE</a>;</div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;  }</div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">llvm::AArch64CC::HI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00201">AArch64BaseInfo.h:201</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">llvm::AArch64CC::GE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00203">AArch64BaseInfo.h:203</a></div></div>
<div class="ttc" id="regexec_8c_html_ac07acfbb082b04f5bea72998c8976b3c"><div class="ttname"><a href="../../db/d4b/regexec_8c.html#ac07acfbb082b04f5bea72998c8976b3c">EQ</a></div><div class="ttdeci">#define EQ(a, b)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d4b/regexec_8c_source.html#l00112">regexec.c:112</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">llvm::AArch64CC::LS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00202">AArch64BaseInfo.h:202</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">llvm::AArch64CC::LT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00204">AArch64BaseInfo.h:204</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">llvm::AArch64CC::GT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00205">AArch64BaseInfo.h:205</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">llvm::AArch64CC::NE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00194">AArch64BaseInfo.h:194</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">llvm::AArch64CC::AL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00207">AArch64BaseInfo.h:207</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303">llvm::AArch64CC::LO</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00196">AArch64BaseInfo.h:196</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">llvm::AArch64CC::LE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00206">AArch64BaseInfo.h:206</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">llvm::AArch64CC::HS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00195">AArch64BaseInfo.h:195</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae55e10788420a585d13dbf0ba8d9ef66"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isAnySubRegLive </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l01876">1876</a> of file <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;                                        {</div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d0/dbe/classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> Subreg(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, TRI, <span class="comment">/* IncludeSelf */</span> <span class="keyword">true</span>);</div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;       Subreg.<a class="code" href="../../dd/da4/classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++Subreg)</div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a6f9ffe437ab2e9369084adfe6e2a8652">computeRegisterLiveness</a>(TRI, *Subreg, MI) !=</div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;        MachineBasicBlock::LQR_Dead)</div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_abccd358b92366e5284e7e674e86b241f"><div class="ttname"><a href="../../dd/da4/classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a6f9ffe437ab2e9369084adfe6e2a8652"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a6f9ffe437ab2e9369084adfe6e2a8652">llvm::MachineBasicBlock::computeRegisterLiveness</a></div><div class="ttdeci">LivenessQueryResult computeRegisterLiveness(const TargetRegisterInfo *TRI, unsigned Reg, MachineInstr *MI, unsigned Neighborhood=10)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd5/MachineBasicBlock_8cpp_source.html#l01162">MachineBasicBlock.cpp:1162</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="../../d0/dbe/classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00441">MCRegisterInfo.h:441</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3384fe4d7439c43ce831ee300a4d522b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isRedundantFlagInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>CmpI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>ImmValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>OI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isRedundantFlagInstr - check whether the first instruction, whose only purpose is to update flags, can be made redundant. CMPrr can be made redundant by SUBrr if the operands are the same. CMPri can be made redundant by SUBri if the operands are the same. This function can be extended later on. </p>

<p>Definition at line <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l02224">2224</a> of file <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;                                                          {</div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;  <span class="keywordflow">if</span> ((CmpI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == ARM::CMPrr ||</div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;       CmpI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == ARM::t2CMPrr) &amp;&amp;</div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;      (OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == ARM::SUBrr ||</div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;       OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == ARM::t2SUBrr) &amp;&amp;</div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;      ((OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == SrcReg &amp;&amp;</div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;        OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == SrcReg2) ||</div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;       (OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == SrcReg2 &amp;&amp;</div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;        OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == SrcReg)))</div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;</div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;  <span class="keywordflow">if</span> ((CmpI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == ARM::CMPri ||</div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;       CmpI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == ARM::t2CMPri) &amp;&amp;</div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;      (OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == ARM::SUBri ||</div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;       OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == ARM::t2SUBri) &amp;&amp;</div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;      OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == SrcReg &amp;&amp;</div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;      OI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() == ImmValue)</div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a33a0d1999c0408a2ca70902db420c596"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSuitableForMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>CommonUse</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isSuitableForMask - Identify a suitable 'and' instruction that operates on the given source register and applies the same mask as a 'tst' instruction. Provide a limited look-through for copies. When successful, MI will hold the found instruction. </p>

<p>Definition at line <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l02175">2175</a> of file <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;                                                           {</div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) {</div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;    <span class="keywordflow">case</span> ARM::ANDri:</div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;    <span class="keywordflow">case</span> ARM::t2ANDri:</div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;      <span class="keywordflow">if</span> (CmpMask != MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>())</div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;      <span class="keywordflow">if</span> (SrcReg == MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(CommonUse ? 1 : 0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())</div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">ARM::COPY</a>: {</div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;      <span class="comment">// Walk down one instruction which is potentially an &#39;and&#39;.</span></div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;      <span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Copy = *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>;</div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;      <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d7/de8/X86ISelDAGToDAG_8cpp.html#afc4e10b4f2ab2d548ab80b30f3b712e9a865555c9f2e0458a7078486aa1b3254f">AND</a>(</div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;        <a class="code" href="../../d9/d2c/namespacebranch-range-01.html#a02ead9d2b33486f3c82bfae74da33a5a">std::next</a>(<a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a>(MI)));</div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../d7/de8/X86ISelDAGToDAG_8cpp.html#afc4e10b4f2ab2d548ab80b30f3b712e9a865555c9f2e0458a7078486aa1b3254f">AND</a> == MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;      MI = <a class="code" href="../../d7/de8/X86ISelDAGToDAG_8cpp.html#afc4e10b4f2ab2d548ab80b30f3b712e9a865555c9f2e0458a7078486aa1b3254f">AND</a>;</div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a33a0d1999c0408a2ca70902db420c596">isSuitableForMask</a>(MI, Copy.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(),</div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;                               CmpMask, <span class="keyword">true</span>);</div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    }</div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;  }</div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;</div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;}</div>
<div class="ttc" id="X86ISelDAGToDAG_8cpp_html_afc4e10b4f2ab2d548ab80b30f3b712e9a865555c9f2e0458a7078486aa1b3254f"><div class="ttname"><a href="../../d7/de8/X86ISelDAGToDAG_8cpp.html#afc4e10b4f2ab2d548ab80b30f3b712e9a865555c9f2e0458a7078486aa1b3254f">AND</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de8/X86ISelDAGToDAG_8cpp_source.html#l01596">X86ISelDAGToDAG.cpp:1596</a></div></div>
<div class="ttc" id="ARMBaseInstrInfo_8cpp_html_a33a0d1999c0408a2ca70902db420c596"><div class="ttname"><a href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html#a33a0d1999c0408a2ca70902db420c596">isSuitableForMask</a></div><div class="ttdeci">static bool isSuitableForMask(MachineInstr *&amp;MI, unsigned SrcReg, int CmpMask, bool CommonUse)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l02175">ARMBaseInstrInfo.cpp:2175</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00243">MachineBasicBlock.h:243</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">llvm::TargetOpcode::COPY</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00086">TargetOpcodes.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="namespacebranch-range-01_html_a02ead9d2b33486f3c82bfae74da33a5a"><div class="ttname"><a href="../../d9/d2c/namespacebranch-range-01.html#a02ead9d2b33486f3c82bfae74da33a5a">branch-range-01.next</a></div><div class="ttdeci">string next</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d37/branch-range-01_8py_source.html#l00079">branch-range-01.py:79</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a6282aa121bbcfb3d8a25be63c0b3dc33"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d19/structAddSubFlagsOpcodePair.html">AddSubFlagsOpcodePair</a> AddSubFlagsOpcodeMap[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  {ARM::ADDSri, ARM::ADDri},</div>
<div class="line">  {ARM::ADDSrr, ARM::ADDrr},</div>
<div class="line">  {ARM::ADDSrsi, ARM::ADDrsi},</div>
<div class="line">  {ARM::ADDSrsr, ARM::ADDrsr},</div>
<div class="line"></div>
<div class="line">  {ARM::SUBSri, ARM::SUBri},</div>
<div class="line">  {ARM::SUBSrr, ARM::SUBrr},</div>
<div class="line">  {ARM::SUBSrsi, ARM::SUBrsi},</div>
<div class="line">  {ARM::SUBSrsr, ARM::SUBrsr},</div>
<div class="line"></div>
<div class="line">  {ARM::RSBSri, ARM::RSBri},</div>
<div class="line">  {ARM::RSBSrsi, ARM::RSBrsi},</div>
<div class="line">  {ARM::RSBSrsr, ARM::RSBrsr},</div>
<div class="line"></div>
<div class="line">  {ARM::t2ADDSri, ARM::t2ADDri},</div>
<div class="line">  {ARM::t2ADDSrr, ARM::t2ADDrr},</div>
<div class="line">  {ARM::t2ADDSrs, ARM::t2ADDrs},</div>
<div class="line"></div>
<div class="line">  {ARM::t2SUBSri, ARM::t2SUBri},</div>
<div class="line">  {ARM::t2SUBSrr, ARM::t2SUBrr},</div>
<div class="line">  {ARM::t2SUBSrs, ARM::t2SUBrs},</div>
<div class="line"></div>
<div class="line">  {ARM::t2RSBSri, ARM::t2RSBri},</div>
<div class="line">  {ARM::t2RSBSrs, ARM::t2RSBrs},</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l01806">1806</a> of file <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a97de685f215df81fe66267171364ab6b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d2/d5d/structARM__MLxEntry.html">ARM_MLxEntry</a> ARM_MLxTable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  </div>
<div class="line">  </div>
<div class="line">  { ARM::VMLAS,       ARM::VMULS,       ARM::VADDS,      <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLSS,       ARM::VMULS,       ARM::VSUBS,      <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLAD,       ARM::VMULD,       ARM::VADDD,      <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLSD,       ARM::VMULD,       ARM::VSUBD,      <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VNMLAS,      ARM::VNMULS,      ARM::VSUBS,      <span class="keyword">true</span>,   <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VNMLSS,      ARM::VMULS,       ARM::VSUBS,      <span class="keyword">true</span>,   <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VNMLAD,      ARM::VNMULD,      ARM::VSUBD,      <span class="keyword">true</span>,   <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VNMLSD,      ARM::VMULD,       ARM::VSUBD,      <span class="keyword">true</span>,   <span class="keyword">false</span> },</div>
<div class="line"></div>
<div class="line">  </div>
<div class="line">  { ARM::VMLAfd,      ARM::VMULfd,      ARM::VADDfd,     <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLSfd,      ARM::VMULfd,      ARM::VSUBfd,     <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLAfq,      ARM::VMULfq,      ARM::VADDfq,     <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLSfq,      ARM::VMULfq,      ARM::VSUBfq,     <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLAslfd,    ARM::VMULslfd,    ARM::VADDfd,     <span class="keyword">false</span>,  <span class="keyword">true</span>  },</div>
<div class="line">  { ARM::VMLSslfd,    ARM::VMULslfd,    ARM::VSUBfd,     <span class="keyword">false</span>,  <span class="keyword">true</span>  },</div>
<div class="line">  { ARM::VMLAslfq,    ARM::VMULslfq,    ARM::VADDfq,     <span class="keyword">false</span>,  <span class="keyword">true</span>  },</div>
<div class="line">  { ARM::VMLSslfq,    ARM::VMULslfq,    ARM::VSUBfq,     <span class="keyword">false</span>,  <span class="keyword">true</span>  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html#l00070">70</a> of file <a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ac0d783c80fd0f6ac590557c9d09bf5b4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; EnableARM3Addr(&quot;enable-arm-3-addr-conv&quot;, cl::Hidden, <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable ARM 2-addr to 3-addr conv&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a19ef99d0c38ffb09797db37080cad260"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;unsigned&gt; SwiftPartialUpdateClearance(&quot;swift-partial-update-clearance&quot;, cl::Hidden, cl::init(12), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Clearance before partial register updates&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a66bb217193a5d63a232f9708683397a2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1d/classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; WidenVMOVS(&quot;widen-vmovs&quot;, cl::Hidden, cl::init(<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>), <a class="el" href="../../da/def/structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Widen ARM vmovs to vmovd when possible&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_211fb134ce6a4c3329568c5b3817f0ae.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_68ef2609279916640dd02c22eb347286.html">lib</a></li><li class="navelem"><a class="el" href="../../dir_ba4b566d55a812089e9c749a99726952.html">Target</a></li><li class="navelem"><a class="el" href="../../dir_290a3f6ad8b391b1bd30b2a8ca235788.html">ARM</a></li><li class="navelem"><a class="el" href="../../d6/d9b/ARMBaseInstrInfo_8cpp.html">ARMBaseInstrInfo.cpp</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:43:11 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
