

================================================================
== Vivado HLS Report for 'C_drain_IO_L3_out'
================================================================
* Date:           Mon Jun 14 18:54:17 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    13320|    13320| 44.396 us | 44.396 us |  13320|  13320|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    13313|    13313|        10|          8|          1|  1664|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 13 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 18 [1/1] (1.21ns)   --->   "%C_V_offset_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %C_V_offset)" [src/kernel_kernel_new.cpp:1165]   --->   Operation 18 'read' 'C_V_offset_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%C_V_offset1_i = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %C_V_offset_read, i32 6, i32 63)" [src/kernel_kernel_new.cpp:1165->src/kernel_kernel_new.cpp:1188]   --->   Operation 19 'partselect' 'C_V_offset1_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %C_V, [6 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1664, [7 x i8]* @p_str32, [6 x i8]* @p_str30, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_local_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %C_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1165 = zext i58 %C_V_offset1_i to i64" [src/kernel_kernel_new.cpp:1165->src/kernel_kernel_new.cpp:1188]   --->   Operation 23 'zext' 'zext_ln1165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i512* %C_V, i64 %zext_ln1165" [src/kernel_kernel_new.cpp:1165->src/kernel_kernel_new.cpp:1188]   --->   Operation 24 'getelementptr' 'C_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_local_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %C_V, [6 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1664, [7 x i8]* @p_str32, [6 x i8]* @p_str30, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.43ns)   --->   "%C_V_addr_i_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %C_V_addr, i32 1664)" [src/kernel_kernel_new.cpp:1181->src/kernel_kernel_new.cpp:1188]   --->   Operation 27 'writereq' 'C_V_addr_i_wr_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 28 [1/1] (0.60ns)   --->   "br label %0" [src/kernel_kernel_new.cpp:1170->src/kernel_kernel_new.cpp:1188]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.60>

State 3 <SV = 2> <Delay = 0.61>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %entry ], [ %i_V, %hls_label_21 ]"   --->   Operation 29 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.61ns)   --->   "%icmp_ln887 = icmp eq i11 %t_V, -384" [src/kernel_kernel_new.cpp:1170->src/kernel_kernel_new.cpp:1188]   --->   Operation 30 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1664, i64 1664, i64 1664)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.53ns)   --->   "%i_V = add i11 %t_V, 1" [src/kernel_kernel_new.cpp:1170->src/kernel_kernel_new.cpp:1188]   --->   Operation 32 'add' 'i_V' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.exit, label %hls_label_21" [src/kernel_kernel_new.cpp:1170->src/kernel_kernel_new.cpp:1188]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 34 [1/1] (1.21ns)   --->   "%tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_C_drain_local_in_V_V)" [src/kernel_kernel_new.cpp:1177->src/kernel_kernel_new.cpp:1188]   --->   Operation 34 'read' 'tmp_V' <Predicate = (!icmp_ln887)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 35 [1/1] (1.21ns)   --->   "%tmp_V_2 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_C_drain_local_in_V_V)" [src/kernel_kernel_new.cpp:1177->src/kernel_kernel_new.cpp:1188]   --->   Operation 35 'read' 'tmp_V_2' <Predicate = (!icmp_ln887)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 36 [1/1] (1.21ns)   --->   "%tmp_V_3 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_C_drain_local_in_V_V)" [src/kernel_kernel_new.cpp:1177->src/kernel_kernel_new.cpp:1188]   --->   Operation 36 'read' 'tmp_V_3' <Predicate = (!icmp_ln887)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 1.21>
ST_7 : Operation 37 [1/1] (1.21ns)   --->   "%tmp_V_4 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_C_drain_local_in_V_V)" [src/kernel_kernel_new.cpp:1177->src/kernel_kernel_new.cpp:1188]   --->   Operation 37 'read' 'tmp_V_4' <Predicate = (!icmp_ln887)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 1.21>
ST_8 : Operation 38 [1/1] (1.21ns)   --->   "%tmp_V_5 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_C_drain_local_in_V_V)" [src/kernel_kernel_new.cpp:1177->src/kernel_kernel_new.cpp:1188]   --->   Operation 38 'read' 'tmp_V_5' <Predicate = (!icmp_ln887)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 9 <SV = 8> <Delay = 1.21>
ST_9 : Operation 39 [1/1] (1.21ns)   --->   "%tmp_V_6 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_C_drain_local_in_V_V)" [src/kernel_kernel_new.cpp:1177->src/kernel_kernel_new.cpp:1188]   --->   Operation 39 'read' 'tmp_V_6' <Predicate = (!icmp_ln887)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 10 <SV = 9> <Delay = 1.21>
ST_10 : Operation 40 [1/1] (1.21ns)   --->   "%tmp_V_7 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_C_drain_local_in_V_V)" [src/kernel_kernel_new.cpp:1177->src/kernel_kernel_new.cpp:1188]   --->   Operation 40 'read' 'tmp_V_7' <Predicate = (!icmp_ln887)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 41 [1/1] (1.21ns)   --->   "%tmp_V_8 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_C_drain_local_in_V_V)" [src/kernel_kernel_new.cpp:1177->src/kernel_kernel_new.cpp:1188]   --->   Operation 41 'read' 'tmp_V_8' <Predicate = (!icmp_ln887)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [src/kernel_kernel_new.cpp:1170->src/kernel_kernel_new.cpp:1188]   --->   Operation 42 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel_new.cpp:1171->src/kernel_kernel_new.cpp:1188]   --->   Operation 43 'specpipeline' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64(i64 %tmp_V_8, i64 %tmp_V_7, i64 %tmp_V_6, i64 %tmp_V_5, i64 %tmp_V_4, i64 %tmp_V_3, i64 %tmp_V_2, i64 %tmp_V)" [src/kernel_kernel_new.cpp:1180->src/kernel_kernel_new.cpp:1188]   --->   Operation 44 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (2.43ns)   --->   "call void @_ssdm_op_Write.m_axi.i512P(i512* %C_V_addr, i512 %p_Result_s, i64 -1)" [src/kernel_kernel_new.cpp:1181->src/kernel_kernel_new.cpp:1188]   --->   Operation 45 'write' <Predicate = (!icmp_ln887)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%empty_202 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_i)" [src/kernel_kernel_new.cpp:1182->src/kernel_kernel_new.cpp:1188]   --->   Operation 46 'specregionend' 'empty_202' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "br label %0" [src/kernel_kernel_new.cpp:1170->src/kernel_kernel_new.cpp:1188]   --->   Operation 47 'br' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 2.43>
ST_13 : Operation 48 [5/5] (2.43ns)   --->   "%C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)" [src/kernel_kernel_new.cpp:1181->src/kernel_kernel_new.cpp:1188]   --->   Operation 48 'writeresp' 'C_V_addr_i_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 4> <Delay = 2.43>
ST_14 : Operation 49 [4/5] (2.43ns)   --->   "%C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)" [src/kernel_kernel_new.cpp:1181->src/kernel_kernel_new.cpp:1188]   --->   Operation 49 'writeresp' 'C_V_addr_i_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 5> <Delay = 2.43>
ST_15 : Operation 50 [3/5] (2.43ns)   --->   "%C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)" [src/kernel_kernel_new.cpp:1181->src/kernel_kernel_new.cpp:1188]   --->   Operation 50 'writeresp' 'C_V_addr_i_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 6> <Delay = 2.43>
ST_16 : Operation 51 [2/5] (2.43ns)   --->   "%C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)" [src/kernel_kernel_new.cpp:1181->src/kernel_kernel_new.cpp:1188]   --->   Operation 51 'writeresp' 'C_V_addr_i_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 7> <Delay = 2.43>
ST_17 : Operation 52 [1/5] (2.43ns)   --->   "%C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)" [src/kernel_kernel_new.cpp:1181->src/kernel_kernel_new.cpp:1188]   --->   Operation 52 'writeresp' 'C_V_addr_i_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel_new.cpp:1188]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ C_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_local_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
C_V_offset_read     (read             ) [ 000000000000000000]
C_V_offset1_i       (partselect       ) [ 001000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000]
zext_ln1165         (zext             ) [ 000000000000000000]
C_V_addr            (getelementptr    ) [ 000111111111111111]
specinterface_ln0   (specinterface    ) [ 000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000]
C_V_addr_i_wr_req   (writereq         ) [ 000000000000000000]
br_ln1170           (br               ) [ 001111111111100000]
t_V                 (phi              ) [ 000100000000000000]
icmp_ln887          (icmp             ) [ 000111111111100000]
empty               (speclooptripcount) [ 000000000000000000]
i_V                 (add              ) [ 001111111111100000]
br_ln1170           (br               ) [ 000000000000000000]
tmp_V               (read             ) [ 000111111111100000]
tmp_V_2             (read             ) [ 000110111111100000]
tmp_V_3             (read             ) [ 000110011111100000]
tmp_V_4             (read             ) [ 000110001111100000]
tmp_V_5             (read             ) [ 000110000111100000]
tmp_V_6             (read             ) [ 000110000011100000]
tmp_V_7             (read             ) [ 000110000001100000]
tmp_V_8             (read             ) [ 000010000000100000]
tmp_i               (specregionbegin  ) [ 000000000000000000]
specpipeline_ln1171 (specpipeline     ) [ 000000000000000000]
p_Result_s          (bitconcatenate   ) [ 000000000000000000]
write_ln1181        (write            ) [ 000000000000000000]
empty_202           (specregionend    ) [ 000000000000000000]
br_ln1170           (br               ) [ 001111111111100000]
C_V_addr_i_wr_resp  (writeresp        ) [ 000000000000000000]
ret_ln1188          (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_local_in_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_local_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="C_V_offset_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_V_offset_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_writeresp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="512" slack="0"/>
<pin id="77" dir="0" index="2" bw="12" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="C_V_addr_i_wr_req/2 C_V_addr_i_wr_resp/13 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_read_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="0"/>
<pin id="83" dir="0" index="1" bw="64" slack="0"/>
<pin id="84" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 tmp_V_2/5 tmp_V_3/6 tmp_V_4/7 tmp_V_5/8 tmp_V_6/9 tmp_V_7/10 tmp_V_8/11 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln1181_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="512" slack="10"/>
<pin id="90" dir="0" index="2" bw="512" slack="0"/>
<pin id="91" dir="0" index="3" bw="1" slack="0"/>
<pin id="92" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1181/12 "/>
</bind>
</comp>

<comp id="96" class="1005" name="t_V_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="1"/>
<pin id="98" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="t_V_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="11" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="C_V_offset1_i_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="58" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="0"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="0" index="3" bw="7" slack="0"/>
<pin id="112" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="C_V_offset1_i/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln1165_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="58" slack="1"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1165/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="C_V_addr_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="512" slack="0"/>
<pin id="122" dir="0" index="1" bw="58" slack="0"/>
<pin id="123" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln887_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="0" index="1" bw="10" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_V_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="p_Result_s_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="512" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="1"/>
<pin id="142" dir="0" index="2" bw="64" slack="2"/>
<pin id="143" dir="0" index="3" bw="64" slack="3"/>
<pin id="144" dir="0" index="4" bw="64" slack="4"/>
<pin id="145" dir="0" index="5" bw="64" slack="5"/>
<pin id="146" dir="0" index="6" bw="64" slack="6"/>
<pin id="147" dir="0" index="7" bw="64" slack="7"/>
<pin id="148" dir="0" index="8" bw="64" slack="8"/>
<pin id="149" dir="1" index="9" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="152" class="1005" name="C_V_offset1_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="58" slack="1"/>
<pin id="154" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="C_V_offset1_i "/>
</bind>
</comp>

<comp id="157" class="1005" name="C_V_addr_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="512" slack="2"/>
<pin id="159" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="C_V_addr "/>
</bind>
</comp>

<comp id="163" class="1005" name="icmp_ln887_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_V_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="0"/>
<pin id="169" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="172" class="1005" name="tmp_V_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="8"/>
<pin id="174" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="177" class="1005" name="tmp_V_2_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="7"/>
<pin id="179" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="tmp_V_3_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="6"/>
<pin id="184" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="187" class="1005" name="tmp_V_4_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="5"/>
<pin id="189" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="192" class="1005" name="tmp_V_5_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="4"/>
<pin id="194" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="197" class="1005" name="tmp_V_6_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="3"/>
<pin id="199" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_6 "/>
</bind>
</comp>

<comp id="202" class="1005" name="tmp_V_7_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="2"/>
<pin id="204" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_7 "/>
</bind>
</comp>

<comp id="207" class="1005" name="tmp_V_8_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="1"/>
<pin id="209" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="48" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="60" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="62" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="95"><net_src comp="66" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="99"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="68" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="117" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="120" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="131"><net_src comp="100" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="100" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="150"><net_src comp="58" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="139" pin="9"/><net_sink comp="87" pin=2"/></net>

<net id="155"><net_src comp="107" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="160"><net_src comp="120" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="166"><net_src comp="127" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="133" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="175"><net_src comp="81" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="139" pin=8"/></net>

<net id="180"><net_src comp="81" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="139" pin=7"/></net>

<net id="185"><net_src comp="81" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="139" pin=6"/></net>

<net id="190"><net_src comp="81" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="139" pin=5"/></net>

<net id="195"><net_src comp="81" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="200"><net_src comp="81" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="139" pin=3"/></net>

<net id="205"><net_src comp="81" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="210"><net_src comp="81" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="139" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_V | {2 12 13 14 15 16 17 }
 - Input state : 
	Port: C_drain_IO_L3_out : C_V_offset | {1 }
	Port: C_drain_IO_L3_out : fifo_C_drain_local_in_V_V | {4 5 6 7 8 9 10 11 }
  - Chain level:
	State 1
	State 2
		C_V_addr : 1
		C_V_addr_i_wr_req : 2
	State 3
		icmp_ln887 : 1
		i_V : 1
		br_ln1170 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		write_ln1181 : 1
		empty_202 : 1
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln887_fu_127     |    0    |    13   |
|----------|----------------------------|---------|---------|
|    add   |         i_V_fu_133         |    0    |    11   |
|----------|----------------------------|---------|---------|
|   read   | C_V_offset_read_read_fu_68 |    0    |    0    |
|          |       grp_read_fu_81       |    0    |    0    |
|----------|----------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_74    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  write_ln1181_write_fu_87  |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|    C_V_offset1_i_fu_107    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |     zext_ln1165_fu_117     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|      p_Result_s_fu_139     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    24   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   C_V_addr_reg_157  |   512  |
|C_V_offset1_i_reg_152|   58   |
|     i_V_reg_167     |   11   |
|  icmp_ln887_reg_163 |    1   |
|      t_V_reg_96     |   11   |
|   tmp_V_2_reg_177   |   64   |
|   tmp_V_3_reg_182   |   64   |
|   tmp_V_4_reg_187   |   64   |
|   tmp_V_5_reg_192   |   64   |
|   tmp_V_6_reg_197   |   64   |
|   tmp_V_7_reg_202   |   64   |
|   tmp_V_8_reg_207   |   64   |
|    tmp_V_reg_172    |   64   |
+---------------------+--------+
|        Total        |  1105  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_74 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_74 |  p1  |   2  |  512 |  1024  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |  1026  ||  1.206  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  1105  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1105  |   33   |
+-----------+--------+--------+--------+
