/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 384 192)
	(text "Filters" (rect 5 0 41 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 107 24 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 27 37 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 15 19)(font "Intel Clear" (font_size 8)))
		(text "rst" (rect 21 43 36 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "startFlg" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "startFlg" (rect 21 59 65 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "inputSig[0..255][7..0]" (rect 0 0 127 19)(font "Intel Clear" (font_size 8)))
		(text "inputSig[0..255][7..0]" (rect 21 75 148 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "sw[1..0]" (rect 0 0 46 19)(font "Intel Clear" (font_size 8)))
		(text "sw[1..0]" (rect 21 91 67 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 320 48)
		(output)
		(text "outputSig[0..255][7..0]" (rect 0 0 135 19)(font "Intel Clear" (font_size 8)))
		(text "outputSig[0..255][7..0]" (rect 184 40 319 59)(font "Intel Clear" (font_size 8)))
		(line (pt 320 48)(pt 304 48)(line_width 3))
	)
	(port
		(pt 320 32)
		(output)
		(text "rdyFlg" (rect 0 0 37 19)(font "Intel Clear" (font_size 8)))
		(text "rdyFlg" (rect 264 24 301 43)(font "Intel Clear" (font_size 8)))
		(line (pt 320 32)(pt 304 32))
	)
	(drawing
		(rectangle (rect 16 16 304 112))
	)
)
