#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Jan 30 10:21:25 2020
# Process ID: 1152
# Current directory: C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.runs/synth_1
# Command line: vivado.exe -log lab2_3_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2_3_2.tcl
# Log file: C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.runs/synth_1/lab2_3_2.vds
# Journal file: C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
source lab2_3_2.tcl -notrace
Command: synth_design -top lab2_3_2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8020 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 409.805 ; gain = 97.043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab2_3_2' [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new/lab2_3_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'rca_dataflow' [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/rca_dataflow.v:23]
INFO: [Synth 8-6157] synthesizing module 'fulladder_dataflow' [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/fulladder_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fulladder_dataflow' (1#1) [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/fulladder_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rca_dataflow' (2#1) [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/rca_dataflow.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1' [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/lab2_2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'comparator_dataflow' [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/comparator_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comparator_dataflow' (3#1) [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/comparator_dataflow.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1_partA' [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/lab2_2_1_partA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1_partA' (4#1) [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/lab2_2_1_partA.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/imports/new/mux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/imports/new/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/Lab2/lab2_1_1/lab2_1_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (6#1) [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/Lab2/lab2_1_1/lab2_1_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1' (7#1) [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/new/lab2_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab2_3_2' (8#1) [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new/lab2_3_2.v:23]
WARNING: [Synth 8-3331] design comparator_dataflow has unconnected port v[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 464.246 ; gain = 151.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 464.246 ; gain = 151.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 464.246 ; gain = 151.484
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab2_3_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab2_3_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 806.891 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 806.891 ; gain = 494.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 806.891 ; gain = 494.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 806.891 ; gain = 494.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 806.891 ; gain = 494.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fulladder_dataflow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design lab2_3_2 has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design lab2_3_2 has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design lab2_3_2 has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design lab2_3_2 has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design lab2_3_2 has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design lab2_3_2 has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design lab2_3_2 has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design lab2_3_2 has port AN[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 806.891 ; gain = 494.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 806.891 ; gain = 494.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 806.891 ; gain = 494.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 806.891 ; gain = 494.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 806.891 ; gain = 494.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 806.891 ; gain = 494.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 806.891 ; gain = 494.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 806.891 ; gain = 494.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 806.891 ; gain = 494.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 806.891 ; gain = 494.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     1|
|3     |LUT5 |     3|
|4     |LUT6 |     8|
|5     |IBUF |     9|
|6     |OBUF |    17|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    39|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 806.891 ; gain = 494.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 806.891 ; gain = 151.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 806.891 ; gain = 494.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 824.348 ; gain = 524.168
INFO: [Common 17-1381] The checkpoint 'C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.runs/synth_1/lab2_3_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab2_3_2_utilization_synth.rpt -pb lab2_3_2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 824.348 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan 30 10:22:03 2020...
