// Seed: 1483761070
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd42,
    parameter id_6 = 32'd29
) (
    input supply1 _id_0,
    output supply0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    input wire id_5,
    input wire _id_6
);
  assign id_4 = id_6 == id_2;
  wire  [  id_0  :  id_6  ]  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ;
  xor primCall (
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_5,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
endmodule
