This script is used to transform verilog file into bench format. The verilog code is in riscv_nocycles.v. This verilog file contains no submodules and cycles.

### Usage
`python3 verilog2bench.py riscv_nocycles.v`
