
STATION_F407VE_SSD1963.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001eb0c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000333c0  0801eca0  0801eca0  0002eca0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08052060  08052060  00070238  2**0
                  CONTENTS
  4 .ARM          00000008  08052060  08052060  00062060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08052068  08052068  00070238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08052068  08052068  00062068  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0805206c  0805206c  0006206c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  08052070  00070000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00070238  2**0
                  CONTENTS
 10 .bss          00000784  20000238  20000238  00070238  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  200009bc  200009bc  00070238  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00070238  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bef5  00000000  00000000  00070268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003286  00000000  00000000  0008c15d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000048  00000000  00000000  0008f3e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000078  00000000  00000000  0008f430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019799  00000000  00000000  0008f4a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf9ae  00000000  00000000  000a8c41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001785ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006be8  00000000  00000000  00178640  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_macro  00024b7e  00000000  00000000  0017f228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000238 	.word	0x20000238
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801ec84 	.word	0x0801ec84

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000023c 	.word	0x2000023c
 80001cc:	0801ec84 	.word	0x0801ec84

080001d0 <AT24XX_IsConnected>:
#include "at24xx.h"

extern I2C_HandleTypeDef AT24XX_I2C;

bool AT24XX_IsConnected(void) {
 80001d0:	b580      	push	{r7, lr}
 80001d2:	af00      	add	r7, sp, #0
	if (HAL_I2C_IsDeviceReady(&AT24XX_I2C, AT24XX_ADDRESS << 1, 1, AT24XX_I2C_TIMEOUT) == HAL_OK)
 80001d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001d8:	2201      	movs	r2, #1
 80001da:	21ae      	movs	r1, #174	; 0xae
 80001dc:	4805      	ldr	r0, [pc, #20]	; (80001f4 <AT24XX_IsConnected+0x24>)
 80001de:	f00d f9e5 	bl	800d5ac <HAL_I2C_IsDeviceReady>
 80001e2:	4603      	mov	r3, r0
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d101      	bne.n	80001ec <AT24XX_IsConnected+0x1c>
		return 1;
 80001e8:	2301      	movs	r3, #1
 80001ea:	e001      	b.n	80001f0 <AT24XX_IsConnected+0x20>
	else
		return 0;
 80001ec:	2300      	movs	r3, #0
 80001ee:	bf00      	nop
}
 80001f0:	4618      	mov	r0, r3
 80001f2:	bd80      	pop	{r7, pc}
 80001f4:	200002bc 	.word	0x200002bc

080001f8 <AT24XX_Save>:

bool AT24XX_Save(uint16_t address, void *data, size_t size_of_data) {
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b088      	sub	sp, #32
 80001fc:	af04      	add	r7, sp, #16
 80001fe:	4603      	mov	r3, r0
 8000200:	60b9      	str	r1, [r7, #8]
 8000202:	607a      	str	r2, [r7, #4]
 8000204:	81fb      	strh	r3, [r7, #14]
#if ((AT24XX_SIZE_KBIT == 4) || (AT24XX_SIZE_KBIT == 8) || (AT24XX_SIZE_KBIT == 16))
	if(size_of_data > 16)
		return 0;
#endif
#if ((AT24XX_SIZE_KBIT == 32) || (AT24XX_SIZE_KBIT == 64) || (AT24XX_SIZE_KBIT == 128))
	if(size_of_data > 32)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	2b20      	cmp	r3, #32
 800020a:	d901      	bls.n	8000210 <AT24XX_Save+0x18>
		return 0;
 800020c:	2300      	movs	r3, #0
 800020e:	e017      	b.n	8000240 <AT24XX_Save+0x48>
#endif

#if ((AT24XX_SIZE_KBIT == 1) || (AT24XX_SIZE_KBIT == 2))
	if(HAL_I2C_Mem_Write(&EEPROM24XX_I2C, AT24XX_ADDRESS<<1, Address, I2C_MEMADD_SIZE_8BIT, (uint8_t*)data, size_of_data, AT24XX_I2C_TIMEOUT) == HAL_OK)
#else
		if (HAL_I2C_Mem_Write(&AT24XX_I2C, AT24XX_ADDRESS << 1, address, I2C_MEMADD_SIZE_16BIT, (uint8_t *) data, size_of_data, AT24XX_I2C_TIMEOUT) == HAL_OK)
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	b29b      	uxth	r3, r3
 8000214:	89fa      	ldrh	r2, [r7, #14]
 8000216:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800021a:	9102      	str	r1, [sp, #8]
 800021c:	9301      	str	r3, [sp, #4]
 800021e:	68bb      	ldr	r3, [r7, #8]
 8000220:	9300      	str	r3, [sp, #0]
 8000222:	2310      	movs	r3, #16
 8000224:	21ae      	movs	r1, #174	; 0xae
 8000226:	4808      	ldr	r0, [pc, #32]	; (8000248 <AT24XX_Save+0x50>)
 8000228:	f00c fa3a 	bl	800c6a0 <HAL_I2C_Mem_Write>
 800022c:	4603      	mov	r3, r0
 800022e:	2b00      	cmp	r3, #0
 8000230:	d104      	bne.n	800023c <AT24XX_Save+0x44>
#endif
{

			HAL_Delay(5);
 8000232:	2005      	movs	r0, #5
 8000234:	f006 f8fc 	bl	8006430 <HAL_Delay>
			return 1;
 8000238:	2301      	movs	r3, #1
 800023a:	e001      	b.n	8000240 <AT24XX_Save+0x48>
} else
	return 0;
 800023c:	2300      	movs	r3, #0
 800023e:	bf00      	nop
}
 8000240:	4618      	mov	r0, r3
 8000242:	3710      	adds	r7, #16
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}
 8000248:	200002bc 	.word	0x200002bc

0800024c <AT24XX_Load>:

bool AT24XX_Load(uint16_t address, void *data, size_t size_of_data) {
 800024c:	b580      	push	{r7, lr}
 800024e:	b088      	sub	sp, #32
 8000250:	af04      	add	r7, sp, #16
 8000252:	4603      	mov	r3, r0
 8000254:	60b9      	str	r1, [r7, #8]
 8000256:	607a      	str	r2, [r7, #4]
 8000258:	81fb      	strh	r3, [r7, #14]
#if ((AT24XX_SIZE_KBIT == 1) || (AT24XX_SIZE_KBIT == 2))
	if(HAL_I2C_Mem_Read(&EEPROM24XX_I2C, AT24XX_ADDRESS<<1, Address, I2C_MEMADD_SIZE_8BIT, (uint8_t*)data, size_of_data, AT24XX_I2C_TIMEOUT) == HAL_OK)
#else
		if (HAL_I2C_Mem_Read(&AT24XX_I2C, AT24XX_ADDRESS << 1, address, I2C_MEMADD_SIZE_16BIT, (uint8_t *) data, size_of_data, AT24XX_I2C_TIMEOUT) == HAL_OK)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	b29b      	uxth	r3, r3
 800025e:	89fa      	ldrh	r2, [r7, #14]
 8000260:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000264:	9102      	str	r1, [sp, #8]
 8000266:	9301      	str	r3, [sp, #4]
 8000268:	68bb      	ldr	r3, [r7, #8]
 800026a:	9300      	str	r3, [sp, #0]
 800026c:	2310      	movs	r3, #16
 800026e:	21ae      	movs	r1, #174	; 0xae
 8000270:	4806      	ldr	r0, [pc, #24]	; (800028c <AT24XX_Load+0x40>)
 8000272:	f00c fb0f 	bl	800c894 <HAL_I2C_Mem_Read>
 8000276:	4603      	mov	r3, r0
 8000278:	2b00      	cmp	r3, #0
 800027a:	d101      	bne.n	8000280 <AT24XX_Load+0x34>
#endif
{
	return 1;
 800027c:	2301      	movs	r3, #1
 800027e:	e001      	b.n	8000284 <AT24XX_Load+0x38>
} else
	return 0;
 8000280:	2300      	movs	r3, #0
 8000282:	bf00      	nop
}
 8000284:	4618      	mov	r0, r3
 8000286:	3710      	adds	r7, #16
 8000288:	46bd      	mov	sp, r7
 800028a:	bd80      	pop	{r7, pc}
 800028c:	200002bc 	.word	0x200002bc

08000290 <AT24XX_Read>:

uint8_t AT24XX_Read(uint16_t address) {
 8000290:	b580      	push	{r7, lr}
 8000292:	b084      	sub	sp, #16
 8000294:	af00      	add	r7, sp, #0
 8000296:	4603      	mov	r3, r0
 8000298:	80fb      	strh	r3, [r7, #6]
	uint16_t dt[1] = {0};
 800029a:	2300      	movs	r3, #0
 800029c:	81bb      	strh	r3, [r7, #12]
	AT24XX_Load(address, dt, 1);
 800029e:	f107 010c 	add.w	r1, r7, #12
 80002a2:	88fb      	ldrh	r3, [r7, #6]
 80002a4:	2201      	movs	r2, #1
 80002a6:	4618      	mov	r0, r3
 80002a8:	f7ff ffd0 	bl	800024c <AT24XX_Load>
	return dt[0];
 80002ac:	89bb      	ldrh	r3, [r7, #12]
 80002ae:	b2db      	uxtb	r3, r3
 80002b0:	bf00      	nop
}
 80002b2:	4618      	mov	r0, r3
 80002b4:	3710      	adds	r7, #16
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bd80      	pop	{r7, pc}

080002ba <AT24XX_Write>:

void AT24XX_Write(uint16_t address, uint8_t val) {
 80002ba:	b580      	push	{r7, lr}
 80002bc:	b084      	sub	sp, #16
 80002be:	af00      	add	r7, sp, #0
 80002c0:	4603      	mov	r3, r0
 80002c2:	460a      	mov	r2, r1
 80002c4:	80fb      	strh	r3, [r7, #6]
 80002c6:	4613      	mov	r3, r2
 80002c8:	717b      	strb	r3, [r7, #5]
	uint8_t save[] = {val};
 80002ca:	797b      	ldrb	r3, [r7, #5]
 80002cc:	733b      	strb	r3, [r7, #12]
	AT24XX_Save(address, save, 1);
 80002ce:	f107 010c 	add.w	r1, r7, #12
 80002d2:	88fb      	ldrh	r3, [r7, #6]
 80002d4:	2201      	movs	r2, #1
 80002d6:	4618      	mov	r0, r3
 80002d8:	f7ff ff8e 	bl	80001f8 <AT24XX_Save>
}
 80002dc:	bf00      	nop
 80002de:	3710      	adds	r7, #16
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bd80      	pop	{r7, pc}

080002e4 <AT24XX_Update>:

void AT24XX_Update(uint16_t address, uint8_t val) {
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b082      	sub	sp, #8
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	4603      	mov	r3, r0
 80002ec:	460a      	mov	r2, r1
 80002ee:	80fb      	strh	r3, [r7, #6]
 80002f0:	4613      	mov	r3, r2
 80002f2:	717b      	strb	r3, [r7, #5]
	if (AT24XX_Read(address) != val) AT24XX_Write(address, val);
 80002f4:	88fb      	ldrh	r3, [r7, #6]
 80002f6:	4618      	mov	r0, r3
 80002f8:	f7ff ffca 	bl	8000290 <AT24XX_Read>
 80002fc:	4603      	mov	r3, r0
 80002fe:	461a      	mov	r2, r3
 8000300:	797b      	ldrb	r3, [r7, #5]
 8000302:	4293      	cmp	r3, r2
 8000304:	d005      	beq.n	8000312 <AT24XX_Update+0x2e>
 8000306:	797a      	ldrb	r2, [r7, #5]
 8000308:	88fb      	ldrh	r3, [r7, #6]
 800030a:	4611      	mov	r1, r2
 800030c:	4618      	mov	r0, r3
 800030e:	f7ff ffd4 	bl	80002ba <AT24XX_Write>
}
 8000312:	bf00      	nop
 8000314:	3708      	adds	r7, #8
 8000316:	46bd      	mov	sp, r7
 8000318:	bd80      	pop	{r7, pc}

0800031a <round_eps>:
uint16_t dig_H1, dig_H3;
int16_t dig_H2, dig_H4, dig_H5, dig_H6;
int32_t t_fine;

float round_eps(double v,
                double eps) {                                                                                        // round_eps(1.234, 0.05) = 1.25
 800031a:	b580      	push	{r7, lr}
 800031c:	b084      	sub	sp, #16
 800031e:	af00      	add	r7, sp, #0
 8000320:	ed87 0b02 	vstr	d0, [r7, #8]
 8000324:	ed87 1b00 	vstr	d1, [r7]
    return floor(v / eps + 0.5) * eps;                        // round_eps(1.234, 0.01) = 1.23
 8000328:	e9d7 2300 	ldrd	r2, r3, [r7]
 800032c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000330:	f018 fc4c 	bl	8018bcc <__aeabi_ddiv>
 8000334:	4602      	mov	r2, r0
 8000336:	460b      	mov	r3, r1
 8000338:	4610      	mov	r0, r2
 800033a:	4619      	mov	r1, r3
 800033c:	f04f 0200 	mov.w	r2, #0
 8000340:	4b10      	ldr	r3, [pc, #64]	; (8000384 <round_eps+0x6a>)
 8000342:	f018 f963 	bl	801860c <__adddf3>
 8000346:	4602      	mov	r2, r0
 8000348:	460b      	mov	r3, r1
 800034a:	ec43 2b17 	vmov	d7, r2, r3
 800034e:	eeb0 0a47 	vmov.f32	s0, s14
 8000352:	eef0 0a67 	vmov.f32	s1, s15
 8000356:	f01d fcfb 	bl	801dd50 <floor>
 800035a:	ec51 0b10 	vmov	r0, r1, d0
 800035e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000362:	f018 fb09 	bl	8018978 <__aeabi_dmul>
 8000366:	4602      	mov	r2, r0
 8000368:	460b      	mov	r3, r1
 800036a:	4610      	mov	r0, r2
 800036c:	4619      	mov	r1, r3
 800036e:	f018 fdfb 	bl	8018f68 <__aeabi_d2f>
 8000372:	4603      	mov	r3, r0
 8000374:	ee07 3a90 	vmov	s15, r3
}                                                                                        // round_eps(1.235, 0.01) = 1.24
 8000378:	eeb0 0a67 	vmov.f32	s0, s15
 800037c:	3710      	adds	r7, #16
 800037e:	46bd      	mov	sp, r7
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	3fe00000 	.word	0x3fe00000

08000388 <round_nth>:

float round_nth(float v, int8_t n)                    // round_nth(1.235, 1) = 0.
{                                                                                        // round_nth(1.235, 0) = 1.
 8000388:	b5b0      	push	{r4, r5, r7, lr}
 800038a:	b082      	sub	sp, #8
 800038c:	af00      	add	r7, sp, #0
 800038e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000392:	4603      	mov	r3, r0
 8000394:	70fb      	strb	r3, [r7, #3]
    return round_eps(v, pow(10., n));                    // round_nth(1.235, -1) = 1.2
 8000396:	6878      	ldr	r0, [r7, #4]
 8000398:	f018 fa96 	bl	80188c8 <__aeabi_f2d>
 800039c:	4604      	mov	r4, r0
 800039e:	460d      	mov	r5, r1
 80003a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80003a4:	4618      	mov	r0, r3
 80003a6:	f018 fa7d 	bl	80188a4 <__aeabi_i2d>
 80003aa:	4602      	mov	r2, r0
 80003ac:	460b      	mov	r3, r1
 80003ae:	ec43 2b11 	vmov	d1, r2, r3
 80003b2:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 80003e0 <round_nth+0x58>
 80003b6:	f01d fd4b 	bl	801de50 <pow>
 80003ba:	eeb0 7a40 	vmov.f32	s14, s0
 80003be:	eef0 7a60 	vmov.f32	s15, s1
 80003c2:	eeb0 1a47 	vmov.f32	s2, s14
 80003c6:	eef0 1a67 	vmov.f32	s3, s15
 80003ca:	ec45 4b10 	vmov	d0, r4, r5
 80003ce:	f7ff ffa4 	bl	800031a <round_eps>
 80003d2:	eef0 7a40 	vmov.f32	s15, s0
}                                                                                        // round_nth(1.235, -2) = 1.24
 80003d6:	eeb0 0a67 	vmov.f32	s0, s15
 80003da:	3708      	adds	r7, #8
 80003dc:	46bd      	mov	sp, r7
 80003de:	bdb0      	pop	{r4, r5, r7, pc}
 80003e0:	00000000 	.word	0x00000000
 80003e4:	40240000 	.word	0x40240000

080003e8 <BME280_getTemperature>:

float BME280_getTemperature(int8_t n) {
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b088      	sub	sp, #32
 80003ec:	af02      	add	r7, sp, #8
 80003ee:	4603      	mov	r3, r0
 80003f0:	71fb      	strb	r3, [r7, #7]
    uint32_t temp_raw;
    float tempf;
    uint8_t cmd[4];

    cmd[0] = 0xFA; // temp_msb
 80003f2:	23fa      	movs	r3, #250	; 0xfa
 80003f4:	723b      	strb	r3, [r7, #8]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, BME280_I2C_TIMEOUT);
 80003f6:	f107 0208 	add.w	r2, r7, #8
 80003fa:	2364      	movs	r3, #100	; 0x64
 80003fc:	9300      	str	r3, [sp, #0]
 80003fe:	2301      	movs	r3, #1
 8000400:	21ec      	movs	r1, #236	; 0xec
 8000402:	482f      	ldr	r0, [pc, #188]	; (80004c0 <BME280_getTemperature+0xd8>)
 8000404:	f00a fdd1 	bl	800afaa <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, &cmd[1], 3, BME280_I2C_TIMEOUT);
 8000408:	f107 0308 	add.w	r3, r7, #8
 800040c:	1c5a      	adds	r2, r3, #1
 800040e:	2364      	movs	r3, #100	; 0x64
 8000410:	9300      	str	r3, [sp, #0]
 8000412:	2303      	movs	r3, #3
 8000414:	21ec      	movs	r1, #236	; 0xec
 8000416:	482a      	ldr	r0, [pc, #168]	; (80004c0 <BME280_getTemperature+0xd8>)
 8000418:	f00a fec4 	bl	800b1a4 <HAL_I2C_Master_Receive>

    temp_raw = (cmd[1] << 12) | (cmd[2] << 4) | (cmd[3] >> 4);
 800041c:	7a7b      	ldrb	r3, [r7, #9]
 800041e:	031a      	lsls	r2, r3, #12
 8000420:	7abb      	ldrb	r3, [r7, #10]
 8000422:	011b      	lsls	r3, r3, #4
 8000424:	4313      	orrs	r3, r2
 8000426:	7afa      	ldrb	r2, [r7, #11]
 8000428:	0912      	lsrs	r2, r2, #4
 800042a:	b2d2      	uxtb	r2, r2
 800042c:	4313      	orrs	r3, r2
 800042e:	617b      	str	r3, [r7, #20]

    int32_t temp;

    temp =
            (((((temp_raw >> 3) - (dig_T1 << 1))) * dig_T2) >> 11) +
 8000430:	697b      	ldr	r3, [r7, #20]
 8000432:	08db      	lsrs	r3, r3, #3
 8000434:	4a23      	ldr	r2, [pc, #140]	; (80004c4 <BME280_getTemperature+0xdc>)
 8000436:	8812      	ldrh	r2, [r2, #0]
 8000438:	0052      	lsls	r2, r2, #1
 800043a:	1a9b      	subs	r3, r3, r2
 800043c:	4a22      	ldr	r2, [pc, #136]	; (80004c8 <BME280_getTemperature+0xe0>)
 800043e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000442:	fb02 f303 	mul.w	r3, r2, r3
 8000446:	0ada      	lsrs	r2, r3, #11
            ((((((temp_raw >> 4) - dig_T1) * ((temp_raw >> 4) - dig_T1)) >> 12) * dig_T3) >> 14);
 8000448:	697b      	ldr	r3, [r7, #20]
 800044a:	091b      	lsrs	r3, r3, #4
 800044c:	491d      	ldr	r1, [pc, #116]	; (80004c4 <BME280_getTemperature+0xdc>)
 800044e:	8809      	ldrh	r1, [r1, #0]
 8000450:	1a5b      	subs	r3, r3, r1
 8000452:	6979      	ldr	r1, [r7, #20]
 8000454:	0909      	lsrs	r1, r1, #4
 8000456:	481b      	ldr	r0, [pc, #108]	; (80004c4 <BME280_getTemperature+0xdc>)
 8000458:	8800      	ldrh	r0, [r0, #0]
 800045a:	1a09      	subs	r1, r1, r0
 800045c:	fb01 f303 	mul.w	r3, r1, r3
 8000460:	0b1b      	lsrs	r3, r3, #12
 8000462:	491a      	ldr	r1, [pc, #104]	; (80004cc <BME280_getTemperature+0xe4>)
 8000464:	f9b1 1000 	ldrsh.w	r1, [r1]
 8000468:	fb01 f303 	mul.w	r3, r1, r3
 800046c:	0b9b      	lsrs	r3, r3, #14
            (((((temp_raw >> 3) - (dig_T1 << 1))) * dig_T2) >> 11) +
 800046e:	4413      	add	r3, r2
    temp =
 8000470:	613b      	str	r3, [r7, #16]

    t_fine = temp;
 8000472:	4a17      	ldr	r2, [pc, #92]	; (80004d0 <BME280_getTemperature+0xe8>)
 8000474:	693b      	ldr	r3, [r7, #16]
 8000476:	6013      	str	r3, [r2, #0]
    temp = (temp * 5 + 128) >> 8;
 8000478:	693a      	ldr	r2, [r7, #16]
 800047a:	4613      	mov	r3, r2
 800047c:	009b      	lsls	r3, r3, #2
 800047e:	4413      	add	r3, r2
 8000480:	3380      	adds	r3, #128	; 0x80
 8000482:	121b      	asrs	r3, r3, #8
 8000484:	613b      	str	r3, [r7, #16]
    tempf = (float) temp;
 8000486:	693b      	ldr	r3, [r7, #16]
 8000488:	ee07 3a90 	vmov	s15, r3
 800048c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000490:	edc7 7a03 	vstr	s15, [r7, #12]

    return round_nth((tempf / 100.0f), n);
 8000494:	edd7 7a03 	vldr	s15, [r7, #12]
 8000498:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80004d4 <BME280_getTemperature+0xec>
 800049c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80004a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004a4:	4618      	mov	r0, r3
 80004a6:	eeb0 0a47 	vmov.f32	s0, s14
 80004aa:	f7ff ff6d 	bl	8000388 <round_nth>
 80004ae:	eef0 7a40 	vmov.f32	s15, s0
 80004b2:	bf00      	nop
}
 80004b4:	eeb0 0a67 	vmov.f32	s0, s15
 80004b8:	3718      	adds	r7, #24
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	bf00      	nop
 80004c0:	200002bc 	.word	0x200002bc
 80004c4:	20000258 	.word	0x20000258
 80004c8:	2000025a 	.word	0x2000025a
 80004cc:	2000025c 	.word	0x2000025c
 80004d0:	2000027c 	.word	0x2000027c
 80004d4:	42c80000 	.word	0x42c80000

080004d8 <BME280_getHumidity>:

float BME280_getHumidity(int8_t n) {
 80004d8:	b580      	push	{r7, lr}
 80004da:	b088      	sub	sp, #32
 80004dc:	af02      	add	r7, sp, #8
 80004de:	4603      	mov	r3, r0
 80004e0:	71fb      	strb	r3, [r7, #7]
    uint32_t hum_raw;
    float humf;
    uint8_t cmd[4];

    cmd[0] = 0xFD; // hum_msb
 80004e2:	23fd      	movs	r3, #253	; 0xfd
 80004e4:	723b      	strb	r3, [r7, #8]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, BME280_I2C_TIMEOUT);
 80004e6:	f107 0208 	add.w	r2, r7, #8
 80004ea:	2364      	movs	r3, #100	; 0x64
 80004ec:	9300      	str	r3, [sp, #0]
 80004ee:	2301      	movs	r3, #1
 80004f0:	21ec      	movs	r1, #236	; 0xec
 80004f2:	4840      	ldr	r0, [pc, #256]	; (80005f4 <BME280_getHumidity+0x11c>)
 80004f4:	f00a fd59 	bl	800afaa <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, &cmd[1], 2, BME280_I2C_TIMEOUT);
 80004f8:	f107 0308 	add.w	r3, r7, #8
 80004fc:	1c5a      	adds	r2, r3, #1
 80004fe:	2364      	movs	r3, #100	; 0x64
 8000500:	9300      	str	r3, [sp, #0]
 8000502:	2302      	movs	r3, #2
 8000504:	21ec      	movs	r1, #236	; 0xec
 8000506:	483b      	ldr	r0, [pc, #236]	; (80005f4 <BME280_getHumidity+0x11c>)
 8000508:	f00a fe4c 	bl	800b1a4 <HAL_I2C_Master_Receive>

    hum_raw = (cmd[1] << 8) | cmd[2];
 800050c:	7a7b      	ldrb	r3, [r7, #9]
 800050e:	021b      	lsls	r3, r3, #8
 8000510:	7aba      	ldrb	r2, [r7, #10]
 8000512:	4313      	orrs	r3, r2
 8000514:	617b      	str	r3, [r7, #20]

    int32_t v_x1;

    v_x1 = t_fine - 76800;
 8000516:	4b38      	ldr	r3, [pc, #224]	; (80005f8 <BME280_getHumidity+0x120>)
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 800051e:	613b      	str	r3, [r7, #16]
    v_x1 = (((((hum_raw << 14) - (((int32_t) dig_H4) << 20) - (((int32_t) dig_H5) * v_x1)) +
 8000520:	697b      	ldr	r3, [r7, #20]
 8000522:	039b      	lsls	r3, r3, #14
 8000524:	4a35      	ldr	r2, [pc, #212]	; (80005fc <BME280_getHumidity+0x124>)
 8000526:	f9b2 2000 	ldrsh.w	r2, [r2]
 800052a:	0512      	lsls	r2, r2, #20
 800052c:	1a9b      	subs	r3, r3, r2
 800052e:	4a34      	ldr	r2, [pc, #208]	; (8000600 <BME280_getHumidity+0x128>)
 8000530:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000534:	4611      	mov	r1, r2
 8000536:	693a      	ldr	r2, [r7, #16]
 8000538:	fb01 f202 	mul.w	r2, r1, r2
 800053c:	1a9b      	subs	r3, r3, r2
 800053e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
              ((int32_t) 16384)) >> 15) * (((((((v_x1 * (int32_t) dig_H6) >> 10) *
 8000542:	0bdb      	lsrs	r3, r3, #15
 8000544:	4a2f      	ldr	r2, [pc, #188]	; (8000604 <BME280_getHumidity+0x12c>)
 8000546:	f9b2 2000 	ldrsh.w	r2, [r2]
 800054a:	4611      	mov	r1, r2
 800054c:	693a      	ldr	r2, [r7, #16]
 800054e:	fb01 f202 	mul.w	r2, r1, r2
 8000552:	1292      	asrs	r2, r2, #10
                                               (((v_x1 * ((int32_t) dig_H3)) >> 11) + 32768)) >> 10) + 2097152) *
 8000554:	492c      	ldr	r1, [pc, #176]	; (8000608 <BME280_getHumidity+0x130>)
 8000556:	8809      	ldrh	r1, [r1, #0]
 8000558:	4608      	mov	r0, r1
 800055a:	6939      	ldr	r1, [r7, #16]
 800055c:	fb00 f101 	mul.w	r1, r0, r1
 8000560:	12c9      	asrs	r1, r1, #11
 8000562:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
              ((int32_t) 16384)) >> 15) * (((((((v_x1 * (int32_t) dig_H6) >> 10) *
 8000566:	fb01 f202 	mul.w	r2, r1, r2
                                               (((v_x1 * ((int32_t) dig_H3)) >> 11) + 32768)) >> 10) + 2097152) *
 800056a:	1292      	asrs	r2, r2, #10
 800056c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
                                            (int32_t) dig_H2 + 8192) >> 14));
 8000570:	4926      	ldr	r1, [pc, #152]	; (800060c <BME280_getHumidity+0x134>)
 8000572:	f9b1 1000 	ldrsh.w	r1, [r1]
                                               (((v_x1 * ((int32_t) dig_H3)) >> 11) + 32768)) >> 10) + 2097152) *
 8000576:	fb01 f202 	mul.w	r2, r1, r2
                                            (int32_t) dig_H2 + 8192) >> 14));
 800057a:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 800057e:	1392      	asrs	r2, r2, #14
              ((int32_t) 16384)) >> 15) * (((((((v_x1 * (int32_t) dig_H6) >> 10) *
 8000580:	fb02 f303 	mul.w	r3, r2, r3
    v_x1 = (((((hum_raw << 14) - (((int32_t) dig_H4) << 20) - (((int32_t) dig_H5) * v_x1)) +
 8000584:	613b      	str	r3, [r7, #16]
    v_x1 = (v_x1 - (((((v_x1 >> 15) * (v_x1 >> 15)) >> 7) * (int32_t) dig_H1) >> 4));
 8000586:	693b      	ldr	r3, [r7, #16]
 8000588:	13db      	asrs	r3, r3, #15
 800058a:	693a      	ldr	r2, [r7, #16]
 800058c:	13d2      	asrs	r2, r2, #15
 800058e:	fb02 f303 	mul.w	r3, r2, r3
 8000592:	11db      	asrs	r3, r3, #7
 8000594:	4a1e      	ldr	r2, [pc, #120]	; (8000610 <BME280_getHumidity+0x138>)
 8000596:	8812      	ldrh	r2, [r2, #0]
 8000598:	fb02 f303 	mul.w	r3, r2, r3
 800059c:	111b      	asrs	r3, r3, #4
 800059e:	693a      	ldr	r2, [r7, #16]
 80005a0:	1ad3      	subs	r3, r2, r3
 80005a2:	613b      	str	r3, [r7, #16]
    v_x1 = (v_x1 < 0 ? 0 : v_x1);
 80005a4:	693b      	ldr	r3, [r7, #16]
 80005a6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80005aa:	613b      	str	r3, [r7, #16]
    v_x1 = (v_x1 > 419430400 ? 419430400 : v_x1);
 80005ac:	693b      	ldr	r3, [r7, #16]
 80005ae:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 80005b2:	bfa8      	it	ge
 80005b4:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 80005b8:	613b      	str	r3, [r7, #16]

    humf = (float) (v_x1 >> 12);
 80005ba:	693b      	ldr	r3, [r7, #16]
 80005bc:	131b      	asrs	r3, r3, #12
 80005be:	ee07 3a90 	vmov	s15, r3
 80005c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80005c6:	edc7 7a03 	vstr	s15, [r7, #12]

    return round_nth((humf / 1024.0f), n);
 80005ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80005ce:	eddf 6a11 	vldr	s13, [pc, #68]	; 8000614 <BME280_getHumidity+0x13c>
 80005d2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80005d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005da:	4618      	mov	r0, r3
 80005dc:	eeb0 0a47 	vmov.f32	s0, s14
 80005e0:	f7ff fed2 	bl	8000388 <round_nth>
 80005e4:	eef0 7a40 	vmov.f32	s15, s0
 80005e8:	bf00      	nop
}
 80005ea:	eeb0 0a67 	vmov.f32	s0, s15
 80005ee:	3718      	adds	r7, #24
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	200002bc 	.word	0x200002bc
 80005f8:	2000027c 	.word	0x2000027c
 80005fc:	20000276 	.word	0x20000276
 8000600:	20000278 	.word	0x20000278
 8000604:	2000027a 	.word	0x2000027a
 8000608:	20000272 	.word	0x20000272
 800060c:	20000274 	.word	0x20000274
 8000610:	20000270 	.word	0x20000270
 8000614:	44800000 	.word	0x44800000

08000618 <BME280_getPressure>:

float BME280_getPressure(void) {
 8000618:	b580      	push	{r7, lr}
 800061a:	b088      	sub	sp, #32
 800061c:	af02      	add	r7, sp, #8
    uint32_t press_raw;
    float pressf;
    uint8_t cmd[4];

    cmd[0] = 0xF7; // press_msb
 800061e:	23f7      	movs	r3, #247	; 0xf7
 8000620:	703b      	strb	r3, [r7, #0]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, BME280_I2C_TIMEOUT);
 8000622:	463a      	mov	r2, r7
 8000624:	2364      	movs	r3, #100	; 0x64
 8000626:	9300      	str	r3, [sp, #0]
 8000628:	2301      	movs	r3, #1
 800062a:	21ec      	movs	r1, #236	; 0xec
 800062c:	485d      	ldr	r0, [pc, #372]	; (80007a4 <BME280_getPressure+0x18c>)
 800062e:	f00a fcbc 	bl	800afaa <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, &cmd[1], 3, BME280_I2C_TIMEOUT);
 8000632:	463b      	mov	r3, r7
 8000634:	1c5a      	adds	r2, r3, #1
 8000636:	2364      	movs	r3, #100	; 0x64
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	2303      	movs	r3, #3
 800063c:	21ec      	movs	r1, #236	; 0xec
 800063e:	4859      	ldr	r0, [pc, #356]	; (80007a4 <BME280_getPressure+0x18c>)
 8000640:	f00a fdb0 	bl	800b1a4 <HAL_I2C_Master_Receive>

    press_raw = (cmd[1] << 12) | (cmd[2] << 4) | (cmd[3] >> 4);
 8000644:	787b      	ldrb	r3, [r7, #1]
 8000646:	031a      	lsls	r2, r3, #12
 8000648:	78bb      	ldrb	r3, [r7, #2]
 800064a:	011b      	lsls	r3, r3, #4
 800064c:	4313      	orrs	r3, r2
 800064e:	78fa      	ldrb	r2, [r7, #3]
 8000650:	0912      	lsrs	r2, r2, #4
 8000652:	b2d2      	uxtb	r2, r2
 8000654:	4313      	orrs	r3, r2
 8000656:	613b      	str	r3, [r7, #16]

    int32_t var1, var2;
    uint32_t press;

    var1 = (t_fine >> 1) - 64000;
 8000658:	4b53      	ldr	r3, [pc, #332]	; (80007a8 <BME280_getPressure+0x190>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	105b      	asrs	r3, r3, #1
 800065e:	f5a3 437a 	sub.w	r3, r3, #64000	; 0xfa00
 8000662:	60fb      	str	r3, [r7, #12]
    var2 = (((var1 >> 2) * (var1 >> 2)) >> 11) * dig_P6;
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	109b      	asrs	r3, r3, #2
 8000668:	68fa      	ldr	r2, [r7, #12]
 800066a:	1092      	asrs	r2, r2, #2
 800066c:	fb02 f303 	mul.w	r3, r2, r3
 8000670:	12db      	asrs	r3, r3, #11
 8000672:	4a4e      	ldr	r2, [pc, #312]	; (80007ac <BME280_getPressure+0x194>)
 8000674:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000678:	fb02 f303 	mul.w	r3, r2, r3
 800067c:	60bb      	str	r3, [r7, #8]
    var2 = var2 + ((var1 * dig_P5) << 1);
 800067e:	4b4c      	ldr	r3, [pc, #304]	; (80007b0 <BME280_getPressure+0x198>)
 8000680:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000684:	461a      	mov	r2, r3
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	fb02 f303 	mul.w	r3, r2, r3
 800068c:	005b      	lsls	r3, r3, #1
 800068e:	68ba      	ldr	r2, [r7, #8]
 8000690:	4413      	add	r3, r2
 8000692:	60bb      	str	r3, [r7, #8]
    var2 = (var2 >> 2) + (dig_P4 << 16);
 8000694:	68bb      	ldr	r3, [r7, #8]
 8000696:	109a      	asrs	r2, r3, #2
 8000698:	4b46      	ldr	r3, [pc, #280]	; (80007b4 <BME280_getPressure+0x19c>)
 800069a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800069e:	041b      	lsls	r3, r3, #16
 80006a0:	4413      	add	r3, r2
 80006a2:	60bb      	str	r3, [r7, #8]
    var1 = (((dig_P3 * (((var1 >> 2) * (var1 >> 2)) >> 13)) >> 3) + ((dig_P2 * var1) >> 1)) >> 18;
 80006a4:	4b44      	ldr	r3, [pc, #272]	; (80007b8 <BME280_getPressure+0x1a0>)
 80006a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006aa:	4619      	mov	r1, r3
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	109b      	asrs	r3, r3, #2
 80006b0:	68fa      	ldr	r2, [r7, #12]
 80006b2:	1092      	asrs	r2, r2, #2
 80006b4:	fb02 f303 	mul.w	r3, r2, r3
 80006b8:	135b      	asrs	r3, r3, #13
 80006ba:	fb01 f303 	mul.w	r3, r1, r3
 80006be:	10da      	asrs	r2, r3, #3
 80006c0:	4b3e      	ldr	r3, [pc, #248]	; (80007bc <BME280_getPressure+0x1a4>)
 80006c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006c6:	4619      	mov	r1, r3
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	fb01 f303 	mul.w	r3, r1, r3
 80006ce:	105b      	asrs	r3, r3, #1
 80006d0:	4413      	add	r3, r2
 80006d2:	149b      	asrs	r3, r3, #18
 80006d4:	60fb      	str	r3, [r7, #12]
    var1 = ((32768 + var1) * dig_P1) >> 15;
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80006dc:	4a38      	ldr	r2, [pc, #224]	; (80007c0 <BME280_getPressure+0x1a8>)
 80006de:	8812      	ldrh	r2, [r2, #0]
 80006e0:	fb02 f303 	mul.w	r3, r2, r3
 80006e4:	13db      	asrs	r3, r3, #15
 80006e6:	60fb      	str	r3, [r7, #12]
    if (var1 == 0) {
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d102      	bne.n	80006f4 <BME280_getPressure+0xdc>
        return 0;
 80006ee:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80007c4 <BME280_getPressure+0x1ac>
 80006f2:	e04f      	b.n	8000794 <BME280_getPressure+0x17c>
    }
    press = (((1048576 - press_raw) - (var2 >> 12))) * 3125;
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	131b      	asrs	r3, r3, #12
 80006f8:	461a      	mov	r2, r3
 80006fa:	693b      	ldr	r3, [r7, #16]
 80006fc:	4413      	add	r3, r2
 80006fe:	4a32      	ldr	r2, [pc, #200]	; (80007c8 <BME280_getPressure+0x1b0>)
 8000700:	fb02 f303 	mul.w	r3, r2, r3
 8000704:	f103 4343 	add.w	r3, r3, #3271557120	; 0xc3000000
 8000708:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
 800070c:	617b      	str	r3, [r7, #20]
    if (press < 0x80000000) {
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	2b00      	cmp	r3, #0
 8000712:	db06      	blt.n	8000722 <BME280_getPressure+0x10a>
        press = (press << 1) / var1;
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	005a      	lsls	r2, r3, #1
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	fbb2 f3f3 	udiv	r3, r2, r3
 800071e:	617b      	str	r3, [r7, #20]
 8000720:	e005      	b.n	800072e <BME280_getPressure+0x116>
    } else {
        press = (press / var1) * 2;
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	697a      	ldr	r2, [r7, #20]
 8000726:	fbb2 f3f3 	udiv	r3, r2, r3
 800072a:	005b      	lsls	r3, r3, #1
 800072c:	617b      	str	r3, [r7, #20]
    }
    var1 = ((int32_t) dig_P9 * ((int32_t)(((press >> 3) * (press >> 3)) >> 13))) >> 12;
 800072e:	4b27      	ldr	r3, [pc, #156]	; (80007cc <BME280_getPressure+0x1b4>)
 8000730:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000734:	4619      	mov	r1, r3
 8000736:	697b      	ldr	r3, [r7, #20]
 8000738:	08db      	lsrs	r3, r3, #3
 800073a:	697a      	ldr	r2, [r7, #20]
 800073c:	08d2      	lsrs	r2, r2, #3
 800073e:	fb02 f303 	mul.w	r3, r2, r3
 8000742:	0b5b      	lsrs	r3, r3, #13
 8000744:	fb01 f303 	mul.w	r3, r1, r3
 8000748:	131b      	asrs	r3, r3, #12
 800074a:	60fb      	str	r3, [r7, #12]
    var2 = (((int32_t)(press >> 2)) * (int32_t) dig_P8) >> 13;
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	089b      	lsrs	r3, r3, #2
 8000750:	461a      	mov	r2, r3
 8000752:	4b1f      	ldr	r3, [pc, #124]	; (80007d0 <BME280_getPressure+0x1b8>)
 8000754:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000758:	fb02 f303 	mul.w	r3, r2, r3
 800075c:	135b      	asrs	r3, r3, #13
 800075e:	60bb      	str	r3, [r7, #8]
    press = (press + ((var1 + var2 + dig_P7) >> 4));
 8000760:	68fa      	ldr	r2, [r7, #12]
 8000762:	68bb      	ldr	r3, [r7, #8]
 8000764:	4413      	add	r3, r2
 8000766:	4a1b      	ldr	r2, [pc, #108]	; (80007d4 <BME280_getPressure+0x1bc>)
 8000768:	f9b2 2000 	ldrsh.w	r2, [r2]
 800076c:	4413      	add	r3, r2
 800076e:	111b      	asrs	r3, r3, #4
 8000770:	461a      	mov	r2, r3
 8000772:	697b      	ldr	r3, [r7, #20]
 8000774:	4413      	add	r3, r2
 8000776:	617b      	str	r3, [r7, #20]

    pressf = (float) press;
 8000778:	697b      	ldr	r3, [r7, #20]
 800077a:	ee07 3a90 	vmov	s15, r3
 800077e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000782:	edc7 7a01 	vstr	s15, [r7, #4]
    return (pressf / 100.0f);
 8000786:	edd7 7a01 	vldr	s15, [r7, #4]
 800078a:	eddf 6a13 	vldr	s13, [pc, #76]	; 80007d8 <BME280_getPressure+0x1c0>
 800078e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000792:	bf00      	nop
}
 8000794:	eef0 7a47 	vmov.f32	s15, s14
 8000798:	eeb0 0a67 	vmov.f32	s0, s15
 800079c:	3718      	adds	r7, #24
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	200002bc 	.word	0x200002bc
 80007a8:	2000027c 	.word	0x2000027c
 80007ac:	20000268 	.word	0x20000268
 80007b0:	20000266 	.word	0x20000266
 80007b4:	20000264 	.word	0x20000264
 80007b8:	20000262 	.word	0x20000262
 80007bc:	20000260 	.word	0x20000260
 80007c0:	2000025e 	.word	0x2000025e
 80007c4:	00000000 	.word	0x00000000
 80007c8:	fffff3cb 	.word	0xfffff3cb
 80007cc:	2000026e 	.word	0x2000026e
 80007d0:	2000026c 	.word	0x2000026c
 80007d4:	2000026a 	.word	0x2000026a
 80007d8:	42c80000 	.word	0x42c80000

080007dc <BME280_Init>:

void BME280_Init(void) {
 80007dc:	b580      	push	{r7, lr}
 80007de:	b088      	sub	sp, #32
 80007e0:	af02      	add	r7, sp, #8
    uint8_t cmd[18];

    cmd[0] = 0xF2; // ctrl_hum
 80007e2:	23f2      	movs	r3, #242	; 0xf2
 80007e4:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0x05; // Humidity oversampling x16
 80007e6:	2305      	movs	r3, #5
 80007e8:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 2, BME280_I2C_TIMEOUT);
 80007ea:	1d3a      	adds	r2, r7, #4
 80007ec:	2364      	movs	r3, #100	; 0x64
 80007ee:	9300      	str	r3, [sp, #0]
 80007f0:	2302      	movs	r3, #2
 80007f2:	21ec      	movs	r1, #236	; 0xec
 80007f4:	4882      	ldr	r0, [pc, #520]	; (8000a00 <BME280_Init+0x224>)
 80007f6:	f00a fbd8 	bl	800afaa <HAL_I2C_Master_Transmit>

    cmd[0] = 0xF4; // ctrl_meas
 80007fa:	23f4      	movs	r3, #244	; 0xf4
 80007fc:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0xB7; // Temparature oversampling x16, Pressure oversampling x16, Normal mode
 80007fe:	23b7      	movs	r3, #183	; 0xb7
 8000800:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 2, BME280_I2C_TIMEOUT);
 8000802:	1d3a      	adds	r2, r7, #4
 8000804:	2364      	movs	r3, #100	; 0x64
 8000806:	9300      	str	r3, [sp, #0]
 8000808:	2302      	movs	r3, #2
 800080a:	21ec      	movs	r1, #236	; 0xec
 800080c:	487c      	ldr	r0, [pc, #496]	; (8000a00 <BME280_Init+0x224>)
 800080e:	f00a fbcc 	bl	800afaa <HAL_I2C_Master_Transmit>

    cmd[0] = 0xF5; // config
 8000812:	23f5      	movs	r3, #245	; 0xf5
 8000814:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0xa0; // Standby BME280_I2C_TIMEOUTms, Filter off
 8000816:	23a0      	movs	r3, #160	; 0xa0
 8000818:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 2, BME280_I2C_TIMEOUT);
 800081a:	1d3a      	adds	r2, r7, #4
 800081c:	2364      	movs	r3, #100	; 0x64
 800081e:	9300      	str	r3, [sp, #0]
 8000820:	2302      	movs	r3, #2
 8000822:	21ec      	movs	r1, #236	; 0xec
 8000824:	4876      	ldr	r0, [pc, #472]	; (8000a00 <BME280_Init+0x224>)
 8000826:	f00a fbc0 	bl	800afaa <HAL_I2C_Master_Transmit>

    cmd[0] = 0x88; // read dig_T regs
 800082a:	2388      	movs	r3, #136	; 0x88
 800082c:	713b      	strb	r3, [r7, #4]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, BME280_I2C_TIMEOUT);
 800082e:	1d3a      	adds	r2, r7, #4
 8000830:	2364      	movs	r3, #100	; 0x64
 8000832:	9300      	str	r3, [sp, #0]
 8000834:	2301      	movs	r3, #1
 8000836:	21ec      	movs	r1, #236	; 0xec
 8000838:	4871      	ldr	r0, [pc, #452]	; (8000a00 <BME280_Init+0x224>)
 800083a:	f00a fbb6 	bl	800afaa <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, cmd, 6, BME280_I2C_TIMEOUT);
 800083e:	1d3a      	adds	r2, r7, #4
 8000840:	2364      	movs	r3, #100	; 0x64
 8000842:	9300      	str	r3, [sp, #0]
 8000844:	2306      	movs	r3, #6
 8000846:	21ec      	movs	r1, #236	; 0xec
 8000848:	486d      	ldr	r0, [pc, #436]	; (8000a00 <BME280_Init+0x224>)
 800084a:	f00a fcab 	bl	800b1a4 <HAL_I2C_Master_Receive>

    dig_T1 = (cmd[1] << 8) | cmd[0];
 800084e:	797b      	ldrb	r3, [r7, #5]
 8000850:	021b      	lsls	r3, r3, #8
 8000852:	b21a      	sxth	r2, r3
 8000854:	793b      	ldrb	r3, [r7, #4]
 8000856:	b21b      	sxth	r3, r3
 8000858:	4313      	orrs	r3, r2
 800085a:	b21b      	sxth	r3, r3
 800085c:	b29a      	uxth	r2, r3
 800085e:	4b69      	ldr	r3, [pc, #420]	; (8000a04 <BME280_Init+0x228>)
 8000860:	801a      	strh	r2, [r3, #0]
    dig_T2 = (cmd[3] << 8) | cmd[2];
 8000862:	79fb      	ldrb	r3, [r7, #7]
 8000864:	021b      	lsls	r3, r3, #8
 8000866:	b21a      	sxth	r2, r3
 8000868:	79bb      	ldrb	r3, [r7, #6]
 800086a:	b21b      	sxth	r3, r3
 800086c:	4313      	orrs	r3, r2
 800086e:	b21a      	sxth	r2, r3
 8000870:	4b65      	ldr	r3, [pc, #404]	; (8000a08 <BME280_Init+0x22c>)
 8000872:	801a      	strh	r2, [r3, #0]
    dig_T3 = (cmd[5] << 8) | cmd[4];
 8000874:	7a7b      	ldrb	r3, [r7, #9]
 8000876:	021b      	lsls	r3, r3, #8
 8000878:	b21a      	sxth	r2, r3
 800087a:	7a3b      	ldrb	r3, [r7, #8]
 800087c:	b21b      	sxth	r3, r3
 800087e:	4313      	orrs	r3, r2
 8000880:	b21a      	sxth	r2, r3
 8000882:	4b62      	ldr	r3, [pc, #392]	; (8000a0c <BME280_Init+0x230>)
 8000884:	801a      	strh	r2, [r3, #0]

    cmd[0] = 0x8E; // read dig_P regs
 8000886:	238e      	movs	r3, #142	; 0x8e
 8000888:	713b      	strb	r3, [r7, #4]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, BME280_I2C_TIMEOUT);
 800088a:	1d3a      	adds	r2, r7, #4
 800088c:	2364      	movs	r3, #100	; 0x64
 800088e:	9300      	str	r3, [sp, #0]
 8000890:	2301      	movs	r3, #1
 8000892:	21ec      	movs	r1, #236	; 0xec
 8000894:	485a      	ldr	r0, [pc, #360]	; (8000a00 <BME280_Init+0x224>)
 8000896:	f00a fb88 	bl	800afaa <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, cmd, 18, BME280_I2C_TIMEOUT);
 800089a:	1d3a      	adds	r2, r7, #4
 800089c:	2364      	movs	r3, #100	; 0x64
 800089e:	9300      	str	r3, [sp, #0]
 80008a0:	2312      	movs	r3, #18
 80008a2:	21ec      	movs	r1, #236	; 0xec
 80008a4:	4856      	ldr	r0, [pc, #344]	; (8000a00 <BME280_Init+0x224>)
 80008a6:	f00a fc7d 	bl	800b1a4 <HAL_I2C_Master_Receive>

    dig_P1 = (cmd[1] << 8) | cmd[0];
 80008aa:	797b      	ldrb	r3, [r7, #5]
 80008ac:	021b      	lsls	r3, r3, #8
 80008ae:	b21a      	sxth	r2, r3
 80008b0:	793b      	ldrb	r3, [r7, #4]
 80008b2:	b21b      	sxth	r3, r3
 80008b4:	4313      	orrs	r3, r2
 80008b6:	b21b      	sxth	r3, r3
 80008b8:	b29a      	uxth	r2, r3
 80008ba:	4b55      	ldr	r3, [pc, #340]	; (8000a10 <BME280_Init+0x234>)
 80008bc:	801a      	strh	r2, [r3, #0]
    dig_P2 = (cmd[3] << 8) | cmd[2];
 80008be:	79fb      	ldrb	r3, [r7, #7]
 80008c0:	021b      	lsls	r3, r3, #8
 80008c2:	b21a      	sxth	r2, r3
 80008c4:	79bb      	ldrb	r3, [r7, #6]
 80008c6:	b21b      	sxth	r3, r3
 80008c8:	4313      	orrs	r3, r2
 80008ca:	b21a      	sxth	r2, r3
 80008cc:	4b51      	ldr	r3, [pc, #324]	; (8000a14 <BME280_Init+0x238>)
 80008ce:	801a      	strh	r2, [r3, #0]
    dig_P3 = (cmd[5] << 8) | cmd[4];
 80008d0:	7a7b      	ldrb	r3, [r7, #9]
 80008d2:	021b      	lsls	r3, r3, #8
 80008d4:	b21a      	sxth	r2, r3
 80008d6:	7a3b      	ldrb	r3, [r7, #8]
 80008d8:	b21b      	sxth	r3, r3
 80008da:	4313      	orrs	r3, r2
 80008dc:	b21a      	sxth	r2, r3
 80008de:	4b4e      	ldr	r3, [pc, #312]	; (8000a18 <BME280_Init+0x23c>)
 80008e0:	801a      	strh	r2, [r3, #0]
    dig_P4 = (cmd[7] << 8) | cmd[6];
 80008e2:	7afb      	ldrb	r3, [r7, #11]
 80008e4:	021b      	lsls	r3, r3, #8
 80008e6:	b21a      	sxth	r2, r3
 80008e8:	7abb      	ldrb	r3, [r7, #10]
 80008ea:	b21b      	sxth	r3, r3
 80008ec:	4313      	orrs	r3, r2
 80008ee:	b21a      	sxth	r2, r3
 80008f0:	4b4a      	ldr	r3, [pc, #296]	; (8000a1c <BME280_Init+0x240>)
 80008f2:	801a      	strh	r2, [r3, #0]
    dig_P5 = (cmd[9] << 8) | cmd[8];
 80008f4:	7b7b      	ldrb	r3, [r7, #13]
 80008f6:	021b      	lsls	r3, r3, #8
 80008f8:	b21a      	sxth	r2, r3
 80008fa:	7b3b      	ldrb	r3, [r7, #12]
 80008fc:	b21b      	sxth	r3, r3
 80008fe:	4313      	orrs	r3, r2
 8000900:	b21a      	sxth	r2, r3
 8000902:	4b47      	ldr	r3, [pc, #284]	; (8000a20 <BME280_Init+0x244>)
 8000904:	801a      	strh	r2, [r3, #0]
    dig_P6 = (cmd[11] << 8) | cmd[10];
 8000906:	7bfb      	ldrb	r3, [r7, #15]
 8000908:	021b      	lsls	r3, r3, #8
 800090a:	b21a      	sxth	r2, r3
 800090c:	7bbb      	ldrb	r3, [r7, #14]
 800090e:	b21b      	sxth	r3, r3
 8000910:	4313      	orrs	r3, r2
 8000912:	b21a      	sxth	r2, r3
 8000914:	4b43      	ldr	r3, [pc, #268]	; (8000a24 <BME280_Init+0x248>)
 8000916:	801a      	strh	r2, [r3, #0]
    dig_P7 = (cmd[13] << 8) | cmd[12];
 8000918:	7c7b      	ldrb	r3, [r7, #17]
 800091a:	021b      	lsls	r3, r3, #8
 800091c:	b21a      	sxth	r2, r3
 800091e:	7c3b      	ldrb	r3, [r7, #16]
 8000920:	b21b      	sxth	r3, r3
 8000922:	4313      	orrs	r3, r2
 8000924:	b21a      	sxth	r2, r3
 8000926:	4b40      	ldr	r3, [pc, #256]	; (8000a28 <BME280_Init+0x24c>)
 8000928:	801a      	strh	r2, [r3, #0]
    dig_P8 = (cmd[15] << 8) | cmd[14];
 800092a:	7cfb      	ldrb	r3, [r7, #19]
 800092c:	021b      	lsls	r3, r3, #8
 800092e:	b21a      	sxth	r2, r3
 8000930:	7cbb      	ldrb	r3, [r7, #18]
 8000932:	b21b      	sxth	r3, r3
 8000934:	4313      	orrs	r3, r2
 8000936:	b21a      	sxth	r2, r3
 8000938:	4b3c      	ldr	r3, [pc, #240]	; (8000a2c <BME280_Init+0x250>)
 800093a:	801a      	strh	r2, [r3, #0]
    dig_P9 = (cmd[17] << 8) | cmd[16];
 800093c:	7d7b      	ldrb	r3, [r7, #21]
 800093e:	021b      	lsls	r3, r3, #8
 8000940:	b21a      	sxth	r2, r3
 8000942:	7d3b      	ldrb	r3, [r7, #20]
 8000944:	b21b      	sxth	r3, r3
 8000946:	4313      	orrs	r3, r2
 8000948:	b21a      	sxth	r2, r3
 800094a:	4b39      	ldr	r3, [pc, #228]	; (8000a30 <BME280_Init+0x254>)
 800094c:	801a      	strh	r2, [r3, #0]

    cmd[0] = 0xA1; // read dig_H regs
 800094e:	23a1      	movs	r3, #161	; 0xa1
 8000950:	713b      	strb	r3, [r7, #4]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, BME280_I2C_TIMEOUT);
 8000952:	1d3a      	adds	r2, r7, #4
 8000954:	2364      	movs	r3, #100	; 0x64
 8000956:	9300      	str	r3, [sp, #0]
 8000958:	2301      	movs	r3, #1
 800095a:	21ec      	movs	r1, #236	; 0xec
 800095c:	4828      	ldr	r0, [pc, #160]	; (8000a00 <BME280_Init+0x224>)
 800095e:	f00a fb24 	bl	800afaa <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, cmd, 1, BME280_I2C_TIMEOUT);
 8000962:	1d3a      	adds	r2, r7, #4
 8000964:	2364      	movs	r3, #100	; 0x64
 8000966:	9300      	str	r3, [sp, #0]
 8000968:	2301      	movs	r3, #1
 800096a:	21ec      	movs	r1, #236	; 0xec
 800096c:	4824      	ldr	r0, [pc, #144]	; (8000a00 <BME280_Init+0x224>)
 800096e:	f00a fc19 	bl	800b1a4 <HAL_I2C_Master_Receive>

    cmd[1] = 0xE1; // read dig_H regs
 8000972:	23e1      	movs	r3, #225	; 0xe1
 8000974:	717b      	strb	r3, [r7, #5]

    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, &cmd[1], 1, BME280_I2C_TIMEOUT);
 8000976:	1d3b      	adds	r3, r7, #4
 8000978:	1c5a      	adds	r2, r3, #1
 800097a:	2364      	movs	r3, #100	; 0x64
 800097c:	9300      	str	r3, [sp, #0]
 800097e:	2301      	movs	r3, #1
 8000980:	21ec      	movs	r1, #236	; 0xec
 8000982:	481f      	ldr	r0, [pc, #124]	; (8000a00 <BME280_Init+0x224>)
 8000984:	f00a fb11 	bl	800afaa <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, &cmd[1], 7, BME280_I2C_TIMEOUT);
 8000988:	1d3b      	adds	r3, r7, #4
 800098a:	1c5a      	adds	r2, r3, #1
 800098c:	2364      	movs	r3, #100	; 0x64
 800098e:	9300      	str	r3, [sp, #0]
 8000990:	2307      	movs	r3, #7
 8000992:	21ec      	movs	r1, #236	; 0xec
 8000994:	481a      	ldr	r0, [pc, #104]	; (8000a00 <BME280_Init+0x224>)
 8000996:	f00a fc05 	bl	800b1a4 <HAL_I2C_Master_Receive>

    dig_H1 = cmd[0];
 800099a:	793b      	ldrb	r3, [r7, #4]
 800099c:	b29a      	uxth	r2, r3
 800099e:	4b25      	ldr	r3, [pc, #148]	; (8000a34 <BME280_Init+0x258>)
 80009a0:	801a      	strh	r2, [r3, #0]
    dig_H2 = (cmd[2] << 8) | cmd[1];
 80009a2:	79bb      	ldrb	r3, [r7, #6]
 80009a4:	021b      	lsls	r3, r3, #8
 80009a6:	b21a      	sxth	r2, r3
 80009a8:	797b      	ldrb	r3, [r7, #5]
 80009aa:	b21b      	sxth	r3, r3
 80009ac:	4313      	orrs	r3, r2
 80009ae:	b21a      	sxth	r2, r3
 80009b0:	4b21      	ldr	r3, [pc, #132]	; (8000a38 <BME280_Init+0x25c>)
 80009b2:	801a      	strh	r2, [r3, #0]
    dig_H3 = cmd[3];
 80009b4:	79fb      	ldrb	r3, [r7, #7]
 80009b6:	b29a      	uxth	r2, r3
 80009b8:	4b20      	ldr	r3, [pc, #128]	; (8000a3c <BME280_Init+0x260>)
 80009ba:	801a      	strh	r2, [r3, #0]
    dig_H4 = (cmd[4] << 4) | (cmd[5] & 0x0f);
 80009bc:	7a3b      	ldrb	r3, [r7, #8]
 80009be:	011b      	lsls	r3, r3, #4
 80009c0:	b21a      	sxth	r2, r3
 80009c2:	7a7b      	ldrb	r3, [r7, #9]
 80009c4:	b21b      	sxth	r3, r3
 80009c6:	f003 030f 	and.w	r3, r3, #15
 80009ca:	b21b      	sxth	r3, r3
 80009cc:	4313      	orrs	r3, r2
 80009ce:	b21a      	sxth	r2, r3
 80009d0:	4b1b      	ldr	r3, [pc, #108]	; (8000a40 <BME280_Init+0x264>)
 80009d2:	801a      	strh	r2, [r3, #0]
    dig_H5 = (cmd[6] << 4) | ((cmd[5] >> 4) & 0x0f);
 80009d4:	7abb      	ldrb	r3, [r7, #10]
 80009d6:	011b      	lsls	r3, r3, #4
 80009d8:	b21a      	sxth	r2, r3
 80009da:	7a7b      	ldrb	r3, [r7, #9]
 80009dc:	091b      	lsrs	r3, r3, #4
 80009de:	b2db      	uxtb	r3, r3
 80009e0:	b21b      	sxth	r3, r3
 80009e2:	f003 030f 	and.w	r3, r3, #15
 80009e6:	b21b      	sxth	r3, r3
 80009e8:	4313      	orrs	r3, r2
 80009ea:	b21a      	sxth	r2, r3
 80009ec:	4b15      	ldr	r3, [pc, #84]	; (8000a44 <BME280_Init+0x268>)
 80009ee:	801a      	strh	r2, [r3, #0]
    dig_H6 = cmd[7];
 80009f0:	7afb      	ldrb	r3, [r7, #11]
 80009f2:	b21a      	sxth	r2, r3
 80009f4:	4b14      	ldr	r3, [pc, #80]	; (8000a48 <BME280_Init+0x26c>)
 80009f6:	801a      	strh	r2, [r3, #0]
}
 80009f8:	bf00      	nop
 80009fa:	3718      	adds	r7, #24
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	200002bc 	.word	0x200002bc
 8000a04:	20000258 	.word	0x20000258
 8000a08:	2000025a 	.word	0x2000025a
 8000a0c:	2000025c 	.word	0x2000025c
 8000a10:	2000025e 	.word	0x2000025e
 8000a14:	20000260 	.word	0x20000260
 8000a18:	20000262 	.word	0x20000262
 8000a1c:	20000264 	.word	0x20000264
 8000a20:	20000266 	.word	0x20000266
 8000a24:	20000268 	.word	0x20000268
 8000a28:	2000026a 	.word	0x2000026a
 8000a2c:	2000026c 	.word	0x2000026c
 8000a30:	2000026e 	.word	0x2000026e
 8000a34:	20000270 	.word	0x20000270
 8000a38:	20000274 	.word	0x20000274
 8000a3c:	20000272 	.word	0x20000272
 8000a40:	20000276 	.word	0x20000276
 8000a44:	20000278 	.word	0x20000278
 8000a48:	2000027a 	.word	0x2000027a

08000a4c <fahrenheit>:

float fahrenheit(float celsius) {
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	ed87 0a01 	vstr	s0, [r7, #4]
    return celsius * 9 / 5 + 32;
 8000a56:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a5a:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 8000a5e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000a62:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8000a66:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a6a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8000a80 <fahrenheit+0x34>
 8000a6e:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8000a72:	eeb0 0a67 	vmov.f32	s0, s15
 8000a76:	370c      	adds	r7, #12
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr
 8000a80:	42000000 	.word	0x42000000

08000a84 <calculate_humidex>:

double calculate_humidex(double temperature, double humidity) {
 8000a84:	b5b0      	push	{r4, r5, r7, lr}
 8000a86:	b088      	sub	sp, #32
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	ed87 0b02 	vstr	d0, [r7, #8]
 8000a8e:	ed87 1b00 	vstr	d1, [r7]
    double e;
    e = (6.112 * pow(10, (7.5 * temperature / (237.7 + temperature))) * humidity / 100);
 8000a92:	f04f 0200 	mov.w	r2, #0
 8000a96:	4b3a      	ldr	r3, [pc, #232]	; (8000b80 <calculate_humidex+0xfc>)
 8000a98:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000a9c:	f017 ff6c 	bl	8018978 <__aeabi_dmul>
 8000aa0:	4602      	mov	r2, r0
 8000aa2:	460b      	mov	r3, r1
 8000aa4:	4614      	mov	r4, r2
 8000aa6:	461d      	mov	r5, r3
 8000aa8:	a32d      	add	r3, pc, #180	; (adr r3, 8000b60 <calculate_humidex+0xdc>)
 8000aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000aae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000ab2:	f017 fdab 	bl	801860c <__adddf3>
 8000ab6:	4602      	mov	r2, r0
 8000ab8:	460b      	mov	r3, r1
 8000aba:	4620      	mov	r0, r4
 8000abc:	4629      	mov	r1, r5
 8000abe:	f018 f885 	bl	8018bcc <__aeabi_ddiv>
 8000ac2:	4602      	mov	r2, r0
 8000ac4:	460b      	mov	r3, r1
 8000ac6:	ec43 2b17 	vmov	d7, r2, r3
 8000aca:	eeb0 1a47 	vmov.f32	s2, s14
 8000ace:	eef0 1a67 	vmov.f32	s3, s15
 8000ad2:	ed9f 0b25 	vldr	d0, [pc, #148]	; 8000b68 <calculate_humidex+0xe4>
 8000ad6:	f01d f9bb 	bl	801de50 <pow>
 8000ada:	ec51 0b10 	vmov	r0, r1, d0
 8000ade:	a324      	add	r3, pc, #144	; (adr r3, 8000b70 <calculate_humidex+0xec>)
 8000ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ae4:	f017 ff48 	bl	8018978 <__aeabi_dmul>
 8000ae8:	4602      	mov	r2, r0
 8000aea:	460b      	mov	r3, r1
 8000aec:	4610      	mov	r0, r2
 8000aee:	4619      	mov	r1, r3
 8000af0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000af4:	f017 ff40 	bl	8018978 <__aeabi_dmul>
 8000af8:	4602      	mov	r2, r0
 8000afa:	460b      	mov	r3, r1
 8000afc:	4610      	mov	r0, r2
 8000afe:	4619      	mov	r1, r3
 8000b00:	f04f 0200 	mov.w	r2, #0
 8000b04:	4b1f      	ldr	r3, [pc, #124]	; (8000b84 <calculate_humidex+0x100>)
 8000b06:	f018 f861 	bl	8018bcc <__aeabi_ddiv>
 8000b0a:	4602      	mov	r2, r0
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double humidex = temperature + 0.55555555 * (e - 10.0);
 8000b12:	f04f 0200 	mov.w	r2, #0
 8000b16:	4b1c      	ldr	r3, [pc, #112]	; (8000b88 <calculate_humidex+0x104>)
 8000b18:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000b1c:	f017 fd74 	bl	8018608 <__aeabi_dsub>
 8000b20:	4602      	mov	r2, r0
 8000b22:	460b      	mov	r3, r1
 8000b24:	4610      	mov	r0, r2
 8000b26:	4619      	mov	r1, r3
 8000b28:	a313      	add	r3, pc, #76	; (adr r3, 8000b78 <calculate_humidex+0xf4>)
 8000b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b2e:	f017 ff23 	bl	8018978 <__aeabi_dmul>
 8000b32:	4602      	mov	r2, r0
 8000b34:	460b      	mov	r3, r1
 8000b36:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000b3a:	f017 fd67 	bl	801860c <__adddf3>
 8000b3e:	4602      	mov	r2, r0
 8000b40:	460b      	mov	r3, r1
 8000b42:	e9c7 2304 	strd	r2, r3, [r7, #16]
    return humidex;
 8000b46:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000b4a:	ec43 2b17 	vmov	d7, r2, r3
}
 8000b4e:	eeb0 0a47 	vmov.f32	s0, s14
 8000b52:	eef0 0a67 	vmov.f32	s1, s15
 8000b56:	3720      	adds	r7, #32
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bdb0      	pop	{r4, r5, r7, pc}
 8000b5c:	f3af 8000 	nop.w
 8000b60:	66666666 	.word	0x66666666
 8000b64:	406db666 	.word	0x406db666
 8000b68:	00000000 	.word	0x00000000
 8000b6c:	40240000 	.word	0x40240000
 8000b70:	20c49ba6 	.word	0x20c49ba6
 8000b74:	401872b0 	.word	0x401872b0
 8000b78:	6ecb8fb6 	.word	0x6ecb8fb6
 8000b7c:	3fe1c71c 	.word	0x3fe1c71c
 8000b80:	401e0000 	.word	0x401e0000
 8000b84:	40590000 	.word	0x40590000
 8000b88:	40240000 	.word	0x40240000

08000b8c <calculate_humidityAbsolute>:

double calculate_humidityAbsolute(double temperature, double humidityRelative) {
 8000b8c:	b5b0      	push	{r4, r5, r7, lr}
 8000b8e:	b084      	sub	sp, #16
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	ed87 0b02 	vstr	d0, [r7, #8]
 8000b96:	ed87 1b00 	vstr	d1, [r7]
    return 6.112 * pow(2.71828, ((17.67 * temperature) / (temperature + 243.5)) * humidityRelative * 2.1674) /
 8000b9a:	a32f      	add	r3, pc, #188	; (adr r3, 8000c58 <calculate_humidityAbsolute+0xcc>)
 8000b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ba0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000ba4:	f017 fee8 	bl	8018978 <__aeabi_dmul>
 8000ba8:	4602      	mov	r2, r0
 8000baa:	460b      	mov	r3, r1
 8000bac:	4614      	mov	r4, r2
 8000bae:	461d      	mov	r5, r3
 8000bb0:	a32b      	add	r3, pc, #172	; (adr r3, 8000c60 <calculate_humidityAbsolute+0xd4>)
 8000bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bb6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000bba:	f017 fd27 	bl	801860c <__adddf3>
 8000bbe:	4602      	mov	r2, r0
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	4620      	mov	r0, r4
 8000bc4:	4629      	mov	r1, r5
 8000bc6:	f018 f801 	bl	8018bcc <__aeabi_ddiv>
 8000bca:	4602      	mov	r2, r0
 8000bcc:	460b      	mov	r3, r1
 8000bce:	4610      	mov	r0, r2
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000bd6:	f017 fecf 	bl	8018978 <__aeabi_dmul>
 8000bda:	4602      	mov	r2, r0
 8000bdc:	460b      	mov	r3, r1
 8000bde:	4610      	mov	r0, r2
 8000be0:	4619      	mov	r1, r3
 8000be2:	a321      	add	r3, pc, #132	; (adr r3, 8000c68 <calculate_humidityAbsolute+0xdc>)
 8000be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000be8:	f017 fec6 	bl	8018978 <__aeabi_dmul>
 8000bec:	4602      	mov	r2, r0
 8000bee:	460b      	mov	r3, r1
 8000bf0:	ec43 2b17 	vmov	d7, r2, r3
 8000bf4:	eeb0 1a47 	vmov.f32	s2, s14
 8000bf8:	eef0 1a67 	vmov.f32	s3, s15
 8000bfc:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8000c50 <calculate_humidityAbsolute+0xc4>
 8000c00:	f01d f926 	bl	801de50 <pow>
 8000c04:	ec51 0b10 	vmov	r0, r1, d0
 8000c08:	a319      	add	r3, pc, #100	; (adr r3, 8000c70 <calculate_humidityAbsolute+0xe4>)
 8000c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c0e:	f017 feb3 	bl	8018978 <__aeabi_dmul>
 8000c12:	4602      	mov	r2, r0
 8000c14:	460b      	mov	r3, r1
 8000c16:	4614      	mov	r4, r2
 8000c18:	461d      	mov	r5, r3
           (273.15 + temperature);
 8000c1a:	a317      	add	r3, pc, #92	; (adr r3, 8000c78 <calculate_humidityAbsolute+0xec>)
 8000c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c20:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000c24:	f017 fcf2 	bl	801860c <__adddf3>
 8000c28:	4602      	mov	r2, r0
 8000c2a:	460b      	mov	r3, r1
    return 6.112 * pow(2.71828, ((17.67 * temperature) / (temperature + 243.5)) * humidityRelative * 2.1674) /
 8000c2c:	4620      	mov	r0, r4
 8000c2e:	4629      	mov	r1, r5
 8000c30:	f017 ffcc 	bl	8018bcc <__aeabi_ddiv>
 8000c34:	4602      	mov	r2, r0
 8000c36:	460b      	mov	r3, r1
 8000c38:	ec43 2b17 	vmov	d7, r2, r3
}
 8000c3c:	eeb0 0a47 	vmov.f32	s0, s14
 8000c40:	eef0 0a67 	vmov.f32	s1, s15
 8000c44:	3710      	adds	r7, #16
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bdb0      	pop	{r4, r5, r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	f3af 8000 	nop.w
 8000c50:	95aaf790 	.word	0x95aaf790
 8000c54:	4005bf09 	.word	0x4005bf09
 8000c58:	1eb851ec 	.word	0x1eb851ec
 8000c5c:	4031ab85 	.word	0x4031ab85
 8000c60:	00000000 	.word	0x00000000
 8000c64:	406e7000 	.word	0x406e7000
 8000c68:	cfaacd9f 	.word	0xcfaacd9f
 8000c6c:	400156d5 	.word	0x400156d5
 8000c70:	20c49ba6 	.word	0x20c49ba6
 8000c74:	401872b0 	.word	0x401872b0
 8000c78:	66666666 	.word	0x66666666
 8000c7c:	40711266 	.word	0x40711266

08000c80 <decToBcd>:

extern I2C_HandleTypeDef DS3231_I2C;

uint8_t rtcBuffer[19], rtcBufferSet[17];

uint8_t decToBcd(uint8_t val) {
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	4603      	mov	r3, r0
 8000c88:	71fb      	strb	r3, [r7, #7]
    return ((val / 10 * 16) + (val % 10));
 8000c8a:	79fb      	ldrb	r3, [r7, #7]
 8000c8c:	4a0c      	ldr	r2, [pc, #48]	; (8000cc0 <decToBcd+0x40>)
 8000c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c92:	08db      	lsrs	r3, r3, #3
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	011b      	lsls	r3, r3, #4
 8000c98:	b2d8      	uxtb	r0, r3
 8000c9a:	79fa      	ldrb	r2, [r7, #7]
 8000c9c:	4b08      	ldr	r3, [pc, #32]	; (8000cc0 <decToBcd+0x40>)
 8000c9e:	fba3 1302 	umull	r1, r3, r3, r2
 8000ca2:	08d9      	lsrs	r1, r3, #3
 8000ca4:	460b      	mov	r3, r1
 8000ca6:	009b      	lsls	r3, r3, #2
 8000ca8:	440b      	add	r3, r1
 8000caa:	005b      	lsls	r3, r3, #1
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	4403      	add	r3, r0
 8000cb2:	b2db      	uxtb	r3, r3
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	370c      	adds	r7, #12
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr
 8000cc0:	cccccccd 	.word	0xcccccccd

08000cc4 <bcdToDec>:

uint8_t bcdToDec(uint8_t val) {
 8000cc4:	b480      	push	{r7}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	71fb      	strb	r3, [r7, #7]
    return ((val / 16 * 10) + (val % 16));
 8000cce:	79fb      	ldrb	r3, [r7, #7]
 8000cd0:	091b      	lsrs	r3, r3, #4
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	0092      	lsls	r2, r2, #2
 8000cd8:	4413      	add	r3, r2
 8000cda:	005b      	lsls	r3, r3, #1
 8000cdc:	b2da      	uxtb	r2, r3
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	f003 030f 	and.w	r3, r3, #15
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	4413      	add	r3, r2
 8000ce8:	b2db      	uxtb	r3, r3
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	370c      	adds	r7, #12
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr

08000cf6 <DS3231_Update>:

void DS3231_Update(void) {
 8000cf6:	b580      	push	{r7, lr}
 8000cf8:	b084      	sub	sp, #16
 8000cfa:	af02      	add	r7, sp, #8
    uint8_t cmd = 0;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, &cmd, 1, DS3231_I2C_TIMEOUT);
 8000d00:	1dfa      	adds	r2, r7, #7
 8000d02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d06:	9300      	str	r3, [sp, #0]
 8000d08:	2301      	movs	r3, #1
 8000d0a:	21d0      	movs	r1, #208	; 0xd0
 8000d0c:	4827      	ldr	r0, [pc, #156]	; (8000dac <DS3231_Update+0xb6>)
 8000d0e:	f00a f94c 	bl	800afaa <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&DS3231_I2C, DS3231_ADDRESS, rtcBuffer, 19, DS3231_I2C_TIMEOUT);
 8000d12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d16:	9300      	str	r3, [sp, #0]
 8000d18:	2313      	movs	r3, #19
 8000d1a:	4a25      	ldr	r2, [pc, #148]	; (8000db0 <DS3231_Update+0xba>)
 8000d1c:	21d0      	movs	r1, #208	; 0xd0
 8000d1e:	4823      	ldr	r0, [pc, #140]	; (8000dac <DS3231_Update+0xb6>)
 8000d20:	f00a fa40 	bl	800b1a4 <HAL_I2C_Master_Receive>
    rtcBufferSet[1] = rtcBuffer[0];
 8000d24:	4b22      	ldr	r3, [pc, #136]	; (8000db0 <DS3231_Update+0xba>)
 8000d26:	781a      	ldrb	r2, [r3, #0]
 8000d28:	4b22      	ldr	r3, [pc, #136]	; (8000db4 <DS3231_Update+0xbe>)
 8000d2a:	705a      	strb	r2, [r3, #1]
    rtcBufferSet[2] = rtcBuffer[1];
 8000d2c:	4b20      	ldr	r3, [pc, #128]	; (8000db0 <DS3231_Update+0xba>)
 8000d2e:	785a      	ldrb	r2, [r3, #1]
 8000d30:	4b20      	ldr	r3, [pc, #128]	; (8000db4 <DS3231_Update+0xbe>)
 8000d32:	709a      	strb	r2, [r3, #2]
    rtcBufferSet[3] = rtcBuffer[2];
 8000d34:	4b1e      	ldr	r3, [pc, #120]	; (8000db0 <DS3231_Update+0xba>)
 8000d36:	789a      	ldrb	r2, [r3, #2]
 8000d38:	4b1e      	ldr	r3, [pc, #120]	; (8000db4 <DS3231_Update+0xbe>)
 8000d3a:	70da      	strb	r2, [r3, #3]
    rtcBufferSet[4] = rtcBuffer[3];
 8000d3c:	4b1c      	ldr	r3, [pc, #112]	; (8000db0 <DS3231_Update+0xba>)
 8000d3e:	78da      	ldrb	r2, [r3, #3]
 8000d40:	4b1c      	ldr	r3, [pc, #112]	; (8000db4 <DS3231_Update+0xbe>)
 8000d42:	711a      	strb	r2, [r3, #4]
    rtcBufferSet[5] = rtcBuffer[4];
 8000d44:	4b1a      	ldr	r3, [pc, #104]	; (8000db0 <DS3231_Update+0xba>)
 8000d46:	791a      	ldrb	r2, [r3, #4]
 8000d48:	4b1a      	ldr	r3, [pc, #104]	; (8000db4 <DS3231_Update+0xbe>)
 8000d4a:	715a      	strb	r2, [r3, #5]
    rtcBufferSet[6] = rtcBuffer[5];
 8000d4c:	4b18      	ldr	r3, [pc, #96]	; (8000db0 <DS3231_Update+0xba>)
 8000d4e:	795a      	ldrb	r2, [r3, #5]
 8000d50:	4b18      	ldr	r3, [pc, #96]	; (8000db4 <DS3231_Update+0xbe>)
 8000d52:	719a      	strb	r2, [r3, #6]
    rtcBufferSet[7] = rtcBuffer[6];
 8000d54:	4b16      	ldr	r3, [pc, #88]	; (8000db0 <DS3231_Update+0xba>)
 8000d56:	799a      	ldrb	r2, [r3, #6]
 8000d58:	4b16      	ldr	r3, [pc, #88]	; (8000db4 <DS3231_Update+0xbe>)
 8000d5a:	71da      	strb	r2, [r3, #7]
    rtcBufferSet[8] = rtcBuffer[7];
 8000d5c:	4b14      	ldr	r3, [pc, #80]	; (8000db0 <DS3231_Update+0xba>)
 8000d5e:	79da      	ldrb	r2, [r3, #7]
 8000d60:	4b14      	ldr	r3, [pc, #80]	; (8000db4 <DS3231_Update+0xbe>)
 8000d62:	721a      	strb	r2, [r3, #8]
    rtcBufferSet[9] = rtcBuffer[8];
 8000d64:	4b12      	ldr	r3, [pc, #72]	; (8000db0 <DS3231_Update+0xba>)
 8000d66:	7a1a      	ldrb	r2, [r3, #8]
 8000d68:	4b12      	ldr	r3, [pc, #72]	; (8000db4 <DS3231_Update+0xbe>)
 8000d6a:	725a      	strb	r2, [r3, #9]
    rtcBufferSet[10] = rtcBuffer[9];
 8000d6c:	4b10      	ldr	r3, [pc, #64]	; (8000db0 <DS3231_Update+0xba>)
 8000d6e:	7a5a      	ldrb	r2, [r3, #9]
 8000d70:	4b10      	ldr	r3, [pc, #64]	; (8000db4 <DS3231_Update+0xbe>)
 8000d72:	729a      	strb	r2, [r3, #10]
    rtcBufferSet[11] = rtcBuffer[10];
 8000d74:	4b0e      	ldr	r3, [pc, #56]	; (8000db0 <DS3231_Update+0xba>)
 8000d76:	7a9a      	ldrb	r2, [r3, #10]
 8000d78:	4b0e      	ldr	r3, [pc, #56]	; (8000db4 <DS3231_Update+0xbe>)
 8000d7a:	72da      	strb	r2, [r3, #11]
    rtcBufferSet[12] = rtcBuffer[11];
 8000d7c:	4b0c      	ldr	r3, [pc, #48]	; (8000db0 <DS3231_Update+0xba>)
 8000d7e:	7ada      	ldrb	r2, [r3, #11]
 8000d80:	4b0c      	ldr	r3, [pc, #48]	; (8000db4 <DS3231_Update+0xbe>)
 8000d82:	731a      	strb	r2, [r3, #12]
    rtcBufferSet[13] = rtcBuffer[12];
 8000d84:	4b0a      	ldr	r3, [pc, #40]	; (8000db0 <DS3231_Update+0xba>)
 8000d86:	7b1a      	ldrb	r2, [r3, #12]
 8000d88:	4b0a      	ldr	r3, [pc, #40]	; (8000db4 <DS3231_Update+0xbe>)
 8000d8a:	735a      	strb	r2, [r3, #13]
    rtcBufferSet[14] = rtcBuffer[13];
 8000d8c:	4b08      	ldr	r3, [pc, #32]	; (8000db0 <DS3231_Update+0xba>)
 8000d8e:	7b5a      	ldrb	r2, [r3, #13]
 8000d90:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <DS3231_Update+0xbe>)
 8000d92:	739a      	strb	r2, [r3, #14]
    rtcBufferSet[15] = rtcBuffer[14];
 8000d94:	4b06      	ldr	r3, [pc, #24]	; (8000db0 <DS3231_Update+0xba>)
 8000d96:	7b9a      	ldrb	r2, [r3, #14]
 8000d98:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <DS3231_Update+0xbe>)
 8000d9a:	73da      	strb	r2, [r3, #15]
    rtcBufferSet[16] = rtcBuffer[15];
 8000d9c:	4b04      	ldr	r3, [pc, #16]	; (8000db0 <DS3231_Update+0xba>)
 8000d9e:	7bda      	ldrb	r2, [r3, #15]
 8000da0:	4b04      	ldr	r3, [pc, #16]	; (8000db4 <DS3231_Update+0xbe>)
 8000da2:	741a      	strb	r2, [r3, #16]
}
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	200002bc 	.word	0x200002bc
 8000db0:	20000280 	.word	0x20000280
 8000db4:	20000294 	.word	0x20000294

08000db8 <DS3231_getSec>:

uint8_t DS3231_getSec(void) {
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000dbc:	f7ff ff9b 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[0]);
 8000dc0:	4b03      	ldr	r3, [pc, #12]	; (8000dd0 <DS3231_getSec+0x18>)
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f7ff ff7d 	bl	8000cc4 <bcdToDec>
 8000dca:	4603      	mov	r3, r0
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	20000280 	.word	0x20000280

08000dd4 <DS3231_getMin>:

uint8_t DS3231_getMin(void) {
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000dd8:	f7ff ff8d 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[1]);
 8000ddc:	4b03      	ldr	r3, [pc, #12]	; (8000dec <DS3231_getMin+0x18>)
 8000dde:	785b      	ldrb	r3, [r3, #1]
 8000de0:	4618      	mov	r0, r3
 8000de2:	f7ff ff6f 	bl	8000cc4 <bcdToDec>
 8000de6:	4603      	mov	r3, r0
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	20000280 	.word	0x20000280

08000df0 <DS3231_getHrs>:

uint8_t DS3231_getHrs(void) {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000df4:	f7ff ff7f 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[2]);
 8000df8:	4b03      	ldr	r3, [pc, #12]	; (8000e08 <DS3231_getHrs+0x18>)
 8000dfa:	789b      	ldrb	r3, [r3, #2]
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff ff61 	bl	8000cc4 <bcdToDec>
 8000e02:	4603      	mov	r3, r0
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	20000280 	.word	0x20000280

08000e0c <DS3231_getDay>:

uint8_t DS3231_getDay(void) {
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000e10:	f7ff ff71 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[3]);
 8000e14:	4b03      	ldr	r3, [pc, #12]	; (8000e24 <DS3231_getDay+0x18>)
 8000e16:	78db      	ldrb	r3, [r3, #3]
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff ff53 	bl	8000cc4 <bcdToDec>
 8000e1e:	4603      	mov	r3, r0
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	20000280 	.word	0x20000280

08000e28 <DS3231_getDate>:

uint8_t DS3231_getDate(void) {
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000e2c:	f7ff ff63 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[4]);
 8000e30:	4b03      	ldr	r3, [pc, #12]	; (8000e40 <DS3231_getDate+0x18>)
 8000e32:	791b      	ldrb	r3, [r3, #4]
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff ff45 	bl	8000cc4 <bcdToDec>
 8000e3a:	4603      	mov	r3, r0
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	20000280 	.word	0x20000280

08000e44 <DS3231_getMonth>:

uint8_t DS3231_getMonth(void) {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000e48:	f7ff ff55 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[5]);
 8000e4c:	4b03      	ldr	r3, [pc, #12]	; (8000e5c <DS3231_getMonth+0x18>)
 8000e4e:	795b      	ldrb	r3, [r3, #5]
 8000e50:	4618      	mov	r0, r3
 8000e52:	f7ff ff37 	bl	8000cc4 <bcdToDec>
 8000e56:	4603      	mov	r3, r0
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	20000280 	.word	0x20000280

08000e60 <DS3231_getYear>:

uint8_t DS3231_getYear(void) {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000e64:	f7ff ff47 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[6]);
 8000e68:	4b03      	ldr	r3, [pc, #12]	; (8000e78 <DS3231_getYear+0x18>)
 8000e6a:	799b      	ldrb	r3, [r3, #6]
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f7ff ff29 	bl	8000cc4 <bcdToDec>
 8000e72:	4603      	mov	r3, r0
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	20000280 	.word	0x20000280

08000e7c <DS3231_getAlarm1Sec>:

uint8_t DS3231_getAlarm1Sec(void) {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000e80:	f7ff ff39 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[7]);
 8000e84:	4b03      	ldr	r3, [pc, #12]	; (8000e94 <DS3231_getAlarm1Sec+0x18>)
 8000e86:	79db      	ldrb	r3, [r3, #7]
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f7ff ff1b 	bl	8000cc4 <bcdToDec>
 8000e8e:	4603      	mov	r3, r0
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	20000280 	.word	0x20000280

08000e98 <DS3231_getAlarm1Min>:

uint8_t DS3231_getAlarm1Min(void) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000e9c:	f7ff ff2b 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[8]);
 8000ea0:	4b03      	ldr	r3, [pc, #12]	; (8000eb0 <DS3231_getAlarm1Min+0x18>)
 8000ea2:	7a1b      	ldrb	r3, [r3, #8]
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff ff0d 	bl	8000cc4 <bcdToDec>
 8000eaa:	4603      	mov	r3, r0
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	20000280 	.word	0x20000280

08000eb4 <DS3231_getAlarm1Hour>:

uint8_t DS3231_getAlarm1Hour(void) {
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000eb8:	f7ff ff1d 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[9]);
 8000ebc:	4b03      	ldr	r3, [pc, #12]	; (8000ecc <DS3231_getAlarm1Hour+0x18>)
 8000ebe:	7a5b      	ldrb	r3, [r3, #9]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff feff 	bl	8000cc4 <bcdToDec>
 8000ec6:	4603      	mov	r3, r0
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	20000280 	.word	0x20000280

08000ed0 <DS3231_getAlarm1Day>:

uint8_t DS3231_getAlarm1Day(void) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000ed4:	f7ff ff0f 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[10]);
 8000ed8:	4b03      	ldr	r3, [pc, #12]	; (8000ee8 <DS3231_getAlarm1Day+0x18>)
 8000eda:	7a9b      	ldrb	r3, [r3, #10]
 8000edc:	4618      	mov	r0, r3
 8000ede:	f7ff fef1 	bl	8000cc4 <bcdToDec>
 8000ee2:	4603      	mov	r3, r0
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	20000280 	.word	0x20000280

08000eec <DS3231_getAlarm1Date>:

uint8_t DS3231_getAlarm1Date(void) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000ef0:	f7ff ff01 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[11]);
 8000ef4:	4b03      	ldr	r3, [pc, #12]	; (8000f04 <DS3231_getAlarm1Date+0x18>)
 8000ef6:	7adb      	ldrb	r3, [r3, #11]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff fee3 	bl	8000cc4 <bcdToDec>
 8000efe:	4603      	mov	r3, r0
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	20000280 	.word	0x20000280

08000f08 <DS3231_getAlarm2Min>:

uint8_t DS3231_getAlarm2Min(void) {
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000f0c:	f7ff fef3 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[12]);
 8000f10:	4b03      	ldr	r3, [pc, #12]	; (8000f20 <DS3231_getAlarm2Min+0x18>)
 8000f12:	7b1b      	ldrb	r3, [r3, #12]
 8000f14:	4618      	mov	r0, r3
 8000f16:	f7ff fed5 	bl	8000cc4 <bcdToDec>
 8000f1a:	4603      	mov	r3, r0
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	20000280 	.word	0x20000280

08000f24 <DS3231_getAlarm2Hour>:

uint8_t DS3231_getAlarm2Hour(void) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000f28:	f7ff fee5 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[13]);
 8000f2c:	4b03      	ldr	r3, [pc, #12]	; (8000f3c <DS3231_getAlarm2Hour+0x18>)
 8000f2e:	7b5b      	ldrb	r3, [r3, #13]
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff fec7 	bl	8000cc4 <bcdToDec>
 8000f36:	4603      	mov	r3, r0
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20000280 	.word	0x20000280

08000f40 <DS3231_getAlarm2Day>:

uint8_t DS3231_getAlarm2Day(void) {
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000f44:	f7ff fed7 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[14]);
 8000f48:	4b03      	ldr	r3, [pc, #12]	; (8000f58 <DS3231_getAlarm2Day+0x18>)
 8000f4a:	7b9b      	ldrb	r3, [r3, #14]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff feb9 	bl	8000cc4 <bcdToDec>
 8000f52:	4603      	mov	r3, r0
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	20000280 	.word	0x20000280

08000f5c <DS3231_getAlarm2Date>:

uint8_t DS3231_getAlarm2Date(void) {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000f60:	f7ff fec9 	bl	8000cf6 <DS3231_Update>
    return bcdToDec(rtcBuffer[15]);
 8000f64:	4b03      	ldr	r3, [pc, #12]	; (8000f74 <DS3231_getAlarm2Date+0x18>)
 8000f66:	7bdb      	ldrb	r3, [r3, #15]
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff feab 	bl	8000cc4 <bcdToDec>
 8000f6e:	4603      	mov	r3, r0
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	20000280 	.word	0x20000280

08000f78 <DS3231_getTemp>:

double DS3231_getTemp(void) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
	DS3231_Update();
 8000f7e:	f7ff feba 	bl	8000cf6 <DS3231_Update>
    uint8_t tempMSB = rtcBuffer[17];
 8000f82:	4b1f      	ldr	r3, [pc, #124]	; (8001000 <DS3231_getTemp+0x88>)
 8000f84:	7c5b      	ldrb	r3, [r3, #17]
 8000f86:	73fb      	strb	r3, [r7, #15]
    uint8_t tempLSB = rtcBuffer[18];
 8000f88:	4b1d      	ldr	r3, [pc, #116]	; (8001000 <DS3231_getTemp+0x88>)
 8000f8a:	7c9b      	ldrb	r3, [r3, #18]
 8000f8c:	73bb      	strb	r3, [r7, #14]
    double t = 0.0;
 8000f8e:	f04f 0200 	mov.w	r2, #0
 8000f92:	f04f 0300 	mov.w	r3, #0
 8000f96:	e9c7 2300 	strd	r2, r3, [r7]
    tempLSB >>= 6;
 8000f9a:	7bbb      	ldrb	r3, [r7, #14]
 8000f9c:	099b      	lsrs	r3, r3, #6
 8000f9e:	73bb      	strb	r3, [r7, #14]
    tempLSB &= 0x03;
 8000fa0:	7bbb      	ldrb	r3, [r7, #14]
 8000fa2:	f003 0303 	and.w	r3, r3, #3
 8000fa6:	73bb      	strb	r3, [r7, #14]
    t = ((double) tempLSB);
 8000fa8:	7bbb      	ldrb	r3, [r7, #14]
 8000faa:	4618      	mov	r0, r3
 8000fac:	f017 fc6a 	bl	8018884 <__aeabi_ui2d>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	460b      	mov	r3, r1
 8000fb4:	e9c7 2300 	strd	r2, r3, [r7]
    t *= 0.25;
 8000fb8:	f04f 0200 	mov.w	r2, #0
 8000fbc:	4b11      	ldr	r3, [pc, #68]	; (8001004 <DS3231_getTemp+0x8c>)
 8000fbe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000fc2:	f017 fcd9 	bl	8018978 <__aeabi_dmul>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	460b      	mov	r3, r1
 8000fca:	e9c7 2300 	strd	r2, r3, [r7]
    t += tempMSB;
 8000fce:	7bfb      	ldrb	r3, [r7, #15]
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f017 fc67 	bl	80188a4 <__aeabi_i2d>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	460b      	mov	r3, r1
 8000fda:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000fde:	f017 fb15 	bl	801860c <__adddf3>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	e9c7 2300 	strd	r2, r3, [r7]
    return t;
 8000fea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000fee:	ec43 2b17 	vmov	d7, r2, r3
}
 8000ff2:	eeb0 0a47 	vmov.f32	s0, s14
 8000ff6:	eef0 0a67 	vmov.f32	s1, s15
 8000ffa:	3710      	adds	r7, #16
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20000280 	.word	0x20000280
 8001004:	3fd00000 	.word	0x3fd00000

08001008 <DS3231_setSec>:

void DS3231_setSec(uint8_t value) {
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af02      	add	r7, sp, #8
 800100e:	4603      	mov	r3, r0
 8001010:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001012:	f7ff fe70 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[1] = decToBcd(value);
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff fe31 	bl	8000c80 <decToBcd>
 800101e:	4603      	mov	r3, r0
 8001020:	461a      	mov	r2, r3
 8001022:	4b07      	ldr	r3, [pc, #28]	; (8001040 <DS3231_setSec+0x38>)
 8001024:	705a      	strb	r2, [r3, #1]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 8001026:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800102a:	9300      	str	r3, [sp, #0]
 800102c:	2311      	movs	r3, #17
 800102e:	4a04      	ldr	r2, [pc, #16]	; (8001040 <DS3231_setSec+0x38>)
 8001030:	21d0      	movs	r1, #208	; 0xd0
 8001032:	4804      	ldr	r0, [pc, #16]	; (8001044 <DS3231_setSec+0x3c>)
 8001034:	f009 ffb9 	bl	800afaa <HAL_I2C_Master_Transmit>
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20000294 	.word	0x20000294
 8001044:	200002bc 	.word	0x200002bc

08001048 <DS3231_setMin>:

void DS3231_setMin(uint8_t value) {
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af02      	add	r7, sp, #8
 800104e:	4603      	mov	r3, r0
 8001050:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001052:	f7ff fe50 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[2] = decToBcd(value);
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff fe11 	bl	8000c80 <decToBcd>
 800105e:	4603      	mov	r3, r0
 8001060:	461a      	mov	r2, r3
 8001062:	4b07      	ldr	r3, [pc, #28]	; (8001080 <DS3231_setMin+0x38>)
 8001064:	709a      	strb	r2, [r3, #2]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 8001066:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	2311      	movs	r3, #17
 800106e:	4a04      	ldr	r2, [pc, #16]	; (8001080 <DS3231_setMin+0x38>)
 8001070:	21d0      	movs	r1, #208	; 0xd0
 8001072:	4804      	ldr	r0, [pc, #16]	; (8001084 <DS3231_setMin+0x3c>)
 8001074:	f009 ff99 	bl	800afaa <HAL_I2C_Master_Transmit>
}
 8001078:	bf00      	nop
 800107a:	3708      	adds	r7, #8
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	20000294 	.word	0x20000294
 8001084:	200002bc 	.word	0x200002bc

08001088 <DS3231_setHrs>:

void DS3231_setHrs(uint8_t value) {
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af02      	add	r7, sp, #8
 800108e:	4603      	mov	r3, r0
 8001090:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001092:	f7ff fe30 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[3] = decToBcd(value);
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff fdf1 	bl	8000c80 <decToBcd>
 800109e:	4603      	mov	r3, r0
 80010a0:	461a      	mov	r2, r3
 80010a2:	4b07      	ldr	r3, [pc, #28]	; (80010c0 <DS3231_setHrs+0x38>)
 80010a4:	70da      	strb	r2, [r3, #3]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 80010a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010aa:	9300      	str	r3, [sp, #0]
 80010ac:	2311      	movs	r3, #17
 80010ae:	4a04      	ldr	r2, [pc, #16]	; (80010c0 <DS3231_setHrs+0x38>)
 80010b0:	21d0      	movs	r1, #208	; 0xd0
 80010b2:	4804      	ldr	r0, [pc, #16]	; (80010c4 <DS3231_setHrs+0x3c>)
 80010b4:	f009 ff79 	bl	800afaa <HAL_I2C_Master_Transmit>
}
 80010b8:	bf00      	nop
 80010ba:	3708      	adds	r7, #8
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20000294 	.word	0x20000294
 80010c4:	200002bc 	.word	0x200002bc

080010c8 <DS3231_setDay>:

void DS3231_setDay(uint8_t value) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af02      	add	r7, sp, #8
 80010ce:	4603      	mov	r3, r0
 80010d0:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 80010d2:	f7ff fe10 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[4] = decToBcd(value);
 80010d6:	79fb      	ldrb	r3, [r7, #7]
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff fdd1 	bl	8000c80 <decToBcd>
 80010de:	4603      	mov	r3, r0
 80010e0:	461a      	mov	r2, r3
 80010e2:	4b07      	ldr	r3, [pc, #28]	; (8001100 <DS3231_setDay+0x38>)
 80010e4:	711a      	strb	r2, [r3, #4]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 80010e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010ea:	9300      	str	r3, [sp, #0]
 80010ec:	2311      	movs	r3, #17
 80010ee:	4a04      	ldr	r2, [pc, #16]	; (8001100 <DS3231_setDay+0x38>)
 80010f0:	21d0      	movs	r1, #208	; 0xd0
 80010f2:	4804      	ldr	r0, [pc, #16]	; (8001104 <DS3231_setDay+0x3c>)
 80010f4:	f009 ff59 	bl	800afaa <HAL_I2C_Master_Transmit>
}
 80010f8:	bf00      	nop
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	20000294 	.word	0x20000294
 8001104:	200002bc 	.word	0x200002bc

08001108 <DS3231_setDate>:

void DS3231_setDate(uint8_t value) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af02      	add	r7, sp, #8
 800110e:	4603      	mov	r3, r0
 8001110:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001112:	f7ff fdf0 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[5] = decToBcd(value);
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff fdb1 	bl	8000c80 <decToBcd>
 800111e:	4603      	mov	r3, r0
 8001120:	461a      	mov	r2, r3
 8001122:	4b07      	ldr	r3, [pc, #28]	; (8001140 <DS3231_setDate+0x38>)
 8001124:	715a      	strb	r2, [r3, #5]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 8001126:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	2311      	movs	r3, #17
 800112e:	4a04      	ldr	r2, [pc, #16]	; (8001140 <DS3231_setDate+0x38>)
 8001130:	21d0      	movs	r1, #208	; 0xd0
 8001132:	4804      	ldr	r0, [pc, #16]	; (8001144 <DS3231_setDate+0x3c>)
 8001134:	f009 ff39 	bl	800afaa <HAL_I2C_Master_Transmit>
}
 8001138:	bf00      	nop
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	20000294 	.word	0x20000294
 8001144:	200002bc 	.word	0x200002bc

08001148 <DS3231_setMonth>:

void DS3231_setMonth(uint8_t value) {
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af02      	add	r7, sp, #8
 800114e:	4603      	mov	r3, r0
 8001150:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001152:	f7ff fdd0 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[6] = decToBcd(value);
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff fd91 	bl	8000c80 <decToBcd>
 800115e:	4603      	mov	r3, r0
 8001160:	461a      	mov	r2, r3
 8001162:	4b07      	ldr	r3, [pc, #28]	; (8001180 <DS3231_setMonth+0x38>)
 8001164:	719a      	strb	r2, [r3, #6]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 8001166:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800116a:	9300      	str	r3, [sp, #0]
 800116c:	2311      	movs	r3, #17
 800116e:	4a04      	ldr	r2, [pc, #16]	; (8001180 <DS3231_setMonth+0x38>)
 8001170:	21d0      	movs	r1, #208	; 0xd0
 8001172:	4804      	ldr	r0, [pc, #16]	; (8001184 <DS3231_setMonth+0x3c>)
 8001174:	f009 ff19 	bl	800afaa <HAL_I2C_Master_Transmit>
}
 8001178:	bf00      	nop
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000294 	.word	0x20000294
 8001184:	200002bc 	.word	0x200002bc

08001188 <DS3231_setYear>:

void DS3231_setYear(uint8_t value) {
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af02      	add	r7, sp, #8
 800118e:	4603      	mov	r3, r0
 8001190:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001192:	f7ff fdb0 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[7] = decToBcd(value);
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff fd71 	bl	8000c80 <decToBcd>
 800119e:	4603      	mov	r3, r0
 80011a0:	461a      	mov	r2, r3
 80011a2:	4b07      	ldr	r3, [pc, #28]	; (80011c0 <DS3231_setYear+0x38>)
 80011a4:	71da      	strb	r2, [r3, #7]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 80011a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	2311      	movs	r3, #17
 80011ae:	4a04      	ldr	r2, [pc, #16]	; (80011c0 <DS3231_setYear+0x38>)
 80011b0:	21d0      	movs	r1, #208	; 0xd0
 80011b2:	4804      	ldr	r0, [pc, #16]	; (80011c4 <DS3231_setYear+0x3c>)
 80011b4:	f009 fef9 	bl	800afaa <HAL_I2C_Master_Transmit>
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	20000294 	.word	0x20000294
 80011c4:	200002bc 	.word	0x200002bc

080011c8 <DS3231_setAlarm1Sec>:

void DS3231_setAlarm1Sec(uint8_t value) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af02      	add	r7, sp, #8
 80011ce:	4603      	mov	r3, r0
 80011d0:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 80011d2:	f7ff fd90 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[8] = decToBcd(value);
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff fd51 	bl	8000c80 <decToBcd>
 80011de:	4603      	mov	r3, r0
 80011e0:	461a      	mov	r2, r3
 80011e2:	4b07      	ldr	r3, [pc, #28]	; (8001200 <DS3231_setAlarm1Sec+0x38>)
 80011e4:	721a      	strb	r2, [r3, #8]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 80011e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	2311      	movs	r3, #17
 80011ee:	4a04      	ldr	r2, [pc, #16]	; (8001200 <DS3231_setAlarm1Sec+0x38>)
 80011f0:	21d0      	movs	r1, #208	; 0xd0
 80011f2:	4804      	ldr	r0, [pc, #16]	; (8001204 <DS3231_setAlarm1Sec+0x3c>)
 80011f4:	f009 fed9 	bl	800afaa <HAL_I2C_Master_Transmit>
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20000294 	.word	0x20000294
 8001204:	200002bc 	.word	0x200002bc

08001208 <DS3231_setAlarm1Min>:

void DS3231_setAlarm1Min(uint8_t value) {
 8001208:	b580      	push	{r7, lr}
 800120a:	b084      	sub	sp, #16
 800120c:	af02      	add	r7, sp, #8
 800120e:	4603      	mov	r3, r0
 8001210:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001212:	f7ff fd70 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[9] = decToBcd(value);
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	4618      	mov	r0, r3
 800121a:	f7ff fd31 	bl	8000c80 <decToBcd>
 800121e:	4603      	mov	r3, r0
 8001220:	461a      	mov	r2, r3
 8001222:	4b07      	ldr	r3, [pc, #28]	; (8001240 <DS3231_setAlarm1Min+0x38>)
 8001224:	725a      	strb	r2, [r3, #9]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 8001226:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800122a:	9300      	str	r3, [sp, #0]
 800122c:	2311      	movs	r3, #17
 800122e:	4a04      	ldr	r2, [pc, #16]	; (8001240 <DS3231_setAlarm1Min+0x38>)
 8001230:	21d0      	movs	r1, #208	; 0xd0
 8001232:	4804      	ldr	r0, [pc, #16]	; (8001244 <DS3231_setAlarm1Min+0x3c>)
 8001234:	f009 feb9 	bl	800afaa <HAL_I2C_Master_Transmit>
}
 8001238:	bf00      	nop
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000294 	.word	0x20000294
 8001244:	200002bc 	.word	0x200002bc

08001248 <DS3231_setAlarm1Hour>:

void DS3231_setAlarm1Hour(uint8_t value) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af02      	add	r7, sp, #8
 800124e:	4603      	mov	r3, r0
 8001250:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001252:	f7ff fd50 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[10] = decToBcd(value);
 8001256:	79fb      	ldrb	r3, [r7, #7]
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff fd11 	bl	8000c80 <decToBcd>
 800125e:	4603      	mov	r3, r0
 8001260:	461a      	mov	r2, r3
 8001262:	4b07      	ldr	r3, [pc, #28]	; (8001280 <DS3231_setAlarm1Hour+0x38>)
 8001264:	729a      	strb	r2, [r3, #10]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 8001266:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800126a:	9300      	str	r3, [sp, #0]
 800126c:	2311      	movs	r3, #17
 800126e:	4a04      	ldr	r2, [pc, #16]	; (8001280 <DS3231_setAlarm1Hour+0x38>)
 8001270:	21d0      	movs	r1, #208	; 0xd0
 8001272:	4804      	ldr	r0, [pc, #16]	; (8001284 <DS3231_setAlarm1Hour+0x3c>)
 8001274:	f009 fe99 	bl	800afaa <HAL_I2C_Master_Transmit>
}
 8001278:	bf00      	nop
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	20000294 	.word	0x20000294
 8001284:	200002bc 	.word	0x200002bc

08001288 <DS3231_setAlarm1Day>:

void DS3231_setAlarm1Day(uint8_t value) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af02      	add	r7, sp, #8
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001292:	f7ff fd30 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[11] = decToBcd(value);
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff fcf1 	bl	8000c80 <decToBcd>
 800129e:	4603      	mov	r3, r0
 80012a0:	461a      	mov	r2, r3
 80012a2:	4b07      	ldr	r3, [pc, #28]	; (80012c0 <DS3231_setAlarm1Day+0x38>)
 80012a4:	72da      	strb	r2, [r3, #11]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 80012a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	2311      	movs	r3, #17
 80012ae:	4a04      	ldr	r2, [pc, #16]	; (80012c0 <DS3231_setAlarm1Day+0x38>)
 80012b0:	21d0      	movs	r1, #208	; 0xd0
 80012b2:	4804      	ldr	r0, [pc, #16]	; (80012c4 <DS3231_setAlarm1Day+0x3c>)
 80012b4:	f009 fe79 	bl	800afaa <HAL_I2C_Master_Transmit>
}
 80012b8:	bf00      	nop
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20000294 	.word	0x20000294
 80012c4:	200002bc 	.word	0x200002bc

080012c8 <DS3231_setAlarm1Date>:

void DS3231_setAlarm1Date(uint8_t value) {
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af02      	add	r7, sp, #8
 80012ce:	4603      	mov	r3, r0
 80012d0:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 80012d2:	f7ff fd10 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[12] = decToBcd(value);
 80012d6:	79fb      	ldrb	r3, [r7, #7]
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff fcd1 	bl	8000c80 <decToBcd>
 80012de:	4603      	mov	r3, r0
 80012e0:	461a      	mov	r2, r3
 80012e2:	4b07      	ldr	r3, [pc, #28]	; (8001300 <DS3231_setAlarm1Date+0x38>)
 80012e4:	731a      	strb	r2, [r3, #12]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 80012e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	2311      	movs	r3, #17
 80012ee:	4a04      	ldr	r2, [pc, #16]	; (8001300 <DS3231_setAlarm1Date+0x38>)
 80012f0:	21d0      	movs	r1, #208	; 0xd0
 80012f2:	4804      	ldr	r0, [pc, #16]	; (8001304 <DS3231_setAlarm1Date+0x3c>)
 80012f4:	f009 fe59 	bl	800afaa <HAL_I2C_Master_Transmit>
}
 80012f8:	bf00      	nop
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000294 	.word	0x20000294
 8001304:	200002bc 	.word	0x200002bc

08001308 <DS3231_setAlarm2Min>:

void DS3231_setAlarm2Min(uint8_t value) {
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af02      	add	r7, sp, #8
 800130e:	4603      	mov	r3, r0
 8001310:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001312:	f7ff fcf0 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[13] = decToBcd(value);
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff fcb1 	bl	8000c80 <decToBcd>
 800131e:	4603      	mov	r3, r0
 8001320:	461a      	mov	r2, r3
 8001322:	4b07      	ldr	r3, [pc, #28]	; (8001340 <DS3231_setAlarm2Min+0x38>)
 8001324:	735a      	strb	r2, [r3, #13]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 8001326:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800132a:	9300      	str	r3, [sp, #0]
 800132c:	2311      	movs	r3, #17
 800132e:	4a04      	ldr	r2, [pc, #16]	; (8001340 <DS3231_setAlarm2Min+0x38>)
 8001330:	21d0      	movs	r1, #208	; 0xd0
 8001332:	4804      	ldr	r0, [pc, #16]	; (8001344 <DS3231_setAlarm2Min+0x3c>)
 8001334:	f009 fe39 	bl	800afaa <HAL_I2C_Master_Transmit>
}
 8001338:	bf00      	nop
 800133a:	3708      	adds	r7, #8
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	20000294 	.word	0x20000294
 8001344:	200002bc 	.word	0x200002bc

08001348 <DS3231_setAlarm2Hour>:

void DS3231_setAlarm2Hour(uint8_t value) {
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af02      	add	r7, sp, #8
 800134e:	4603      	mov	r3, r0
 8001350:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001352:	f7ff fcd0 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[14] = decToBcd(value);
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff fc91 	bl	8000c80 <decToBcd>
 800135e:	4603      	mov	r3, r0
 8001360:	461a      	mov	r2, r3
 8001362:	4b07      	ldr	r3, [pc, #28]	; (8001380 <DS3231_setAlarm2Hour+0x38>)
 8001364:	739a      	strb	r2, [r3, #14]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 8001366:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800136a:	9300      	str	r3, [sp, #0]
 800136c:	2311      	movs	r3, #17
 800136e:	4a04      	ldr	r2, [pc, #16]	; (8001380 <DS3231_setAlarm2Hour+0x38>)
 8001370:	21d0      	movs	r1, #208	; 0xd0
 8001372:	4804      	ldr	r0, [pc, #16]	; (8001384 <DS3231_setAlarm2Hour+0x3c>)
 8001374:	f009 fe19 	bl	800afaa <HAL_I2C_Master_Transmit>
}
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	20000294 	.word	0x20000294
 8001384:	200002bc 	.word	0x200002bc

08001388 <DS3231_setAlarm2Day>:

void DS3231_setAlarm2Day(uint8_t value) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af02      	add	r7, sp, #8
 800138e:	4603      	mov	r3, r0
 8001390:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001392:	f7ff fcb0 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[15] = decToBcd(value);
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff fc71 	bl	8000c80 <decToBcd>
 800139e:	4603      	mov	r3, r0
 80013a0:	461a      	mov	r2, r3
 80013a2:	4b07      	ldr	r3, [pc, #28]	; (80013c0 <DS3231_setAlarm2Day+0x38>)
 80013a4:	73da      	strb	r2, [r3, #15]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 80013a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013aa:	9300      	str	r3, [sp, #0]
 80013ac:	2311      	movs	r3, #17
 80013ae:	4a04      	ldr	r2, [pc, #16]	; (80013c0 <DS3231_setAlarm2Day+0x38>)
 80013b0:	21d0      	movs	r1, #208	; 0xd0
 80013b2:	4804      	ldr	r0, [pc, #16]	; (80013c4 <DS3231_setAlarm2Day+0x3c>)
 80013b4:	f009 fdf9 	bl	800afaa <HAL_I2C_Master_Transmit>
}
 80013b8:	bf00      	nop
 80013ba:	3708      	adds	r7, #8
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	20000294 	.word	0x20000294
 80013c4:	200002bc 	.word	0x200002bc

080013c8 <DS3231_setAlarm2Date>:

void DS3231_setAlarm2Date(uint8_t value) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af02      	add	r7, sp, #8
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 80013d2:	f7ff fc90 	bl	8000cf6 <DS3231_Update>
    rtcBufferSet[16] = decToBcd(value);
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff fc51 	bl	8000c80 <decToBcd>
 80013de:	4603      	mov	r3, r0
 80013e0:	461a      	mov	r2, r3
 80013e2:	4b07      	ldr	r3, [pc, #28]	; (8001400 <DS3231_setAlarm2Date+0x38>)
 80013e4:	741a      	strb	r2, [r3, #16]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, DS3231_I2C_TIMEOUT);
 80013e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013ea:	9300      	str	r3, [sp, #0]
 80013ec:	2311      	movs	r3, #17
 80013ee:	4a04      	ldr	r2, [pc, #16]	; (8001400 <DS3231_setAlarm2Date+0x38>)
 80013f0:	21d0      	movs	r1, #208	; 0xd0
 80013f2:	4804      	ldr	r0, [pc, #16]	; (8001404 <DS3231_setAlarm2Date+0x3c>)
 80013f4:	f009 fdd9 	bl	800afaa <HAL_I2C_Master_Transmit>
}
 80013f8:	bf00      	nop
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	20000294 	.word	0x20000294
 8001404:	200002bc 	.word	0x200002bc

08001408 <DS3231_getUnix>:

uint64_t DS3231_getUnix(uint64_t zoneCorrection) {
 8001408:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800140c:	b088      	sub	sp, #32
 800140e:	af00      	add	r7, sp, #0
 8001410:	e9c7 0100 	strd	r0, r1, [r7]
    uint8_t timeYear = DS3231_getYear();
 8001414:	f7ff fd24 	bl	8000e60 <DS3231_getYear>
 8001418:	4603      	mov	r3, r0
 800141a:	773b      	strb	r3, [r7, #28]
    uint8_t timeMonth = DS3231_getMonth();
 800141c:	f7ff fd12 	bl	8000e44 <DS3231_getMonth>
 8001420:	4603      	mov	r3, r0
 8001422:	76fb      	strb	r3, [r7, #27]
    uint8_t timeDate = DS3231_getDate();
 8001424:	f7ff fd00 	bl	8000e28 <DS3231_getDate>
 8001428:	4603      	mov	r3, r0
 800142a:	76bb      	strb	r3, [r7, #26]
    uint8_t timeHour = DS3231_getHrs();
 800142c:	f7ff fce0 	bl	8000df0 <DS3231_getHrs>
 8001430:	4603      	mov	r3, r0
 8001432:	767b      	strb	r3, [r7, #25]
    uint8_t timeMin = DS3231_getMin();
 8001434:	f7ff fcce 	bl	8000dd4 <DS3231_getMin>
 8001438:	4603      	mov	r3, r0
 800143a:	763b      	strb	r3, [r7, #24]
    uint8_t timeSec = DS3231_getSec();
 800143c:	f7ff fcbc 	bl	8000db8 <DS3231_getSec>
 8001440:	4603      	mov	r3, r0
 8001442:	75fb      	strb	r3, [r7, #23]

    const uint8_t dim[] = {31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31};
 8001444:	4a35      	ldr	r2, [pc, #212]	; (800151c <DS3231_getUnix+0x114>)
 8001446:	f107 0308 	add.w	r3, r7, #8
 800144a:	ca07      	ldmia	r2, {r0, r1, r2}
 800144c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    uint16_t dc;
    dc = timeDate;
 8001450:	7ebb      	ldrb	r3, [r7, #26]
 8001452:	83fb      	strh	r3, [r7, #30]
    for (uint8_t i = 0; i < (timeMonth - 1); i++)
 8001454:	2300      	movs	r3, #0
 8001456:	777b      	strb	r3, [r7, #29]
 8001458:	e00b      	b.n	8001472 <DS3231_getUnix+0x6a>
        dc += dim[i];
 800145a:	7f7b      	ldrb	r3, [r7, #29]
 800145c:	3320      	adds	r3, #32
 800145e:	443b      	add	r3, r7
 8001460:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001464:	b29a      	uxth	r2, r3
 8001466:	8bfb      	ldrh	r3, [r7, #30]
 8001468:	4413      	add	r3, r2
 800146a:	83fb      	strh	r3, [r7, #30]
    for (uint8_t i = 0; i < (timeMonth - 1); i++)
 800146c:	7f7b      	ldrb	r3, [r7, #29]
 800146e:	3301      	adds	r3, #1
 8001470:	777b      	strb	r3, [r7, #29]
 8001472:	7f7a      	ldrb	r2, [r7, #29]
 8001474:	7efb      	ldrb	r3, [r7, #27]
 8001476:	3b01      	subs	r3, #1
 8001478:	429a      	cmp	r2, r3
 800147a:	dbee      	blt.n	800145a <DS3231_getUnix+0x52>
    if ((timeMonth > 2) && (((timeYear) % 4) == 0))
 800147c:	7efb      	ldrb	r3, [r7, #27]
 800147e:	2b02      	cmp	r3, #2
 8001480:	d908      	bls.n	8001494 <DS3231_getUnix+0x8c>
 8001482:	7f3b      	ldrb	r3, [r7, #28]
 8001484:	f003 0303 	and.w	r3, r3, #3
 8001488:	b2db      	uxtb	r3, r3
 800148a:	2b00      	cmp	r3, #0
 800148c:	d102      	bne.n	8001494 <DS3231_getUnix+0x8c>
        ++dc;
 800148e:	8bfb      	ldrh	r3, [r7, #30]
 8001490:	3301      	adds	r3, #1
 8001492:	83fb      	strh	r3, [r7, #30]
    dc = dc + (365 * (timeYear)) + (((timeYear) + 3) / 4) - 1;
 8001494:	7f3b      	ldrb	r3, [r7, #28]
 8001496:	b29b      	uxth	r3, r3
 8001498:	461a      	mov	r2, r3
 800149a:	00d2      	lsls	r2, r2, #3
 800149c:	441a      	add	r2, r3
 800149e:	00d2      	lsls	r2, r2, #3
 80014a0:	4413      	add	r3, r2
 80014a2:	461a      	mov	r2, r3
 80014a4:	0091      	lsls	r1, r2, #2
 80014a6:	461a      	mov	r2, r3
 80014a8:	460b      	mov	r3, r1
 80014aa:	4413      	add	r3, r2
 80014ac:	b29a      	uxth	r2, r3
 80014ae:	8bfb      	ldrh	r3, [r7, #30]
 80014b0:	4413      	add	r3, r2
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	7f3b      	ldrb	r3, [r7, #28]
 80014b6:	3303      	adds	r3, #3
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	da00      	bge.n	80014be <DS3231_getUnix+0xb6>
 80014bc:	3303      	adds	r3, #3
 80014be:	109b      	asrs	r3, r3, #2
 80014c0:	b29b      	uxth	r3, r3
 80014c2:	4413      	add	r3, r2
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	3b01      	subs	r3, #1
 80014c8:	83fb      	strh	r3, [r7, #30]
    return ((((((dc * 24L) + timeHour) * 60) + timeMin) * 60) + timeSec) + 946684800 + zoneCorrection;
 80014ca:	8bfa      	ldrh	r2, [r7, #30]
 80014cc:	4613      	mov	r3, r2
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	4413      	add	r3, r2
 80014d2:	00db      	lsls	r3, r3, #3
 80014d4:	461a      	mov	r2, r3
 80014d6:	7e7b      	ldrb	r3, [r7, #25]
 80014d8:	441a      	add	r2, r3
 80014da:	4613      	mov	r3, r2
 80014dc:	011b      	lsls	r3, r3, #4
 80014de:	1a9b      	subs	r3, r3, r2
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	461a      	mov	r2, r3
 80014e4:	7e3b      	ldrb	r3, [r7, #24]
 80014e6:	441a      	add	r2, r3
 80014e8:	4613      	mov	r3, r2
 80014ea:	011b      	lsls	r3, r3, #4
 80014ec:	1a9b      	subs	r3, r3, r2
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	461a      	mov	r2, r3
 80014f2:	7dfb      	ldrb	r3, [r7, #23]
 80014f4:	441a      	add	r2, r3
 80014f6:	4b0a      	ldr	r3, [pc, #40]	; (8001520 <DS3231_getUnix+0x118>)
 80014f8:	4413      	add	r3, r2
 80014fa:	17da      	asrs	r2, r3, #31
 80014fc:	461c      	mov	r4, r3
 80014fe:	4615      	mov	r5, r2
 8001500:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001504:	eb14 0802 	adds.w	r8, r4, r2
 8001508:	eb45 0903 	adc.w	r9, r5, r3
 800150c:	4642      	mov	r2, r8
 800150e:	464b      	mov	r3, r9
}
 8001510:	4610      	mov	r0, r2
 8001512:	4619      	mov	r1, r3
 8001514:	3720      	adds	r7, #32
 8001516:	46bd      	mov	sp, r7
 8001518:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800151c:	08051a9c 	.word	0x08051a9c
 8001520:	386d4380 	.word	0x386d4380

08001524 <normalize>:

double normalize(double v) {
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	ed87 0b00 	vstr	d0, [r7]
    v = v - floor(v);
 800152e:	ed97 0b00 	vldr	d0, [r7]
 8001532:	f01c fc0d 	bl	801dd50 <floor>
 8001536:	ec53 2b10 	vmov	r2, r3, d0
 800153a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800153e:	f017 f863 	bl	8018608 <__aeabi_dsub>
 8001542:	4602      	mov	r2, r0
 8001544:	460b      	mov	r3, r1
 8001546:	e9c7 2300 	strd	r2, r3, [r7]
    if (v < 0)
 800154a:	f04f 0200 	mov.w	r2, #0
 800154e:	f04f 0300 	mov.w	r3, #0
 8001552:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001556:	f017 fc81 	bl	8018e5c <__aeabi_dcmplt>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d00a      	beq.n	8001576 <normalize+0x52>
        v = v + 1;
 8001560:	f04f 0200 	mov.w	r2, #0
 8001564:	4b09      	ldr	r3, [pc, #36]	; (800158c <normalize+0x68>)
 8001566:	e9d7 0100 	ldrd	r0, r1, [r7]
 800156a:	f017 f84f 	bl	801860c <__adddf3>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	e9c7 2300 	strd	r2, r3, [r7]
    return v;
 8001576:	e9d7 2300 	ldrd	r2, r3, [r7]
 800157a:	ec43 2b17 	vmov	d7, r2, r3
}
 800157e:	eeb0 0a47 	vmov.f32	s0, s14
 8001582:	eef0 0a67 	vmov.f32	s1, s15
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	3ff00000 	.word	0x3ff00000

08001590 <DS3231_getMoonDay>:

float DS3231_getMoonDay(void) {
 8001590:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001594:	b0a0      	sub	sp, #128	; 0x80
 8001596:	af00      	add	r7, sp, #0
    uint16_t Y = DS3231_getYear() + 2000;
 8001598:	f7ff fc62 	bl	8000e60 <DS3231_getYear>
 800159c:	4603      	mov	r3, r0
 800159e:	b29b      	uxth	r3, r3
 80015a0:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80015a4:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
    uint8_t M = DS3231_getMonth();
 80015a8:	f7ff fc4c 	bl	8000e44 <DS3231_getMonth>
 80015ac:	4603      	mov	r3, r0
 80015ae:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
    uint8_t D = DS3231_getDate();
 80015b2:	f7ff fc39 	bl	8000e28 <DS3231_getDate>
 80015b6:	4603      	mov	r3, r0
 80015b8:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
    float moonDay;
    double I;
    uint64_t YY, MM, K1, K2, K3, JD;
    YY = Y - floor((12 - M) / 10);
 80015bc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80015c0:	4618      	mov	r0, r3
 80015c2:	f017 f96f 	bl	80188a4 <__aeabi_i2d>
 80015c6:	4604      	mov	r4, r0
 80015c8:	460d      	mov	r5, r1
 80015ca:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 80015ce:	f1c3 010c 	rsb	r1, r3, #12
 80015d2:	4b99      	ldr	r3, [pc, #612]	; (8001838 <DS3231_getMoonDay+0x2a8>)
 80015d4:	fb83 2301 	smull	r2, r3, r3, r1
 80015d8:	109a      	asrs	r2, r3, #2
 80015da:	17cb      	asrs	r3, r1, #31
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	4618      	mov	r0, r3
 80015e0:	f017 f960 	bl	80188a4 <__aeabi_i2d>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	4620      	mov	r0, r4
 80015ea:	4629      	mov	r1, r5
 80015ec:	f017 f80c 	bl	8018608 <__aeabi_dsub>
 80015f0:	4602      	mov	r2, r0
 80015f2:	460b      	mov	r3, r1
 80015f4:	4610      	mov	r0, r2
 80015f6:	4619      	mov	r1, r3
 80015f8:	f017 fd1e 	bl	8019038 <__aeabi_d2ulz>
 80015fc:	4602      	mov	r2, r0
 80015fe:	460b      	mov	r3, r1
 8001600:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
    MM = M + 9;
 8001604:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8001608:	3309      	adds	r3, #9
 800160a:	17da      	asrs	r2, r3, #31
 800160c:	61bb      	str	r3, [r7, #24]
 800160e:	61fa      	str	r2, [r7, #28]
 8001610:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001614:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
    if (MM >= 12) {
 8001618:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800161c:	2a0c      	cmp	r2, #12
 800161e:	f173 0300 	sbcs.w	r3, r3, #0
 8001622:	d30b      	bcc.n	800163c <DS3231_getMoonDay+0xac>
        MM = MM - 12;
 8001624:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8001628:	f1b2 010c 	subs.w	r1, r2, #12
 800162c:	6139      	str	r1, [r7, #16]
 800162e:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001632:	617b      	str	r3, [r7, #20]
 8001634:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001638:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
    }
    K1 = floor(365.25 * (YY + 4712));
 800163c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001640:	f241 2168 	movw	r1, #4712	; 0x1268
 8001644:	1851      	adds	r1, r2, r1
 8001646:	6339      	str	r1, [r7, #48]	; 0x30
 8001648:	f143 0300 	adc.w	r3, r3, #0
 800164c:	637b      	str	r3, [r7, #52]	; 0x34
 800164e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001652:	f017 f95b 	bl	801890c <__aeabi_ul2d>
 8001656:	a36e      	add	r3, pc, #440	; (adr r3, 8001810 <DS3231_getMoonDay+0x280>)
 8001658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800165c:	f017 f98c 	bl	8018978 <__aeabi_dmul>
 8001660:	4602      	mov	r2, r0
 8001662:	460b      	mov	r3, r1
 8001664:	ec43 2b17 	vmov	d7, r2, r3
 8001668:	eeb0 0a47 	vmov.f32	s0, s14
 800166c:	eef0 0a67 	vmov.f32	s1, s15
 8001670:	f01c fb6e 	bl	801dd50 <floor>
 8001674:	ec53 2b10 	vmov	r2, r3, d0
 8001678:	4610      	mov	r0, r2
 800167a:	4619      	mov	r1, r3
 800167c:	f017 fcdc 	bl	8019038 <__aeabi_d2ulz>
 8001680:	4602      	mov	r2, r0
 8001682:	460b      	mov	r3, r1
 8001684:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
    K2 = floor(30.6 * MM + 0.5);
 8001688:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800168c:	f017 f93e 	bl	801890c <__aeabi_ul2d>
 8001690:	a361      	add	r3, pc, #388	; (adr r3, 8001818 <DS3231_getMoonDay+0x288>)
 8001692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001696:	f017 f96f 	bl	8018978 <__aeabi_dmul>
 800169a:	4602      	mov	r2, r0
 800169c:	460b      	mov	r3, r1
 800169e:	4610      	mov	r0, r2
 80016a0:	4619      	mov	r1, r3
 80016a2:	f04f 0200 	mov.w	r2, #0
 80016a6:	4b65      	ldr	r3, [pc, #404]	; (800183c <DS3231_getMoonDay+0x2ac>)
 80016a8:	f016 ffb0 	bl	801860c <__adddf3>
 80016ac:	4602      	mov	r2, r0
 80016ae:	460b      	mov	r3, r1
 80016b0:	ec43 2b17 	vmov	d7, r2, r3
 80016b4:	eeb0 0a47 	vmov.f32	s0, s14
 80016b8:	eef0 0a67 	vmov.f32	s1, s15
 80016bc:	f01c fb48 	bl	801dd50 <floor>
 80016c0:	ec53 2b10 	vmov	r2, r3, d0
 80016c4:	4610      	mov	r0, r2
 80016c6:	4619      	mov	r1, r3
 80016c8:	f017 fcb6 	bl	8019038 <__aeabi_d2ulz>
 80016cc:	4602      	mov	r2, r0
 80016ce:	460b      	mov	r3, r1
 80016d0:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    K3 = floor(floor((YY / 100) + 49) * 0.75) - 38;
 80016d4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80016d8:	f04f 0264 	mov.w	r2, #100	; 0x64
 80016dc:	f04f 0300 	mov.w	r3, #0
 80016e0:	f017 fcc8 	bl	8019074 <__aeabi_uldivmod>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	f112 0131 	adds.w	r1, r2, #49	; 0x31
 80016ec:	62b9      	str	r1, [r7, #40]	; 0x28
 80016ee:	f143 0300 	adc.w	r3, r3, #0
 80016f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016f4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80016f8:	f017 f908 	bl	801890c <__aeabi_ul2d>
 80016fc:	f04f 0200 	mov.w	r2, #0
 8001700:	4b4f      	ldr	r3, [pc, #316]	; (8001840 <DS3231_getMoonDay+0x2b0>)
 8001702:	f017 f939 	bl	8018978 <__aeabi_dmul>
 8001706:	4602      	mov	r2, r0
 8001708:	460b      	mov	r3, r1
 800170a:	ec43 2b17 	vmov	d7, r2, r3
 800170e:	eeb0 0a47 	vmov.f32	s0, s14
 8001712:	eef0 0a67 	vmov.f32	s1, s15
 8001716:	f01c fb1b 	bl	801dd50 <floor>
 800171a:	ec51 0b10 	vmov	r0, r1, d0
 800171e:	f04f 0200 	mov.w	r2, #0
 8001722:	4b48      	ldr	r3, [pc, #288]	; (8001844 <DS3231_getMoonDay+0x2b4>)
 8001724:	f016 ff70 	bl	8018608 <__aeabi_dsub>
 8001728:	4602      	mov	r2, r0
 800172a:	460b      	mov	r3, r1
 800172c:	4610      	mov	r0, r2
 800172e:	4619      	mov	r1, r3
 8001730:	f017 fc82 	bl	8019038 <__aeabi_d2ulz>
 8001734:	4602      	mov	r2, r0
 8001736:	460b      	mov	r3, r1
 8001738:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    JD = K1 + K2 + D + 59;
 800173c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001740:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001744:	eb10 0a02 	adds.w	sl, r0, r2
 8001748:	eb41 0b03 	adc.w	fp, r1, r3
 800174c:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8001750:	2200      	movs	r2, #0
 8001752:	623b      	str	r3, [r7, #32]
 8001754:	627a      	str	r2, [r7, #36]	; 0x24
 8001756:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800175a:	460b      	mov	r3, r1
 800175c:	eb1a 0803 	adds.w	r8, sl, r3
 8001760:	4613      	mov	r3, r2
 8001762:	eb4b 0903 	adc.w	r9, fp, r3
 8001766:	f118 033b 	adds.w	r3, r8, #59	; 0x3b
 800176a:	60bb      	str	r3, [r7, #8]
 800176c:	f149 0300 	adc.w	r3, r9, #0
 8001770:	60fb      	str	r3, [r7, #12]
 8001772:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001776:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
    if (JD > 2299160) {
 800177a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800177e:	4932      	ldr	r1, [pc, #200]	; (8001848 <DS3231_getMoonDay+0x2b8>)
 8001780:	428a      	cmp	r2, r1
 8001782:	f173 0300 	sbcs.w	r3, r3, #0
 8001786:	d30c      	bcc.n	80017a2 <DS3231_getMoonDay+0x212>
        JD = JD - K3;
 8001788:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800178c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001790:	1a84      	subs	r4, r0, r2
 8001792:	603c      	str	r4, [r7, #0]
 8001794:	eb61 0303 	sbc.w	r3, r1, r3
 8001798:	607b      	str	r3, [r7, #4]
 800179a:	e9d7 3400 	ldrd	r3, r4, [r7]
 800179e:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
    }
    I = normalize((JD - 2451550.1) / 29.530588853);
 80017a2:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80017a6:	f017 f8b1 	bl	801890c <__aeabi_ul2d>
 80017aa:	a31d      	add	r3, pc, #116	; (adr r3, 8001820 <DS3231_getMoonDay+0x290>)
 80017ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b0:	f016 ff2a 	bl	8018608 <__aeabi_dsub>
 80017b4:	4602      	mov	r2, r0
 80017b6:	460b      	mov	r3, r1
 80017b8:	4610      	mov	r0, r2
 80017ba:	4619      	mov	r1, r3
 80017bc:	a31a      	add	r3, pc, #104	; (adr r3, 8001828 <DS3231_getMoonDay+0x298>)
 80017be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c2:	f017 fa03 	bl	8018bcc <__aeabi_ddiv>
 80017c6:	4602      	mov	r2, r0
 80017c8:	460b      	mov	r3, r1
 80017ca:	ec43 2b17 	vmov	d7, r2, r3
 80017ce:	eeb0 0a47 	vmov.f32	s0, s14
 80017d2:	eef0 0a67 	vmov.f32	s1, s15
 80017d6:	f7ff fea5 	bl	8001524 <normalize>
 80017da:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40
    moonDay = I * 29.53;
 80017de:	a314      	add	r3, pc, #80	; (adr r3, 8001830 <DS3231_getMoonDay+0x2a0>)
 80017e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017e4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80017e8:	f017 f8c6 	bl	8018978 <__aeabi_dmul>
 80017ec:	4602      	mov	r2, r0
 80017ee:	460b      	mov	r3, r1
 80017f0:	4610      	mov	r0, r2
 80017f2:	4619      	mov	r1, r3
 80017f4:	f017 fbb8 	bl	8018f68 <__aeabi_d2f>
 80017f8:	4603      	mov	r3, r0
 80017fa:	63fb      	str	r3, [r7, #60]	; 0x3c
    return moonDay;
 80017fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017fe:	ee07 3a90 	vmov	s15, r3
}
 8001802:	eeb0 0a67 	vmov.f32	s0, s15
 8001806:	3780      	adds	r7, #128	; 0x80
 8001808:	46bd      	mov	sp, r7
 800180a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800180e:	bf00      	nop
 8001810:	00000000 	.word	0x00000000
 8001814:	4076d400 	.word	0x4076d400
 8001818:	9999999a 	.word	0x9999999a
 800181c:	403e9999 	.word	0x403e9999
 8001820:	0ccccccd 	.word	0x0ccccccd
 8001824:	4142b42f 	.word	0x4142b42f
 8001828:	abcb41d5 	.word	0xabcb41d5
 800182c:	403d87d4 	.word	0x403d87d4
 8001830:	147ae148 	.word	0x147ae148
 8001834:	403d87ae 	.word	0x403d87ae
 8001838:	66666667 	.word	0x66666667
 800183c:	3fe00000 	.word	0x3fe00000
 8001840:	3fe80000 	.word	0x3fe80000
 8001844:	40430000 	.word	0x40430000
 8001848:	00231519 	.word	0x00231519

0800184c <map>:
#define WAIT_REMOTE_SENSOR_SEC 100
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
double map(uint16_t x, uint16_t in_min, uint16_t in_max, uint16_t out_min, uint16_t out_max) {
 800184c:	b590      	push	{r4, r7, lr}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	4604      	mov	r4, r0
 8001854:	4608      	mov	r0, r1
 8001856:	4611      	mov	r1, r2
 8001858:	461a      	mov	r2, r3
 800185a:	4623      	mov	r3, r4
 800185c:	80fb      	strh	r3, [r7, #6]
 800185e:	4603      	mov	r3, r0
 8001860:	80bb      	strh	r3, [r7, #4]
 8001862:	460b      	mov	r3, r1
 8001864:	807b      	strh	r3, [r7, #2]
 8001866:	4613      	mov	r3, r2
 8001868:	803b      	strh	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800186a:	88fa      	ldrh	r2, [r7, #6]
 800186c:	88bb      	ldrh	r3, [r7, #4]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	8b39      	ldrh	r1, [r7, #24]
 8001872:	883a      	ldrh	r2, [r7, #0]
 8001874:	1a8a      	subs	r2, r1, r2
 8001876:	fb03 f202 	mul.w	r2, r3, r2
 800187a:	8879      	ldrh	r1, [r7, #2]
 800187c:	88bb      	ldrh	r3, [r7, #4]
 800187e:	1acb      	subs	r3, r1, r3
 8001880:	fb92 f2f3 	sdiv	r2, r2, r3
 8001884:	883b      	ldrh	r3, [r7, #0]
 8001886:	4413      	add	r3, r2
 8001888:	4618      	mov	r0, r3
 800188a:	f017 f80b 	bl	80188a4 <__aeabi_i2d>
 800188e:	4602      	mov	r2, r0
 8001890:	460b      	mov	r3, r1
 8001892:	ec43 2b17 	vmov	d7, r2, r3
}
 8001896:	eeb0 0a47 	vmov.f32	s0, s14
 800189a:	eef0 0a67 	vmov.f32	s1, s15
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd90      	pop	{r4, r7, pc}

080018a4 <byteL>:

uint8_t byteL(uint16_t val) {
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	4603      	mov	r3, r0
 80018ac:	80fb      	strh	r3, [r7, #6]
	return (val & 0xFF);
 80018ae:	88fb      	ldrh	r3, [r7, #6]
 80018b0:	b2db      	uxtb	r3, r3
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	370c      	adds	r7, #12
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr

080018be <byteH>:

uint8_t byteH(uint16_t val) {
 80018be:	b480      	push	{r7}
 80018c0:	b083      	sub	sp, #12
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	4603      	mov	r3, r0
 80018c6:	80fb      	strh	r3, [r7, #6]
	return ((val >> 8) & 0xFF);
 80018c8:	88fb      	ldrh	r3, [r7, #6]
 80018ca:	0a1b      	lsrs	r3, r3, #8
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	b2db      	uxtb	r3, r3
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <byteS>:

uint16_t byteS(uint8_t byteL, uint8_t byteH) {
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	460a      	mov	r2, r1
 80018e6:	71fb      	strb	r3, [r7, #7]
 80018e8:	4613      	mov	r3, r2
 80018ea:	71bb      	strb	r3, [r7, #6]
	return (byteH << 8) | byteL;
 80018ec:	79bb      	ldrb	r3, [r7, #6]
 80018ee:	021b      	lsls	r3, r3, #8
 80018f0:	b21a      	sxth	r2, r3
 80018f2:	79fb      	ldrb	r3, [r7, #7]
 80018f4:	b21b      	sxth	r3, r3
 80018f6:	4313      	orrs	r3, r2
 80018f8:	b21b      	sxth	r3, r3
 80018fa:	b29b      	uxth	r3, r3
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <HAL_UART_RxCpltCallback>:

uint8_t rx_buffer[UART_RX_BUFFER_SIZE];
uint8_t rx_index = 0;
uint8_t rx_data;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a0b      	ldr	r2, [pc, #44]	; (8001944 <HAL_UART_RxCpltCallback+0x3c>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d10f      	bne.n	800193a <HAL_UART_RxCpltCallback+0x32>
		rx_buffer[rx_index++] = rx_data;
 800191a:	4b0b      	ldr	r3, [pc, #44]	; (8001948 <HAL_UART_RxCpltCallback+0x40>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	1c5a      	adds	r2, r3, #1
 8001920:	b2d1      	uxtb	r1, r2
 8001922:	4a09      	ldr	r2, [pc, #36]	; (8001948 <HAL_UART_RxCpltCallback+0x40>)
 8001924:	7011      	strb	r1, [r2, #0]
 8001926:	461a      	mov	r2, r3
 8001928:	4b08      	ldr	r3, [pc, #32]	; (800194c <HAL_UART_RxCpltCallback+0x44>)
 800192a:	7819      	ldrb	r1, [r3, #0]
 800192c:	4b08      	ldr	r3, [pc, #32]	; (8001950 <HAL_UART_RxCpltCallback+0x48>)
 800192e:	5499      	strb	r1, [r3, r2]
		HAL_UART_Receive_IT(&huart1, &rx_data, 1);
 8001930:	2201      	movs	r2, #1
 8001932:	4906      	ldr	r1, [pc, #24]	; (800194c <HAL_UART_RxCpltCallback+0x44>)
 8001934:	4807      	ldr	r0, [pc, #28]	; (8001954 <HAL_UART_RxCpltCallback+0x4c>)
 8001936:	f013 feb9 	bl	80156ac <HAL_UART_Receive_IT>
//		HAL_UART_Receive_DMA(&huart1, &rx_data, 1);
	}
}
 800193a:	bf00      	nop
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40011000 	.word	0x40011000
 8001948:	20000974 	.word	0x20000974
 800194c:	20000975 	.word	0x20000975
 8001950:	20000964 	.word	0x20000964
 8001954:	200004d8 	.word	0x200004d8

08001958 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001958:	b5f0      	push	{r4, r5, r6, r7, lr}
 800195a:	b0b1      	sub	sp, #196	; 0xc4
 800195c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800195e:	f004 fc81 	bl	8006264 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001962:	f001 ff2f 	bl	80037c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001966:	f002 f8ed 	bl	8003b44 <MX_GPIO_Init>
  MX_FSMC_Init();
 800196a:	f002 f9c5 	bl	8003cf8 <MX_FSMC_Init>
  MX_I2C1_Init();
 800196e:	f001 ffc7 	bl	8003900 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001972:	f002 f895 	bl	8003aa0 <MX_USART1_UART_Init>
  MX_SPI3_Init();
 8001976:	f002 f85d 	bl	8003a34 <MX_SPI3_Init>
  MX_SPI2_Init();
 800197a:	f002 f825 	bl	80039c8 <MX_SPI2_Init>
  MX_DMA_Init();
 800197e:	f002 f8b9 	bl	8003af4 <MX_DMA_Init>
  MX_DAC_Init();
 8001982:	f001 ff89 	bl	8003898 <MX_DAC_Init>
  MX_SPI1_Init();
 8001986:	f001 ffe9 	bl	800395c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
	LCD_Init();
 800198a:	f003 fcd1 	bl	8005330 <LCD_Init>
	XPT2046_Init();
 800198e:	f004 fb73 	bl	8006078 <XPT2046_Init>
	BME280_Init();
 8001992:	f7fe ff23 	bl	80007dc <BME280_Init>

//	temperature = BME280_getTemperature(-1);
//	humidity = BME280_getHumidity(-1);
//	pressure = (uint16_t)BME280_getPressure();

	LCD_Rect_Fill(0, 0, 800, 480, BLUE);
 8001996:	23ff      	movs	r3, #255	; 0xff
 8001998:	9300      	str	r3, [sp, #0]
 800199a:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 800199e:	f44f 7248 	mov.w	r2, #800	; 0x320
 80019a2:	2100      	movs	r1, #0
 80019a4:	2000      	movs	r0, #0
 80019a6:	f002 faef 	bl	8003f88 <LCD_Rect_Fill>
	LCD_Rect_Fill(1, 1, 798, 478, BLACK);
 80019aa:	2300      	movs	r3, #0
 80019ac:	9300      	str	r3, [sp, #0]
 80019ae:	f44f 73ef 	mov.w	r3, #478	; 0x1de
 80019b2:	f240 321e 	movw	r2, #798	; 0x31e
 80019b6:	2101      	movs	r1, #1
 80019b8:	2001      	movs	r0, #1
 80019ba:	f002 fae5 	bl	8003f88 <LCD_Rect_Fill>

	for (uint16_t i = 0; i < 155; i++) hT[i] = byteS(AT24XX_Read(i * 2 + 1000), AT24XX_Read(i * 2 + 1 + 1000));
 80019be:	2300      	movs	r3, #0
 80019c0:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
 80019c4:	e027      	b.n	8001a16 <main+0xbe>
 80019c6:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80019ca:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	005b      	lsls	r3, r3, #1
 80019d2:	b29b      	uxth	r3, r3
 80019d4:	4618      	mov	r0, r3
 80019d6:	f7fe fc5b 	bl	8000290 <AT24XX_Read>
 80019da:	4603      	mov	r3, r0
 80019dc:	461c      	mov	r4, r3
 80019de:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80019e2:	005b      	lsls	r3, r3, #1
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	f203 33e9 	addw	r3, r3, #1001	; 0x3e9
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7fe fc4f 	bl	8000290 <AT24XX_Read>
 80019f2:	4603      	mov	r3, r0
 80019f4:	4619      	mov	r1, r3
 80019f6:	4620      	mov	r0, r4
 80019f8:	f7ff ff70 	bl	80018dc <byteS>
 80019fc:	4603      	mov	r3, r0
 80019fe:	461a      	mov	r2, r3
 8001a00:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8001a04:	b211      	sxth	r1, r2
 8001a06:	4a87      	ldr	r2, [pc, #540]	; (8001c24 <main+0x2cc>)
 8001a08:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001a0c:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8001a10:	3301      	adds	r3, #1
 8001a12:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
 8001a16:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8001a1a:	2b9a      	cmp	r3, #154	; 0x9a
 8001a1c:	d9d3      	bls.n	80019c6 <main+0x6e>
	for (uint16_t i = 0; i < 155; i++) hH[i] = byteS(AT24XX_Read(i * 2 + 2000), AT24XX_Read(i * 2 + 1 + 2000));
 8001a1e:	2300      	movs	r3, #0
 8001a20:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8001a24:	e027      	b.n	8001a76 <main+0x11e>
 8001a26:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8001a2a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8001a2e:	b29b      	uxth	r3, r3
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7fe fc2b 	bl	8000290 <AT24XX_Read>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	461c      	mov	r4, r3
 8001a3e:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	f203 73d1 	addw	r3, r3, #2001	; 0x7d1
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7fe fc1f 	bl	8000290 <AT24XX_Read>
 8001a52:	4603      	mov	r3, r0
 8001a54:	4619      	mov	r1, r3
 8001a56:	4620      	mov	r0, r4
 8001a58:	f7ff ff40 	bl	80018dc <byteS>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	461a      	mov	r2, r3
 8001a60:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8001a64:	b211      	sxth	r1, r2
 8001a66:	4a70      	ldr	r2, [pc, #448]	; (8001c28 <main+0x2d0>)
 8001a68:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001a6c:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8001a70:	3301      	adds	r3, #1
 8001a72:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8001a76:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8001a7a:	2b9a      	cmp	r3, #154	; 0x9a
 8001a7c:	d9d3      	bls.n	8001a26 <main+0xce>
	for (uint16_t i = 0; i < 155; i++) hP[i] = byteS(AT24XX_Read(i * 2 + 3000), AT24XX_Read(i * 2 + 1 + 3000));
 8001a7e:	2300      	movs	r3, #0
 8001a80:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
 8001a84:	e027      	b.n	8001ad6 <main+0x17e>
 8001a86:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8001a8a:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7fe fbfb 	bl	8000290 <AT24XX_Read>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	461c      	mov	r4, r3
 8001a9e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8001aa2:	005b      	lsls	r3, r3, #1
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	f603 33b9 	addw	r3, r3, #3001	; 0xbb9
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7fe fbef 	bl	8000290 <AT24XX_Read>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4620      	mov	r0, r4
 8001ab8:	f7ff ff10 	bl	80018dc <byteS>
 8001abc:	4603      	mov	r3, r0
 8001abe:	461a      	mov	r2, r3
 8001ac0:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8001ac4:	b211      	sxth	r1, r2
 8001ac6:	4a59      	ldr	r2, [pc, #356]	; (8001c2c <main+0x2d4>)
 8001ac8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001acc:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
 8001ad6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8001ada:	2b9a      	cmp	r3, #154	; 0x9a
 8001adc:	d9d3      	bls.n	8001a86 <main+0x12e>


//	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);

	uint8_t uartTransmit[] = "UART OK\r\n";
 8001ade:	4a54      	ldr	r2, [pc, #336]	; (8001c30 <main+0x2d8>)
 8001ae0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001ae4:	ca07      	ldmia	r2, {r0, r1, r2}
 8001ae6:	c303      	stmia	r3!, {r0, r1}
 8001ae8:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, uartTransmit, sizeof(uartTransmit), 100);
 8001aea:	f107 017c 	add.w	r1, r7, #124	; 0x7c
 8001aee:	2364      	movs	r3, #100	; 0x64
 8001af0:	220a      	movs	r2, #10
 8001af2:	4850      	ldr	r0, [pc, #320]	; (8001c34 <main+0x2dc>)
 8001af4:	f013 fc61 	bl	80153ba <HAL_UART_Transmit>

	uint8_t uartTransmit_IT[] = "UART INTERRUPT OK\r\n";
 8001af8:	4b4f      	ldr	r3, [pc, #316]	; (8001c38 <main+0x2e0>)
 8001afa:	f107 0468 	add.w	r4, r7, #104	; 0x68
 8001afe:	461d      	mov	r5, r3
 8001b00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b04:	682b      	ldr	r3, [r5, #0]
 8001b06:	6023      	str	r3, [r4, #0]
	HAL_UART_Transmit_IT(&huart1, uartTransmit_IT, sizeof(uartTransmit_IT));
 8001b08:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001b0c:	2214      	movs	r2, #20
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4848      	ldr	r0, [pc, #288]	; (8001c34 <main+0x2dc>)
 8001b12:	f013 fd86 	bl	8015622 <HAL_UART_Transmit_IT>

//	uint8_t uartTransmit_DMA[] = "UART DMA OK\r\n";
//	HAL_UART_Transmit_DMA(&huart1, uartTransmit_DMA, sizeof(uartTransmit_DMA));

	HAL_UART_Receive_IT(&huart1, &rx_data, UART_RX_BUFFER_SIZE);
 8001b16:	2210      	movs	r2, #16
 8001b18:	4948      	ldr	r1, [pc, #288]	; (8001c3c <main+0x2e4>)
 8001b1a:	4846      	ldr	r0, [pc, #280]	; (8001c34 <main+0x2dc>)
 8001b1c:	f013 fdc6 	bl	80156ac <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{

		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5) == GPIO_PIN_SET) {
 8001b20:	2120      	movs	r1, #32
 8001b22:	4847      	ldr	r0, [pc, #284]	; (8001c40 <main+0x2e8>)
 8001b24:	f009 f838 	bl	800ab98 <HAL_GPIO_ReadPin>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d12c      	bne.n	8001b88 <main+0x230>

			uint16_t touchX = getX();
 8001b2e:	f004 fb65 	bl	80061fc <getX>
 8001b32:	4603      	mov	r3, r0
 8001b34:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
			uint16_t touchY = getY();
 8001b38:	f004 fb7a 	bl	8006230 <getY>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
			if (touchX && touchY && touchX != 0x0DB)
 8001b42:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d012      	beq.n	8001b70 <main+0x218>
 8001b4a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d00e      	beq.n	8001b70 <main+0x218>
 8001b52:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8001b56:	2bdb      	cmp	r3, #219	; 0xdb
 8001b58:	d00a      	beq.n	8001b70 <main+0x218>
			{
				LCD_Rect_Fill(touchX, touchY, 1, 1, WHITE);
 8001b5a:	f8b7 1086 	ldrh.w	r1, [r7, #134]	; 0x86
 8001b5e:	f8b7 0088 	ldrh.w	r0, [r7, #136]	; 0x88
 8001b62:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8001b66:	9300      	str	r3, [sp, #0]
 8001b68:	2301      	movs	r3, #1
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	f002 fa0c 	bl	8003f88 <LCD_Rect_Fill>
			}
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8001b70:	2201      	movs	r2, #1
 8001b72:	2180      	movs	r1, #128	; 0x80
 8001b74:	4833      	ldr	r0, [pc, #204]	; (8001c44 <main+0x2ec>)
 8001b76:	f009 f827 	bl	800abc8 <HAL_GPIO_WritePin>
			touchX = 0;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
			touchY = 0;
 8001b80:	2300      	movs	r3, #0
 8001b82:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
 8001b86:	e004      	b.n	8001b92 <main+0x23a>
		} else
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8001b88:	2200      	movs	r2, #0
 8001b8a:	2180      	movs	r1, #128	; 0x80
 8001b8c:	482d      	ldr	r0, [pc, #180]	; (8001c44 <main+0x2ec>)
 8001b8e:	f009 f81b 	bl	800abc8 <HAL_GPIO_WritePin>


		//		if (millis / 1000 % 2 == 0)
		////		else
		//			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
		rtcSec = DS3231_getSec();
 8001b92:	f7ff f911 	bl	8000db8 <DS3231_getSec>
 8001b96:	4603      	mov	r3, r0
 8001b98:	461a      	mov	r2, r3
 8001b9a:	4b2b      	ldr	r3, [pc, #172]	; (8001c48 <main+0x2f0>)
 8001b9c:	701a      	strb	r2, [r3, #0]

		char clockPrint[13];

		if (rtcSecLast != rtcSec) {
 8001b9e:	4b2b      	ldr	r3, [pc, #172]	; (8001c4c <main+0x2f4>)
 8001ba0:	781a      	ldrb	r2, [r3, #0]
 8001ba2:	4b29      	ldr	r3, [pc, #164]	; (8001c48 <main+0x2f0>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	429a      	cmp	r2, r3
 8001ba8:	d0ba      	beq.n	8001b20 <main+0x1c8>

			rtcMin = DS3231_getMin();
 8001baa:	f7ff f913 	bl	8000dd4 <DS3231_getMin>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	4b27      	ldr	r3, [pc, #156]	; (8001c50 <main+0x2f8>)
 8001bb4:	701a      	strb	r2, [r3, #0]

			LCD_Circle(170, 35, 8, 0, 1, ORANGE);
 8001bb6:	4b27      	ldr	r3, [pc, #156]	; (8001c54 <main+0x2fc>)
 8001bb8:	9301      	str	r3, [sp, #4]
 8001bba:	2301      	movs	r3, #1
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	2208      	movs	r2, #8
 8001bc2:	2123      	movs	r1, #35	; 0x23
 8001bc4:	20aa      	movs	r0, #170	; 0xaa
 8001bc6:	f002 fe23 	bl	8004810 <LCD_Circle>
			LCD_Circle(170, 75, 8, 0, 1, ORANGE);
 8001bca:	4b22      	ldr	r3, [pc, #136]	; (8001c54 <main+0x2fc>)
 8001bcc:	9301      	str	r3, [sp, #4]
 8001bce:	2301      	movs	r3, #1
 8001bd0:	9300      	str	r3, [sp, #0]
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	2208      	movs	r2, #8
 8001bd6:	214b      	movs	r1, #75	; 0x4b
 8001bd8:	20aa      	movs	r0, #170	; 0xaa
 8001bda:	f002 fe19 	bl	8004810 <LCD_Circle>

			if (rtcSec % 2 != 0) {
 8001bde:	4b1a      	ldr	r3, [pc, #104]	; (8001c48 <main+0x2f0>)
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d035      	beq.n	8001c58 <main+0x300>
				LCD_Circle(170, 35, 7, 1, 1, ORANGE);
 8001bec:	4b19      	ldr	r3, [pc, #100]	; (8001c54 <main+0x2fc>)
 8001bee:	9301      	str	r3, [sp, #4]
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	9300      	str	r3, [sp, #0]
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	2207      	movs	r2, #7
 8001bf8:	2123      	movs	r1, #35	; 0x23
 8001bfa:	20aa      	movs	r0, #170	; 0xaa
 8001bfc:	f002 fe08 	bl	8004810 <LCD_Circle>
				LCD_Circle(170, 75, 7, 1, 1, ORANGE);
 8001c00:	4b14      	ldr	r3, [pc, #80]	; (8001c54 <main+0x2fc>)
 8001c02:	9301      	str	r3, [sp, #4]
 8001c04:	2301      	movs	r3, #1
 8001c06:	9300      	str	r3, [sp, #0]
 8001c08:	2301      	movs	r3, #1
 8001c0a:	2207      	movs	r2, #7
 8001c0c:	214b      	movs	r1, #75	; 0x4b
 8001c0e:	20aa      	movs	r0, #170	; 0xaa
 8001c10:	f002 fdfe 	bl	8004810 <LCD_Circle>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001c14:	2200      	movs	r2, #0
 8001c16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c1a:	4809      	ldr	r0, [pc, #36]	; (8001c40 <main+0x2e8>)
 8001c1c:	f008 ffd4 	bl	800abc8 <HAL_GPIO_WritePin>
 8001c20:	e034      	b.n	8001c8c <main+0x334>
 8001c22:	bf00      	nop
 8001c24:	200005bc 	.word	0x200005bc
 8001c28:	200006f4 	.word	0x200006f4
 8001c2c:	2000082c 	.word	0x2000082c
 8001c30:	08051b08 	.word	0x08051b08
 8001c34:	200004d8 	.word	0x200004d8
 8001c38:	08051b14 	.word	0x08051b14
 8001c3c:	20000975 	.word	0x20000975
 8001c40:	40020800 	.word	0x40020800
 8001c44:	40020000 	.word	0x40020000
 8001c48:	2000056d 	.word	0x2000056d
 8001c4c:	20000000 	.word	0x20000000
 8001c50:	2000056e 	.word	0x2000056e
 8001c54:	00ffa500 	.word	0x00ffa500
			}
			else {
				LCD_Circle(170, 35, 7, 1, 1, BLACK);
 8001c58:	2300      	movs	r3, #0
 8001c5a:	9301      	str	r3, [sp, #4]
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	9300      	str	r3, [sp, #0]
 8001c60:	2301      	movs	r3, #1
 8001c62:	2207      	movs	r2, #7
 8001c64:	2123      	movs	r1, #35	; 0x23
 8001c66:	20aa      	movs	r0, #170	; 0xaa
 8001c68:	f002 fdd2 	bl	8004810 <LCD_Circle>
				LCD_Circle(170, 75, 7, 1, 1, BLACK);
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	9301      	str	r3, [sp, #4]
 8001c70:	2301      	movs	r3, #1
 8001c72:	9300      	str	r3, [sp, #0]
 8001c74:	2301      	movs	r3, #1
 8001c76:	2207      	movs	r2, #7
 8001c78:	214b      	movs	r1, #75	; 0x4b
 8001c7a:	20aa      	movs	r0, #170	; 0xaa
 8001c7c:	f002 fdc8 	bl	8004810 <LCD_Circle>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001c80:	2201      	movs	r2, #1
 8001c82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c86:	48bb      	ldr	r0, [pc, #748]	; (8001f74 <main+0x61c>)
 8001c88:	f008 ff9e 	bl	800abc8 <HAL_GPIO_WritePin>
			}

			if (rtcMinLast != rtcMin) {
 8001c8c:	4bba      	ldr	r3, [pc, #744]	; (8001f78 <main+0x620>)
 8001c8e:	781a      	ldrb	r2, [r3, #0]
 8001c90:	4bba      	ldr	r3, [pc, #744]	; (8001f7c <main+0x624>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	f001 8098 	beq.w	8002dca <main+0x1472>

				rtcHrs = DS3231_getHrs();
 8001c9a:	f7ff f8a9 	bl	8000df0 <DS3231_getHrs>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	4bb7      	ldr	r3, [pc, #732]	; (8001f80 <main+0x628>)
 8001ca4:	701a      	strb	r2, [r3, #0]

				sprintf(clockPrint, "%02d", rtcMinLast);
 8001ca6:	4bb4      	ldr	r3, [pc, #720]	; (8001f78 <main+0x620>)
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	461a      	mov	r2, r3
 8001cac:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001cb0:	49b4      	ldr	r1, [pc, #720]	; (8001f84 <main+0x62c>)
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f018 fa40 	bl	801a138 <siprintf>
				LCD_Font(178, 100, clockPrint, &DejaVu_Sans_128, 1, BLACK);
 8001cb8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	9301      	str	r3, [sp, #4]
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	9300      	str	r3, [sp, #0]
 8001cc4:	4bb0      	ldr	r3, [pc, #704]	; (8001f88 <main+0x630>)
 8001cc6:	2164      	movs	r1, #100	; 0x64
 8001cc8:	20b2      	movs	r0, #178	; 0xb2
 8001cca:	f003 fab7 	bl	800523c <LCD_Font>
				sprintf(clockPrint, "%02d", rtcMin);
 8001cce:	4bab      	ldr	r3, [pc, #684]	; (8001f7c <main+0x624>)
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001cd8:	49aa      	ldr	r1, [pc, #680]	; (8001f84 <main+0x62c>)
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f018 fa2c 	bl	801a138 <siprintf>
				LCD_Font(178, 100, clockPrint, &DejaVu_Sans_128, 1, ORANGE);
 8001ce0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001ce4:	4ba9      	ldr	r3, [pc, #676]	; (8001f8c <main+0x634>)
 8001ce6:	9301      	str	r3, [sp, #4]
 8001ce8:	2301      	movs	r3, #1
 8001cea:	9300      	str	r3, [sp, #0]
 8001cec:	4ba6      	ldr	r3, [pc, #664]	; (8001f88 <main+0x630>)
 8001cee:	2164      	movs	r1, #100	; 0x64
 8001cf0:	20b2      	movs	r0, #178	; 0xb2
 8001cf2:	f003 faa3 	bl	800523c <LCD_Font>

				if (rtcHrsLast != rtcHrs) {
 8001cf6:	4ba6      	ldr	r3, [pc, #664]	; (8001f90 <main+0x638>)
 8001cf8:	781a      	ldrb	r2, [r3, #0]
 8001cfa:	4ba1      	ldr	r3, [pc, #644]	; (8001f80 <main+0x628>)
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	f000 80fb 	beq.w	8001efa <main+0x5a2>

					rtcDay = DS3231_getDay();
 8001d04:	f7ff f882 	bl	8000e0c <DS3231_getDay>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	4ba1      	ldr	r3, [pc, #644]	; (8001f94 <main+0x63c>)
 8001d0e:	701a      	strb	r2, [r3, #0]
					rtcDate = DS3231_getDate();
 8001d10:	f7ff f88a 	bl	8000e28 <DS3231_getDate>
 8001d14:	4603      	mov	r3, r0
 8001d16:	461a      	mov	r2, r3
 8001d18:	4b9f      	ldr	r3, [pc, #636]	; (8001f98 <main+0x640>)
 8001d1a:	701a      	strb	r2, [r3, #0]
					rtcMonth = DS3231_getMonth();
 8001d1c:	f7ff f892 	bl	8000e44 <DS3231_getMonth>
 8001d20:	4603      	mov	r3, r0
 8001d22:	461a      	mov	r2, r3
 8001d24:	4b9d      	ldr	r3, [pc, #628]	; (8001f9c <main+0x644>)
 8001d26:	701a      	strb	r2, [r3, #0]
					rtcYear = DS3231_getYear();
 8001d28:	f7ff f89a 	bl	8000e60 <DS3231_getYear>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	461a      	mov	r2, r3
 8001d30:	4b9b      	ldr	r3, [pc, #620]	; (8001fa0 <main+0x648>)
 8001d32:	701a      	strb	r2, [r3, #0]

					sprintf(clockPrint, "%02d", rtcHrsLast);
 8001d34:	4b96      	ldr	r3, [pc, #600]	; (8001f90 <main+0x638>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	461a      	mov	r2, r3
 8001d3a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001d3e:	4991      	ldr	r1, [pc, #580]	; (8001f84 <main+0x62c>)
 8001d40:	4618      	mov	r0, r3
 8001d42:	f018 f9f9 	bl	801a138 <siprintf>
					LCD_Font(0, 100, clockPrint, &DejaVu_Sans_128, 1, BLACK);
 8001d46:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	9301      	str	r3, [sp, #4]
 8001d4e:	2301      	movs	r3, #1
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	4b8d      	ldr	r3, [pc, #564]	; (8001f88 <main+0x630>)
 8001d54:	2164      	movs	r1, #100	; 0x64
 8001d56:	2000      	movs	r0, #0
 8001d58:	f003 fa70 	bl	800523c <LCD_Font>
					sprintf(clockPrint, "%02d", rtcHrs);
 8001d5c:	4b88      	ldr	r3, [pc, #544]	; (8001f80 <main+0x628>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	461a      	mov	r2, r3
 8001d62:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001d66:	4987      	ldr	r1, [pc, #540]	; (8001f84 <main+0x62c>)
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f018 f9e5 	bl	801a138 <siprintf>
					LCD_Font(0, 100, clockPrint, &DejaVu_Sans_128, 1, ORANGE);
 8001d6e:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001d72:	4b86      	ldr	r3, [pc, #536]	; (8001f8c <main+0x634>)
 8001d74:	9301      	str	r3, [sp, #4]
 8001d76:	2301      	movs	r3, #1
 8001d78:	9300      	str	r3, [sp, #0]
 8001d7a:	4b83      	ldr	r3, [pc, #524]	; (8001f88 <main+0x630>)
 8001d7c:	2164      	movs	r1, #100	; 0x64
 8001d7e:	2000      	movs	r0, #0
 8001d80:	f003 fa5c 	bl	800523c <LCD_Font>

					if (rtcDayLast != rtcDay) {
 8001d84:	4b87      	ldr	r3, [pc, #540]	; (8001fa4 <main+0x64c>)
 8001d86:	781a      	ldrb	r2, [r3, #0]
 8001d88:	4b82      	ldr	r3, [pc, #520]	; (8001f94 <main+0x63c>)
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	f000 80a8 	beq.w	8001ee2 <main+0x58a>

						static const char* days[7] = { "MON", "TUE", "WED", "THU", "FRI", "SAT", "SUN" };
						LCD_Font(5, 140, days[(7 + rtcDay - 2) % 7], &DejaVu_Sans_48, 1, BLACK);
 8001d92:	4b80      	ldr	r3, [pc, #512]	; (8001f94 <main+0x63c>)
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	1d5a      	adds	r2, r3, #5
 8001d98:	4b83      	ldr	r3, [pc, #524]	; (8001fa8 <main+0x650>)
 8001d9a:	fb83 1302 	smull	r1, r3, r3, r2
 8001d9e:	4413      	add	r3, r2
 8001da0:	1099      	asrs	r1, r3, #2
 8001da2:	17d3      	asrs	r3, r2, #31
 8001da4:	1ac9      	subs	r1, r1, r3
 8001da6:	460b      	mov	r3, r1
 8001da8:	00db      	lsls	r3, r3, #3
 8001daa:	1a5b      	subs	r3, r3, r1
 8001dac:	1ad1      	subs	r1, r2, r3
 8001dae:	4b7f      	ldr	r3, [pc, #508]	; (8001fac <main+0x654>)
 8001db0:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 8001db4:	2300      	movs	r3, #0
 8001db6:	9301      	str	r3, [sp, #4]
 8001db8:	2301      	movs	r3, #1
 8001dba:	9300      	str	r3, [sp, #0]
 8001dbc:	4b7c      	ldr	r3, [pc, #496]	; (8001fb0 <main+0x658>)
 8001dbe:	218c      	movs	r1, #140	; 0x8c
 8001dc0:	2005      	movs	r0, #5
 8001dc2:	f003 fa3b 	bl	800523c <LCD_Font>
						LCD_Font(5, 140, days[(7 + rtcDay - 1) % 7], &DejaVu_Sans_48, 1, BLUE);
 8001dc6:	4b73      	ldr	r3, [pc, #460]	; (8001f94 <main+0x63c>)
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	1d9a      	adds	r2, r3, #6
 8001dcc:	4b76      	ldr	r3, [pc, #472]	; (8001fa8 <main+0x650>)
 8001dce:	fb83 1302 	smull	r1, r3, r3, r2
 8001dd2:	4413      	add	r3, r2
 8001dd4:	1099      	asrs	r1, r3, #2
 8001dd6:	17d3      	asrs	r3, r2, #31
 8001dd8:	1ac9      	subs	r1, r1, r3
 8001dda:	460b      	mov	r3, r1
 8001ddc:	00db      	lsls	r3, r3, #3
 8001dde:	1a5b      	subs	r3, r3, r1
 8001de0:	1ad1      	subs	r1, r2, r3
 8001de2:	4b72      	ldr	r3, [pc, #456]	; (8001fac <main+0x654>)
 8001de4:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 8001de8:	23ff      	movs	r3, #255	; 0xff
 8001dea:	9301      	str	r3, [sp, #4]
 8001dec:	2301      	movs	r3, #1
 8001dee:	9300      	str	r3, [sp, #0]
 8001df0:	4b6f      	ldr	r3, [pc, #444]	; (8001fb0 <main+0x658>)
 8001df2:	218c      	movs	r1, #140	; 0x8c
 8001df4:	2005      	movs	r0, #5
 8001df6:	f003 fa21 	bl	800523c <LCD_Font>

						static const char* months[12] = { "JAN", "FEB", "MAR", "APR", "MAY", "JUN", "JUL", "AUG", "SEP", "OCT", "NOV", "DEC" };

						LCD_Font(150, 140, months[(12 + rtcMonth - 2) % 12], &DejaVu_Sans_48, 1, BLACK);
 8001dfa:	4b68      	ldr	r3, [pc, #416]	; (8001f9c <main+0x644>)
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	f103 010a 	add.w	r1, r3, #10
 8001e02:	4b6c      	ldr	r3, [pc, #432]	; (8001fb4 <main+0x65c>)
 8001e04:	fb83 2301 	smull	r2, r3, r3, r1
 8001e08:	105a      	asrs	r2, r3, #1
 8001e0a:	17cb      	asrs	r3, r1, #31
 8001e0c:	1ad2      	subs	r2, r2, r3
 8001e0e:	4613      	mov	r3, r2
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	4413      	add	r3, r2
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	1aca      	subs	r2, r1, r3
 8001e18:	4b67      	ldr	r3, [pc, #412]	; (8001fb8 <main+0x660>)
 8001e1a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001e1e:	2300      	movs	r3, #0
 8001e20:	9301      	str	r3, [sp, #4]
 8001e22:	2301      	movs	r3, #1
 8001e24:	9300      	str	r3, [sp, #0]
 8001e26:	4b62      	ldr	r3, [pc, #392]	; (8001fb0 <main+0x658>)
 8001e28:	218c      	movs	r1, #140	; 0x8c
 8001e2a:	2096      	movs	r0, #150	; 0x96
 8001e2c:	f003 fa06 	bl	800523c <LCD_Font>
						LCD_Font(150, 140, months[(12 + rtcMonth - 1) % 12], &DejaVu_Sans_48, 1, CYAN);
 8001e30:	4b5a      	ldr	r3, [pc, #360]	; (8001f9c <main+0x644>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	f103 010b 	add.w	r1, r3, #11
 8001e38:	4b5e      	ldr	r3, [pc, #376]	; (8001fb4 <main+0x65c>)
 8001e3a:	fb83 2301 	smull	r2, r3, r3, r1
 8001e3e:	105a      	asrs	r2, r3, #1
 8001e40:	17cb      	asrs	r3, r1, #31
 8001e42:	1ad2      	subs	r2, r2, r3
 8001e44:	4613      	mov	r3, r2
 8001e46:	005b      	lsls	r3, r3, #1
 8001e48:	4413      	add	r3, r2
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	1aca      	subs	r2, r1, r3
 8001e4e:	4b5a      	ldr	r3, [pc, #360]	; (8001fb8 <main+0x660>)
 8001e50:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001e54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e58:	9301      	str	r3, [sp, #4]
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	9300      	str	r3, [sp, #0]
 8001e5e:	4b54      	ldr	r3, [pc, #336]	; (8001fb0 <main+0x658>)
 8001e60:	218c      	movs	r1, #140	; 0x8c
 8001e62:	2096      	movs	r0, #150	; 0x96
 8001e64:	f003 f9ea 	bl	800523c <LCD_Font>

						sprintf(clockPrint, "%02d-%02d-%02d", rtcDateLast, rtcMonthLast, rtcYearLast);
 8001e68:	4b54      	ldr	r3, [pc, #336]	; (8001fbc <main+0x664>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	4b54      	ldr	r3, [pc, #336]	; (8001fc0 <main+0x668>)
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	4619      	mov	r1, r3
 8001e74:	4b53      	ldr	r3, [pc, #332]	; (8001fc4 <main+0x66c>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8001e7c:	9300      	str	r3, [sp, #0]
 8001e7e:	460b      	mov	r3, r1
 8001e80:	4951      	ldr	r1, [pc, #324]	; (8001fc8 <main+0x670>)
 8001e82:	f018 f959 	bl	801a138 <siprintf>
						LCD_Font(250, 140, clockPrint, &DejaVu_Sans_48, 1, BLACK);
 8001e86:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	9301      	str	r3, [sp, #4]
 8001e8e:	2301      	movs	r3, #1
 8001e90:	9300      	str	r3, [sp, #0]
 8001e92:	4b47      	ldr	r3, [pc, #284]	; (8001fb0 <main+0x658>)
 8001e94:	218c      	movs	r1, #140	; 0x8c
 8001e96:	20fa      	movs	r0, #250	; 0xfa
 8001e98:	f003 f9d0 	bl	800523c <LCD_Font>
						sprintf(clockPrint, "%02d-%02d-%02d", rtcDate, rtcMonth, rtcYear);
 8001e9c:	4b3e      	ldr	r3, [pc, #248]	; (8001f98 <main+0x640>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	4b3e      	ldr	r3, [pc, #248]	; (8001f9c <main+0x644>)
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4b3d      	ldr	r3, [pc, #244]	; (8001fa0 <main+0x648>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8001eb0:	9300      	str	r3, [sp, #0]
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	4944      	ldr	r1, [pc, #272]	; (8001fc8 <main+0x670>)
 8001eb6:	f018 f93f 	bl	801a138 <siprintf>
						LCD_Font(250, 140, clockPrint, &DejaVu_Sans_48, 1, CYAN);
 8001eba:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001ebe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ec2:	9301      	str	r3, [sp, #4]
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	9300      	str	r3, [sp, #0]
 8001ec8:	4b39      	ldr	r3, [pc, #228]	; (8001fb0 <main+0x658>)
 8001eca:	218c      	movs	r1, #140	; 0x8c
 8001ecc:	20fa      	movs	r0, #250	; 0xfa
 8001ece:	f003 f9b5 	bl	800523c <LCD_Font>

						rtcDayLast = rtcDay;
 8001ed2:	4b30      	ldr	r3, [pc, #192]	; (8001f94 <main+0x63c>)
 8001ed4:	781a      	ldrb	r2, [r3, #0]
 8001ed6:	4b33      	ldr	r3, [pc, #204]	; (8001fa4 <main+0x64c>)
 8001ed8:	701a      	strb	r2, [r3, #0]
						rtcDateLast = rtcDate;
 8001eda:	4b2f      	ldr	r3, [pc, #188]	; (8001f98 <main+0x640>)
 8001edc:	781a      	ldrb	r2, [r3, #0]
 8001ede:	4b37      	ldr	r3, [pc, #220]	; (8001fbc <main+0x664>)
 8001ee0:	701a      	strb	r2, [r3, #0]
					}
					rtcMonthLast = rtcMonth;
 8001ee2:	4b2e      	ldr	r3, [pc, #184]	; (8001f9c <main+0x644>)
 8001ee4:	781a      	ldrb	r2, [r3, #0]
 8001ee6:	4b36      	ldr	r3, [pc, #216]	; (8001fc0 <main+0x668>)
 8001ee8:	701a      	strb	r2, [r3, #0]
					rtcYearLast = rtcYear;
 8001eea:	4b2d      	ldr	r3, [pc, #180]	; (8001fa0 <main+0x648>)
 8001eec:	781a      	ldrb	r2, [r3, #0]
 8001eee:	4b35      	ldr	r3, [pc, #212]	; (8001fc4 <main+0x66c>)
 8001ef0:	701a      	strb	r2, [r3, #0]
					rtcHrsLast = rtcHrs;
 8001ef2:	4b23      	ldr	r3, [pc, #140]	; (8001f80 <main+0x628>)
 8001ef4:	781a      	ldrb	r2, [r3, #0]
 8001ef6:	4b26      	ldr	r3, [pc, #152]	; (8001f90 <main+0x638>)
 8001ef8:	701a      	strb	r2, [r3, #0]
				}
				rtcMinLast = rtcMin;
 8001efa:	4b20      	ldr	r3, [pc, #128]	; (8001f7c <main+0x624>)
 8001efc:	781a      	ldrb	r2, [r3, #0]
 8001efe:	4b1e      	ldr	r3, [pc, #120]	; (8001f78 <main+0x620>)
 8001f00:	701a      	strb	r2, [r3, #0]
				temperature = BME280_getTemperature(-1);
 8001f02:	f04f 30ff 	mov.w	r0, #4294967295
 8001f06:	f7fe fa6f 	bl	80003e8 <BME280_getTemperature>
 8001f0a:	ee10 3a10 	vmov	r3, s0
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f016 fcda 	bl	80188c8 <__aeabi_f2d>
 8001f14:	4602      	mov	r2, r0
 8001f16:	460b      	mov	r3, r1
 8001f18:	492c      	ldr	r1, [pc, #176]	; (8001fcc <main+0x674>)
 8001f1a:	e9c1 2300 	strd	r2, r3, [r1]
				humidity = BME280_getHumidity(-1);
 8001f1e:	f04f 30ff 	mov.w	r0, #4294967295
 8001f22:	f7fe fad9 	bl	80004d8 <BME280_getHumidity>
 8001f26:	ee10 3a10 	vmov	r3, s0
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f016 fccc 	bl	80188c8 <__aeabi_f2d>
 8001f30:	4602      	mov	r2, r0
 8001f32:	460b      	mov	r3, r1
 8001f34:	4926      	ldr	r1, [pc, #152]	; (8001fd0 <main+0x678>)
 8001f36:	e9c1 2300 	strd	r2, r3, [r1]
				pressure = (uint16_t)BME280_getPressure();
 8001f3a:	f7fe fb6d 	bl	8000618 <BME280_getPressure>
 8001f3e:	eef0 7a40 	vmov.f32	s15, s0
 8001f42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f46:	ee17 3a90 	vmov	r3, s15
 8001f4a:	b29a      	uxth	r2, r3
 8001f4c:	4b21      	ldr	r3, [pc, #132]	; (8001fd4 <main+0x67c>)
 8001f4e:	801a      	strh	r2, [r3, #0]

				if (pressure > 900 && pressure < 1100 && temperature < 85 && temperature > -40 && humidity > 0 && humidity < 100) {
 8001f50:	4b20      	ldr	r3, [pc, #128]	; (8001fd4 <main+0x67c>)
 8001f52:	881b      	ldrh	r3, [r3, #0]
 8001f54:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8001f58:	f240 8737 	bls.w	8002dca <main+0x1472>
 8001f5c:	4b1d      	ldr	r3, [pc, #116]	; (8001fd4 <main+0x67c>)
 8001f5e:	881b      	ldrh	r3, [r3, #0]
 8001f60:	f240 424b 	movw	r2, #1099	; 0x44b
 8001f64:	4293      	cmp	r3, r2
 8001f66:	f200 8730 	bhi.w	8002dca <main+0x1472>
 8001f6a:	4b18      	ldr	r3, [pc, #96]	; (8001fcc <main+0x674>)
 8001f6c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f70:	e032      	b.n	8001fd8 <main+0x680>
 8001f72:	bf00      	nop
 8001f74:	40020800 	.word	0x40020800
 8001f78:	20000001 	.word	0x20000001
 8001f7c:	2000056e 	.word	0x2000056e
 8001f80:	2000056f 	.word	0x2000056f
 8001f84:	08051aac 	.word	0x08051aac
 8001f88:	08051a68 	.word	0x08051a68
 8001f8c:	00ffa500 	.word	0x00ffa500
 8001f90:	20000002 	.word	0x20000002
 8001f94:	20000570 	.word	0x20000570
 8001f98:	20000571 	.word	0x20000571
 8001f9c:	20000572 	.word	0x20000572
 8001fa0:	20000573 	.word	0x20000573
 8001fa4:	20000574 	.word	0x20000574
 8001fa8:	92492493 	.word	0x92492493
 8001fac:	20000008 	.word	0x20000008
 8001fb0:	080293d0 	.word	0x080293d0
 8001fb4:	2aaaaaab 	.word	0x2aaaaaab
 8001fb8:	20000024 	.word	0x20000024
 8001fbc:	20000575 	.word	0x20000575
 8001fc0:	20000576 	.word	0x20000576
 8001fc4:	20000577 	.word	0x20000577
 8001fc8:	08051ab4 	.word	0x08051ab4
 8001fcc:	20000578 	.word	0x20000578
 8001fd0:	20000588 	.word	0x20000588
 8001fd4:	200005b8 	.word	0x200005b8
 8001fd8:	f04f 0200 	mov.w	r2, #0
 8001fdc:	4b8a      	ldr	r3, [pc, #552]	; (8002208 <main+0x8b0>)
 8001fde:	f016 ff3d 	bl	8018e5c <__aeabi_dcmplt>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	f000 86f0 	beq.w	8002dca <main+0x1472>
 8001fea:	4b88      	ldr	r3, [pc, #544]	; (800220c <main+0x8b4>)
 8001fec:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ff0:	f04f 0200 	mov.w	r2, #0
 8001ff4:	4b86      	ldr	r3, [pc, #536]	; (8002210 <main+0x8b8>)
 8001ff6:	f016 ff4f 	bl	8018e98 <__aeabi_dcmpgt>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	f000 86e4 	beq.w	8002dca <main+0x1472>
 8002002:	4b84      	ldr	r3, [pc, #528]	; (8002214 <main+0x8bc>)
 8002004:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002008:	f04f 0200 	mov.w	r2, #0
 800200c:	f04f 0300 	mov.w	r3, #0
 8002010:	f016 ff42 	bl	8018e98 <__aeabi_dcmpgt>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	f000 86d7 	beq.w	8002dca <main+0x1472>
 800201c:	4b7d      	ldr	r3, [pc, #500]	; (8002214 <main+0x8bc>)
 800201e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002022:	f04f 0200 	mov.w	r2, #0
 8002026:	4b7c      	ldr	r3, [pc, #496]	; (8002218 <main+0x8c0>)
 8002028:	f016 ff18 	bl	8018e5c <__aeabi_dcmplt>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	f000 86cb 	beq.w	8002dca <main+0x1472>

					if (temperature != temperatureLast) {
 8002034:	4b75      	ldr	r3, [pc, #468]	; (800220c <main+0x8b4>)
 8002036:	e9d3 0100 	ldrd	r0, r1, [r3]
 800203a:	4b78      	ldr	r3, [pc, #480]	; (800221c <main+0x8c4>)
 800203c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002040:	f016 ff02 	bl	8018e48 <__aeabi_dcmpeq>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	f040 8120 	bne.w	800228c <main+0x934>

						char weatherPrintT[8];

						if (temperatureLast >= 10 || (temperatureLast < 0 && temperatureLast > -10)) {
 800204c:	4b73      	ldr	r3, [pc, #460]	; (800221c <main+0x8c4>)
 800204e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002052:	f04f 0200 	mov.w	r2, #0
 8002056:	4b72      	ldr	r3, [pc, #456]	; (8002220 <main+0x8c8>)
 8002058:	f016 ff14 	bl	8018e84 <__aeabi_dcmpge>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d116      	bne.n	8002090 <main+0x738>
 8002062:	4b6e      	ldr	r3, [pc, #440]	; (800221c <main+0x8c4>)
 8002064:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002068:	f04f 0200 	mov.w	r2, #0
 800206c:	f04f 0300 	mov.w	r3, #0
 8002070:	f016 fef4 	bl	8018e5c <__aeabi_dcmplt>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d01c      	beq.n	80020b4 <main+0x75c>
 800207a:	4b68      	ldr	r3, [pc, #416]	; (800221c <main+0x8c4>)
 800207c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002080:	f04f 0200 	mov.w	r2, #0
 8002084:	4b67      	ldr	r3, [pc, #412]	; (8002224 <main+0x8cc>)
 8002086:	f016 ff07 	bl	8018e98 <__aeabi_dcmpgt>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d011      	beq.n	80020b4 <main+0x75c>
							sprintf(weatherPrintT, "%.1f'C", temperatureLast);
 8002090:	4b62      	ldr	r3, [pc, #392]	; (800221c <main+0x8c4>)
 8002092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002096:	1d38      	adds	r0, r7, #4
 8002098:	4963      	ldr	r1, [pc, #396]	; (8002228 <main+0x8d0>)
 800209a:	f018 f84d 	bl	801a138 <siprintf>
							LCD_Font(1, 187, weatherPrintT, &DejaVu_Sans_48, 1, BLACK);
 800209e:	1d3a      	adds	r2, r7, #4
 80020a0:	2300      	movs	r3, #0
 80020a2:	9301      	str	r3, [sp, #4]
 80020a4:	2301      	movs	r3, #1
 80020a6:	9300      	str	r3, [sp, #0]
 80020a8:	4b60      	ldr	r3, [pc, #384]	; (800222c <main+0x8d4>)
 80020aa:	21bb      	movs	r1, #187	; 0xbb
 80020ac:	2001      	movs	r0, #1
 80020ae:	f003 f8c5 	bl	800523c <LCD_Font>
 80020b2:	e04c      	b.n	800214e <main+0x7f6>
						}
						else if (temperatureLast < 10 && temperatureLast > 0) {
 80020b4:	4b59      	ldr	r3, [pc, #356]	; (800221c <main+0x8c4>)
 80020b6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020ba:	f04f 0200 	mov.w	r2, #0
 80020be:	4b58      	ldr	r3, [pc, #352]	; (8002220 <main+0x8c8>)
 80020c0:	f016 fecc 	bl	8018e5c <__aeabi_dcmplt>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d01d      	beq.n	8002106 <main+0x7ae>
 80020ca:	4b54      	ldr	r3, [pc, #336]	; (800221c <main+0x8c4>)
 80020cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020d0:	f04f 0200 	mov.w	r2, #0
 80020d4:	f04f 0300 	mov.w	r3, #0
 80020d8:	f016 fede 	bl	8018e98 <__aeabi_dcmpgt>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d011      	beq.n	8002106 <main+0x7ae>
							sprintf(weatherPrintT, "%.1f'C", temperatureLast);
 80020e2:	4b4e      	ldr	r3, [pc, #312]	; (800221c <main+0x8c4>)
 80020e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020e8:	1d38      	adds	r0, r7, #4
 80020ea:	494f      	ldr	r1, [pc, #316]	; (8002228 <main+0x8d0>)
 80020ec:	f018 f824 	bl	801a138 <siprintf>
							LCD_Font(27, 187, weatherPrintT, &DejaVu_Sans_48, 1, BLACK);
 80020f0:	1d3a      	adds	r2, r7, #4
 80020f2:	2300      	movs	r3, #0
 80020f4:	9301      	str	r3, [sp, #4]
 80020f6:	2301      	movs	r3, #1
 80020f8:	9300      	str	r3, [sp, #0]
 80020fa:	4b4c      	ldr	r3, [pc, #304]	; (800222c <main+0x8d4>)
 80020fc:	21bb      	movs	r1, #187	; 0xbb
 80020fe:	201b      	movs	r0, #27
 8002100:	f003 f89c 	bl	800523c <LCD_Font>
 8002104:	e023      	b.n	800214e <main+0x7f6>
						}
						else if (temperatureLast <= -10) {
 8002106:	4b45      	ldr	r3, [pc, #276]	; (800221c <main+0x8c4>)
 8002108:	e9d3 0100 	ldrd	r0, r1, [r3]
 800210c:	f04f 0200 	mov.w	r2, #0
 8002110:	4b44      	ldr	r3, [pc, #272]	; (8002224 <main+0x8cc>)
 8002112:	f016 fead 	bl	8018e70 <__aeabi_dcmple>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d018      	beq.n	800214e <main+0x7f6>
							sprintf(weatherPrintT, "%2d'C", (int8_t)temperatureLast);
 800211c:	4b3f      	ldr	r3, [pc, #252]	; (800221c <main+0x8c4>)
 800211e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002122:	4610      	mov	r0, r2
 8002124:	4619      	mov	r1, r3
 8002126:	f016 fed7 	bl	8018ed8 <__aeabi_d2iz>
 800212a:	4603      	mov	r3, r0
 800212c:	b25b      	sxtb	r3, r3
 800212e:	461a      	mov	r2, r3
 8002130:	1d3b      	adds	r3, r7, #4
 8002132:	493f      	ldr	r1, [pc, #252]	; (8002230 <main+0x8d8>)
 8002134:	4618      	mov	r0, r3
 8002136:	f017 ffff 	bl	801a138 <siprintf>
							LCD_Font(1, 187, weatherPrintT, &DejaVu_Sans_48, 1, BLACK);
 800213a:	1d3a      	adds	r2, r7, #4
 800213c:	2300      	movs	r3, #0
 800213e:	9301      	str	r3, [sp, #4]
 8002140:	2301      	movs	r3, #1
 8002142:	9300      	str	r3, [sp, #0]
 8002144:	4b39      	ldr	r3, [pc, #228]	; (800222c <main+0x8d4>)
 8002146:	21bb      	movs	r1, #187	; 0xbb
 8002148:	2001      	movs	r0, #1
 800214a:	f003 f877 	bl	800523c <LCD_Font>
						}

						if (temperature >= 10 || (temperature < 0 && temperature > -10)) {
 800214e:	4b2f      	ldr	r3, [pc, #188]	; (800220c <main+0x8b4>)
 8002150:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002154:	f04f 0200 	mov.w	r2, #0
 8002158:	4b31      	ldr	r3, [pc, #196]	; (8002220 <main+0x8c8>)
 800215a:	f016 fe93 	bl	8018e84 <__aeabi_dcmpge>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d116      	bne.n	8002192 <main+0x83a>
 8002164:	4b29      	ldr	r3, [pc, #164]	; (800220c <main+0x8b4>)
 8002166:	e9d3 0100 	ldrd	r0, r1, [r3]
 800216a:	f04f 0200 	mov.w	r2, #0
 800216e:	f04f 0300 	mov.w	r3, #0
 8002172:	f016 fe73 	bl	8018e5c <__aeabi_dcmplt>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d01c      	beq.n	80021b6 <main+0x85e>
 800217c:	4b23      	ldr	r3, [pc, #140]	; (800220c <main+0x8b4>)
 800217e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002182:	f04f 0200 	mov.w	r2, #0
 8002186:	4b27      	ldr	r3, [pc, #156]	; (8002224 <main+0x8cc>)
 8002188:	f016 fe86 	bl	8018e98 <__aeabi_dcmpgt>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d011      	beq.n	80021b6 <main+0x85e>
							sprintf(weatherPrintT, "%.1f'C", temperature);
 8002192:	4b1e      	ldr	r3, [pc, #120]	; (800220c <main+0x8b4>)
 8002194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002198:	1d38      	adds	r0, r7, #4
 800219a:	4923      	ldr	r1, [pc, #140]	; (8002228 <main+0x8d0>)
 800219c:	f017 ffcc 	bl	801a138 <siprintf>
							LCD_Font(1, 187, weatherPrintT, &DejaVu_Sans_48, 1, ORANGE);
 80021a0:	1d3a      	adds	r2, r7, #4
 80021a2:	4b24      	ldr	r3, [pc, #144]	; (8002234 <main+0x8dc>)
 80021a4:	9301      	str	r3, [sp, #4]
 80021a6:	2301      	movs	r3, #1
 80021a8:	9300      	str	r3, [sp, #0]
 80021aa:	4b20      	ldr	r3, [pc, #128]	; (800222c <main+0x8d4>)
 80021ac:	21bb      	movs	r1, #187	; 0xbb
 80021ae:	2001      	movs	r0, #1
 80021b0:	f003 f844 	bl	800523c <LCD_Font>
 80021b4:	e064      	b.n	8002280 <main+0x928>
						}
						else if (temperature < 10 && temperature > 0) {
 80021b6:	4b15      	ldr	r3, [pc, #84]	; (800220c <main+0x8b4>)
 80021b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021bc:	f04f 0200 	mov.w	r2, #0
 80021c0:	4b17      	ldr	r3, [pc, #92]	; (8002220 <main+0x8c8>)
 80021c2:	f016 fe4b 	bl	8018e5c <__aeabi_dcmplt>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d035      	beq.n	8002238 <main+0x8e0>
 80021cc:	4b0f      	ldr	r3, [pc, #60]	; (800220c <main+0x8b4>)
 80021ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021d2:	f04f 0200 	mov.w	r2, #0
 80021d6:	f04f 0300 	mov.w	r3, #0
 80021da:	f016 fe5d 	bl	8018e98 <__aeabi_dcmpgt>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d029      	beq.n	8002238 <main+0x8e0>
							sprintf(weatherPrintT, "%.1f'C", temperature);
 80021e4:	4b09      	ldr	r3, [pc, #36]	; (800220c <main+0x8b4>)
 80021e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ea:	1d38      	adds	r0, r7, #4
 80021ec:	490e      	ldr	r1, [pc, #56]	; (8002228 <main+0x8d0>)
 80021ee:	f017 ffa3 	bl	801a138 <siprintf>
							LCD_Font(27, 187, weatherPrintT, &DejaVu_Sans_48, 1, ORANGE);
 80021f2:	1d3a      	adds	r2, r7, #4
 80021f4:	4b0f      	ldr	r3, [pc, #60]	; (8002234 <main+0x8dc>)
 80021f6:	9301      	str	r3, [sp, #4]
 80021f8:	2301      	movs	r3, #1
 80021fa:	9300      	str	r3, [sp, #0]
 80021fc:	4b0b      	ldr	r3, [pc, #44]	; (800222c <main+0x8d4>)
 80021fe:	21bb      	movs	r1, #187	; 0xbb
 8002200:	201b      	movs	r0, #27
 8002202:	f003 f81b 	bl	800523c <LCD_Font>
 8002206:	e03b      	b.n	8002280 <main+0x928>
 8002208:	40554000 	.word	0x40554000
 800220c:	20000578 	.word	0x20000578
 8002210:	c0440000 	.word	0xc0440000
 8002214:	20000588 	.word	0x20000588
 8002218:	40590000 	.word	0x40590000
 800221c:	20000580 	.word	0x20000580
 8002220:	40240000 	.word	0x40240000
 8002224:	c0240000 	.word	0xc0240000
 8002228:	08051ac4 	.word	0x08051ac4
 800222c:	080293d0 	.word	0x080293d0
 8002230:	08051acc 	.word	0x08051acc
 8002234:	00ffa500 	.word	0x00ffa500
						}
						else if (temperature <= -10) {
 8002238:	4ba4      	ldr	r3, [pc, #656]	; (80024cc <main+0xb74>)
 800223a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800223e:	f04f 0200 	mov.w	r2, #0
 8002242:	4ba3      	ldr	r3, [pc, #652]	; (80024d0 <main+0xb78>)
 8002244:	f016 fe14 	bl	8018e70 <__aeabi_dcmple>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d018      	beq.n	8002280 <main+0x928>
							sprintf(weatherPrintT, "%2d'C", (int8_t)temperature);
 800224e:	4b9f      	ldr	r3, [pc, #636]	; (80024cc <main+0xb74>)
 8002250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002254:	4610      	mov	r0, r2
 8002256:	4619      	mov	r1, r3
 8002258:	f016 fe3e 	bl	8018ed8 <__aeabi_d2iz>
 800225c:	4603      	mov	r3, r0
 800225e:	b25b      	sxtb	r3, r3
 8002260:	461a      	mov	r2, r3
 8002262:	1d3b      	adds	r3, r7, #4
 8002264:	499b      	ldr	r1, [pc, #620]	; (80024d4 <main+0xb7c>)
 8002266:	4618      	mov	r0, r3
 8002268:	f017 ff66 	bl	801a138 <siprintf>
							LCD_Font(1, 187, weatherPrintT, &DejaVu_Sans_48, 1, ORANGE);
 800226c:	1d3a      	adds	r2, r7, #4
 800226e:	4b9a      	ldr	r3, [pc, #616]	; (80024d8 <main+0xb80>)
 8002270:	9301      	str	r3, [sp, #4]
 8002272:	2301      	movs	r3, #1
 8002274:	9300      	str	r3, [sp, #0]
 8002276:	4b99      	ldr	r3, [pc, #612]	; (80024dc <main+0xb84>)
 8002278:	21bb      	movs	r1, #187	; 0xbb
 800227a:	2001      	movs	r0, #1
 800227c:	f002 ffde 	bl	800523c <LCD_Font>
						}

						temperatureLast = temperature;
 8002280:	4b92      	ldr	r3, [pc, #584]	; (80024cc <main+0xb74>)
 8002282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002286:	4996      	ldr	r1, [pc, #600]	; (80024e0 <main+0xb88>)
 8002288:	e9c1 2300 	strd	r2, r3, [r1]
					}

					if (humidity != humidityLast) {
 800228c:	4b95      	ldr	r3, [pc, #596]	; (80024e4 <main+0xb8c>)
 800228e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002292:	4b95      	ldr	r3, [pc, #596]	; (80024e8 <main+0xb90>)
 8002294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002298:	f016 fdd6 	bl	8018e48 <__aeabi_dcmpeq>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d15b      	bne.n	800235a <main+0xa02>

						char weatherPrintH[7];

						sprintf(weatherPrintH, "%.1f'H", humidityLast);
 80022a2:	4b91      	ldr	r3, [pc, #580]	; (80024e8 <main+0xb90>)
 80022a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022a8:	f107 000c 	add.w	r0, r7, #12
 80022ac:	498f      	ldr	r1, [pc, #572]	; (80024ec <main+0xb94>)
 80022ae:	f017 ff43 	bl	801a138 <siprintf>
						if (humidityLast >= 10)
 80022b2:	4b8d      	ldr	r3, [pc, #564]	; (80024e8 <main+0xb90>)
 80022b4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80022b8:	f04f 0200 	mov.w	r2, #0
 80022bc:	4b8c      	ldr	r3, [pc, #560]	; (80024f0 <main+0xb98>)
 80022be:	f016 fde1 	bl	8018e84 <__aeabi_dcmpge>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d00b      	beq.n	80022e0 <main+0x988>
							LCD_Font(160, 187, weatherPrintH, &DejaVu_Sans_48, 1, BLACK);
 80022c8:	f107 020c 	add.w	r2, r7, #12
 80022cc:	2300      	movs	r3, #0
 80022ce:	9301      	str	r3, [sp, #4]
 80022d0:	2301      	movs	r3, #1
 80022d2:	9300      	str	r3, [sp, #0]
 80022d4:	4b81      	ldr	r3, [pc, #516]	; (80024dc <main+0xb84>)
 80022d6:	21bb      	movs	r1, #187	; 0xbb
 80022d8:	20a0      	movs	r0, #160	; 0xa0
 80022da:	f002 ffaf 	bl	800523c <LCD_Font>
 80022de:	e00a      	b.n	80022f6 <main+0x99e>
						else LCD_Font(186, 187, weatherPrintH, &DejaVu_Sans_48, 1, BLACK);
 80022e0:	f107 020c 	add.w	r2, r7, #12
 80022e4:	2300      	movs	r3, #0
 80022e6:	9301      	str	r3, [sp, #4]
 80022e8:	2301      	movs	r3, #1
 80022ea:	9300      	str	r3, [sp, #0]
 80022ec:	4b7b      	ldr	r3, [pc, #492]	; (80024dc <main+0xb84>)
 80022ee:	21bb      	movs	r1, #187	; 0xbb
 80022f0:	20ba      	movs	r0, #186	; 0xba
 80022f2:	f002 ffa3 	bl	800523c <LCD_Font>

						sprintf(weatherPrintH, "%.1f'H", humidity);
 80022f6:	4b7b      	ldr	r3, [pc, #492]	; (80024e4 <main+0xb8c>)
 80022f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022fc:	f107 000c 	add.w	r0, r7, #12
 8002300:	497a      	ldr	r1, [pc, #488]	; (80024ec <main+0xb94>)
 8002302:	f017 ff19 	bl	801a138 <siprintf>
						if (humidity >= 10)
 8002306:	4b77      	ldr	r3, [pc, #476]	; (80024e4 <main+0xb8c>)
 8002308:	e9d3 0100 	ldrd	r0, r1, [r3]
 800230c:	f04f 0200 	mov.w	r2, #0
 8002310:	4b77      	ldr	r3, [pc, #476]	; (80024f0 <main+0xb98>)
 8002312:	f016 fdb7 	bl	8018e84 <__aeabi_dcmpge>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d00c      	beq.n	8002336 <main+0x9de>
							LCD_Font(160, 187, weatherPrintH, &DejaVu_Sans_48, 1, CYAN);
 800231c:	f107 020c 	add.w	r2, r7, #12
 8002320:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002324:	9301      	str	r3, [sp, #4]
 8002326:	2301      	movs	r3, #1
 8002328:	9300      	str	r3, [sp, #0]
 800232a:	4b6c      	ldr	r3, [pc, #432]	; (80024dc <main+0xb84>)
 800232c:	21bb      	movs	r1, #187	; 0xbb
 800232e:	20a0      	movs	r0, #160	; 0xa0
 8002330:	f002 ff84 	bl	800523c <LCD_Font>
 8002334:	e00b      	b.n	800234e <main+0x9f6>
						else LCD_Font(186, 187, weatherPrintH, &DejaVu_Sans_48, 1, CYAN);
 8002336:	f107 020c 	add.w	r2, r7, #12
 800233a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800233e:	9301      	str	r3, [sp, #4]
 8002340:	2301      	movs	r3, #1
 8002342:	9300      	str	r3, [sp, #0]
 8002344:	4b65      	ldr	r3, [pc, #404]	; (80024dc <main+0xb84>)
 8002346:	21bb      	movs	r1, #187	; 0xbb
 8002348:	20ba      	movs	r0, #186	; 0xba
 800234a:	f002 ff77 	bl	800523c <LCD_Font>

						humidityLast = humidity;
 800234e:	4b65      	ldr	r3, [pc, #404]	; (80024e4 <main+0xb8c>)
 8002350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002354:	4964      	ldr	r1, [pc, #400]	; (80024e8 <main+0xb90>)
 8002356:	e9c1 2300 	strd	r2, r3, [r1]
					}

					if (pressureLast != pressure) {
 800235a:	4b66      	ldr	r3, [pc, #408]	; (80024f4 <main+0xb9c>)
 800235c:	881a      	ldrh	r2, [r3, #0]
 800235e:	4b66      	ldr	r3, [pc, #408]	; (80024f8 <main+0xba0>)
 8002360:	881b      	ldrh	r3, [r3, #0]
 8002362:	429a      	cmp	r2, r3
 8002364:	d06d      	beq.n	8002442 <main+0xaea>

						char weatherPrintP[11];

						if (pressureLast >= 1000) sprintf(weatherPrintP, "%02dP", pressureLast);
 8002366:	4b63      	ldr	r3, [pc, #396]	; (80024f4 <main+0xb9c>)
 8002368:	881b      	ldrh	r3, [r3, #0]
 800236a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800236e:	d308      	bcc.n	8002382 <main+0xa2a>
 8002370:	4b60      	ldr	r3, [pc, #384]	; (80024f4 <main+0xb9c>)
 8002372:	881b      	ldrh	r3, [r3, #0]
 8002374:	461a      	mov	r2, r3
 8002376:	f107 0314 	add.w	r3, r7, #20
 800237a:	4960      	ldr	r1, [pc, #384]	; (80024fc <main+0xba4>)
 800237c:	4618      	mov	r0, r3
 800237e:	f017 fedb 	bl	801a138 <siprintf>
						LCD_Font(320, 187, weatherPrintP, &DejaVu_Sans_48, 1, BLACK);
 8002382:	f107 0214 	add.w	r2, r7, #20
 8002386:	2300      	movs	r3, #0
 8002388:	9301      	str	r3, [sp, #4]
 800238a:	2301      	movs	r3, #1
 800238c:	9300      	str	r3, [sp, #0]
 800238e:	4b53      	ldr	r3, [pc, #332]	; (80024dc <main+0xb84>)
 8002390:	21bb      	movs	r1, #187	; 0xbb
 8002392:	f44f 70a0 	mov.w	r0, #320	; 0x140
 8002396:	f002 ff51 	bl	800523c <LCD_Font>

						if (pressureLast < 1000) sprintf(weatherPrintP, " %02dP", pressureLast);
 800239a:	4b56      	ldr	r3, [pc, #344]	; (80024f4 <main+0xb9c>)
 800239c:	881b      	ldrh	r3, [r3, #0]
 800239e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80023a2:	d208      	bcs.n	80023b6 <main+0xa5e>
 80023a4:	4b53      	ldr	r3, [pc, #332]	; (80024f4 <main+0xb9c>)
 80023a6:	881b      	ldrh	r3, [r3, #0]
 80023a8:	461a      	mov	r2, r3
 80023aa:	f107 0314 	add.w	r3, r7, #20
 80023ae:	4954      	ldr	r1, [pc, #336]	; (8002500 <main+0xba8>)
 80023b0:	4618      	mov	r0, r3
 80023b2:	f017 fec1 	bl	801a138 <siprintf>
						LCD_Font(320, 187, weatherPrintP, &DejaVu_Sans_48, 1, BLACK);
 80023b6:	f107 0214 	add.w	r2, r7, #20
 80023ba:	2300      	movs	r3, #0
 80023bc:	9301      	str	r3, [sp, #4]
 80023be:	2301      	movs	r3, #1
 80023c0:	9300      	str	r3, [sp, #0]
 80023c2:	4b46      	ldr	r3, [pc, #280]	; (80024dc <main+0xb84>)
 80023c4:	21bb      	movs	r1, #187	; 0xbb
 80023c6:	f44f 70a0 	mov.w	r0, #320	; 0x140
 80023ca:	f002 ff37 	bl	800523c <LCD_Font>

						pressureLast = pressure;
 80023ce:	4b4a      	ldr	r3, [pc, #296]	; (80024f8 <main+0xba0>)
 80023d0:	881a      	ldrh	r2, [r3, #0]
 80023d2:	4b48      	ldr	r3, [pc, #288]	; (80024f4 <main+0xb9c>)
 80023d4:	801a      	strh	r2, [r3, #0]

						if (pressureLast >= 1000) sprintf(weatherPrintP, "%02dP", pressureLast);
 80023d6:	4b47      	ldr	r3, [pc, #284]	; (80024f4 <main+0xb9c>)
 80023d8:	881b      	ldrh	r3, [r3, #0]
 80023da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80023de:	d308      	bcc.n	80023f2 <main+0xa9a>
 80023e0:	4b44      	ldr	r3, [pc, #272]	; (80024f4 <main+0xb9c>)
 80023e2:	881b      	ldrh	r3, [r3, #0]
 80023e4:	461a      	mov	r2, r3
 80023e6:	f107 0314 	add.w	r3, r7, #20
 80023ea:	4944      	ldr	r1, [pc, #272]	; (80024fc <main+0xba4>)
 80023ec:	4618      	mov	r0, r3
 80023ee:	f017 fea3 	bl	801a138 <siprintf>
						LCD_Font(320, 187, weatherPrintP, &DejaVu_Sans_48, 1, GREEN);
 80023f2:	f107 0214 	add.w	r2, r7, #20
 80023f6:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80023fa:	9301      	str	r3, [sp, #4]
 80023fc:	2301      	movs	r3, #1
 80023fe:	9300      	str	r3, [sp, #0]
 8002400:	4b36      	ldr	r3, [pc, #216]	; (80024dc <main+0xb84>)
 8002402:	21bb      	movs	r1, #187	; 0xbb
 8002404:	f44f 70a0 	mov.w	r0, #320	; 0x140
 8002408:	f002 ff18 	bl	800523c <LCD_Font>

						if (pressureLast < 1000) sprintf(weatherPrintP, " %02dP", pressureLast);
 800240c:	4b39      	ldr	r3, [pc, #228]	; (80024f4 <main+0xb9c>)
 800240e:	881b      	ldrh	r3, [r3, #0]
 8002410:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002414:	d208      	bcs.n	8002428 <main+0xad0>
 8002416:	4b37      	ldr	r3, [pc, #220]	; (80024f4 <main+0xb9c>)
 8002418:	881b      	ldrh	r3, [r3, #0]
 800241a:	461a      	mov	r2, r3
 800241c:	f107 0314 	add.w	r3, r7, #20
 8002420:	4937      	ldr	r1, [pc, #220]	; (8002500 <main+0xba8>)
 8002422:	4618      	mov	r0, r3
 8002424:	f017 fe88 	bl	801a138 <siprintf>
						LCD_Font(320, 187, weatherPrintP, &DejaVu_Sans_48, 1, GREEN);
 8002428:	f107 0214 	add.w	r2, r7, #20
 800242c:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002430:	9301      	str	r3, [sp, #4]
 8002432:	2301      	movs	r3, #1
 8002434:	9300      	str	r3, [sp, #0]
 8002436:	4b29      	ldr	r3, [pc, #164]	; (80024dc <main+0xb84>)
 8002438:	21bb      	movs	r1, #187	; 0xbb
 800243a:	f44f 70a0 	mov.w	r0, #320	; 0x140
 800243e:	f002 fefd 	bl	800523c <LCD_Font>
					}

					if (AT24XX_Read(0) != rtcHrs) {
 8002442:	2000      	movs	r0, #0
 8002444:	f7fd ff24 	bl	8000290 <AT24XX_Read>
 8002448:	4603      	mov	r3, r0
 800244a:	461a      	mov	r2, r3
 800244c:	4b2d      	ldr	r3, [pc, #180]	; (8002504 <main+0xbac>)
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	429a      	cmp	r2, r3
 8002452:	f000 81e1 	beq.w	8002818 <main+0xec0>

						AT24XX_Update(0, rtcHrs);
 8002456:	4b2b      	ldr	r3, [pc, #172]	; (8002504 <main+0xbac>)
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	4619      	mov	r1, r3
 800245c:	2000      	movs	r0, #0
 800245e:	f7fd ff41 	bl	80002e4 <AT24XX_Update>

						for (uint16_t i = 0; i < 155; i++) hT[i] = byteS(AT24XX_Read(i * 2 + 1000), AT24XX_Read(i * 2 + 1 + 1000));
 8002462:	2300      	movs	r3, #0
 8002464:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
 8002468:	e027      	b.n	80024ba <main+0xb62>
 800246a:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 800246e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8002472:	b29b      	uxth	r3, r3
 8002474:	005b      	lsls	r3, r3, #1
 8002476:	b29b      	uxth	r3, r3
 8002478:	4618      	mov	r0, r3
 800247a:	f7fd ff09 	bl	8000290 <AT24XX_Read>
 800247e:	4603      	mov	r3, r0
 8002480:	461c      	mov	r4, r3
 8002482:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 8002486:	005b      	lsls	r3, r3, #1
 8002488:	b29b      	uxth	r3, r3
 800248a:	f203 33e9 	addw	r3, r3, #1001	; 0x3e9
 800248e:	b29b      	uxth	r3, r3
 8002490:	4618      	mov	r0, r3
 8002492:	f7fd fefd 	bl	8000290 <AT24XX_Read>
 8002496:	4603      	mov	r3, r0
 8002498:	4619      	mov	r1, r3
 800249a:	4620      	mov	r0, r4
 800249c:	f7ff fa1e 	bl	80018dc <byteS>
 80024a0:	4603      	mov	r3, r0
 80024a2:	461a      	mov	r2, r3
 80024a4:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 80024a8:	b211      	sxth	r1, r2
 80024aa:	4a17      	ldr	r2, [pc, #92]	; (8002508 <main+0xbb0>)
 80024ac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80024b0:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 80024b4:	3301      	adds	r3, #1
 80024b6:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
 80024ba:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 80024be:	2b9a      	cmp	r3, #154	; 0x9a
 80024c0:	d9d3      	bls.n	800246a <main+0xb12>
						for (uint16_t i = 154; i > 0; i--) hT[i] = hT[i - 1];
 80024c2:	239a      	movs	r3, #154	; 0x9a
 80024c4:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
 80024c8:	e030      	b.n	800252c <main+0xbd4>
 80024ca:	bf00      	nop
 80024cc:	20000578 	.word	0x20000578
 80024d0:	c0240000 	.word	0xc0240000
 80024d4:	08051acc 	.word	0x08051acc
 80024d8:	00ffa500 	.word	0x00ffa500
 80024dc:	080293d0 	.word	0x080293d0
 80024e0:	20000580 	.word	0x20000580
 80024e4:	20000588 	.word	0x20000588
 80024e8:	20000590 	.word	0x20000590
 80024ec:	08051ad4 	.word	0x08051ad4
 80024f0:	40240000 	.word	0x40240000
 80024f4:	200005ba 	.word	0x200005ba
 80024f8:	200005b8 	.word	0x200005b8
 80024fc:	08051adc 	.word	0x08051adc
 8002500:	08051ae4 	.word	0x08051ae4
 8002504:	2000056f 	.word	0x2000056f
 8002508:	200005bc 	.word	0x200005bc
 800250c:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8002510:	1e5a      	subs	r2, r3, #1
 8002512:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8002516:	499e      	ldr	r1, [pc, #632]	; (8002790 <main+0xe38>)
 8002518:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 800251c:	4a9c      	ldr	r2, [pc, #624]	; (8002790 <main+0xe38>)
 800251e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002522:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8002526:	3b01      	subs	r3, #1
 8002528:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
 800252c:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8002530:	2b00      	cmp	r3, #0
 8002532:	d1eb      	bne.n	800250c <main+0xbb4>
						hT[0] = (uint16_t) (temperature * 10);
 8002534:	4b97      	ldr	r3, [pc, #604]	; (8002794 <main+0xe3c>)
 8002536:	e9d3 0100 	ldrd	r0, r1, [r3]
 800253a:	f04f 0200 	mov.w	r2, #0
 800253e:	4b96      	ldr	r3, [pc, #600]	; (8002798 <main+0xe40>)
 8002540:	f016 fa1a 	bl	8018978 <__aeabi_dmul>
 8002544:	4602      	mov	r2, r0
 8002546:	460b      	mov	r3, r1
 8002548:	4610      	mov	r0, r2
 800254a:	4619      	mov	r1, r3
 800254c:	f016 fcec 	bl	8018f28 <__aeabi_d2uiz>
 8002550:	4603      	mov	r3, r0
 8002552:	b29b      	uxth	r3, r3
 8002554:	b21a      	sxth	r2, r3
 8002556:	4b8e      	ldr	r3, [pc, #568]	; (8002790 <main+0xe38>)
 8002558:	801a      	strh	r2, [r3, #0]

						for (uint16_t i = 0; i < 155; i++) {
 800255a:	2300      	movs	r3, #0
 800255c:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
 8002560:	e02e      	b.n	80025c0 <main+0xc68>
							AT24XX_Update(i * 2 + 1000, byteL(hT[i]));
 8002562:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8002566:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800256a:	b29b      	uxth	r3, r3
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	b29c      	uxth	r4, r3
 8002570:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8002574:	4a86      	ldr	r2, [pc, #536]	; (8002790 <main+0xe38>)
 8002576:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800257a:	b29b      	uxth	r3, r3
 800257c:	4618      	mov	r0, r3
 800257e:	f7ff f991 	bl	80018a4 <byteL>
 8002582:	4603      	mov	r3, r0
 8002584:	4619      	mov	r1, r3
 8002586:	4620      	mov	r0, r4
 8002588:	f7fd feac 	bl	80002e4 <AT24XX_Update>
							AT24XX_Update(i * 2 + 1 + 1000, byteH(hT[i]));
 800258c:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8002590:	005b      	lsls	r3, r3, #1
 8002592:	b29b      	uxth	r3, r3
 8002594:	f203 33e9 	addw	r3, r3, #1001	; 0x3e9
 8002598:	b29c      	uxth	r4, r3
 800259a:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 800259e:	4a7c      	ldr	r2, [pc, #496]	; (8002790 <main+0xe38>)
 80025a0:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7ff f989 	bl	80018be <byteH>
 80025ac:	4603      	mov	r3, r0
 80025ae:	4619      	mov	r1, r3
 80025b0:	4620      	mov	r0, r4
 80025b2:	f7fd fe97 	bl	80002e4 <AT24XX_Update>
						for (uint16_t i = 0; i < 155; i++) {
 80025b6:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 80025ba:	3301      	adds	r3, #1
 80025bc:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
 80025c0:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 80025c4:	2b9a      	cmp	r3, #154	; 0x9a
 80025c6:	d9cc      	bls.n	8002562 <main+0xc0a>
						}

						for (uint16_t i = 0; i < 155; i++) hH[i] = byteS(AT24XX_Read(i * 2 + 2000), AT24XX_Read(i * 2 + 1 + 2000));
 80025c8:	2300      	movs	r3, #0
 80025ca:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 80025ce:	e027      	b.n	8002620 <main+0xcc8>
 80025d0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80025d4:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80025d8:	b29b      	uxth	r3, r3
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	b29b      	uxth	r3, r3
 80025de:	4618      	mov	r0, r3
 80025e0:	f7fd fe56 	bl	8000290 <AT24XX_Read>
 80025e4:	4603      	mov	r3, r0
 80025e6:	461c      	mov	r4, r3
 80025e8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	f203 73d1 	addw	r3, r3, #2001	; 0x7d1
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7fd fe4a 	bl	8000290 <AT24XX_Read>
 80025fc:	4603      	mov	r3, r0
 80025fe:	4619      	mov	r1, r3
 8002600:	4620      	mov	r0, r4
 8002602:	f7ff f96b 	bl	80018dc <byteS>
 8002606:	4603      	mov	r3, r0
 8002608:	461a      	mov	r2, r3
 800260a:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800260e:	b211      	sxth	r1, r2
 8002610:	4a62      	ldr	r2, [pc, #392]	; (800279c <main+0xe44>)
 8002612:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002616:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800261a:	3301      	adds	r3, #1
 800261c:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8002620:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8002624:	2b9a      	cmp	r3, #154	; 0x9a
 8002626:	d9d3      	bls.n	80025d0 <main+0xc78>
						for (uint16_t i = 154; i > 0; i--) hH[i] = hH[i - 1];
 8002628:	239a      	movs	r3, #154	; 0x9a
 800262a:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 800262e:	e00f      	b.n	8002650 <main+0xcf8>
 8002630:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8002634:	1e5a      	subs	r2, r3, #1
 8002636:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 800263a:	4958      	ldr	r1, [pc, #352]	; (800279c <main+0xe44>)
 800263c:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8002640:	4a56      	ldr	r2, [pc, #344]	; (800279c <main+0xe44>)
 8002642:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002646:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 800264a:	3b01      	subs	r3, #1
 800264c:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 8002650:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8002654:	2b00      	cmp	r3, #0
 8002656:	d1eb      	bne.n	8002630 <main+0xcd8>
						hH[0] = (uint16_t) (humidity * 10);
 8002658:	4b51      	ldr	r3, [pc, #324]	; (80027a0 <main+0xe48>)
 800265a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800265e:	f04f 0200 	mov.w	r2, #0
 8002662:	4b4d      	ldr	r3, [pc, #308]	; (8002798 <main+0xe40>)
 8002664:	f016 f988 	bl	8018978 <__aeabi_dmul>
 8002668:	4602      	mov	r2, r0
 800266a:	460b      	mov	r3, r1
 800266c:	4610      	mov	r0, r2
 800266e:	4619      	mov	r1, r3
 8002670:	f016 fc5a 	bl	8018f28 <__aeabi_d2uiz>
 8002674:	4603      	mov	r3, r0
 8002676:	b29b      	uxth	r3, r3
 8002678:	b21a      	sxth	r2, r3
 800267a:	4b48      	ldr	r3, [pc, #288]	; (800279c <main+0xe44>)
 800267c:	801a      	strh	r2, [r3, #0]

						for (uint16_t i = 0; i < 155; i++) {
 800267e:	2300      	movs	r3, #0
 8002680:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
 8002684:	e02e      	b.n	80026e4 <main+0xd8c>
							AT24XX_Update(i * 2 + 2000, byteL(hH[i]));
 8002686:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 800268a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800268e:	b29b      	uxth	r3, r3
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	b29c      	uxth	r4, r3
 8002694:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8002698:	4a40      	ldr	r2, [pc, #256]	; (800279c <main+0xe44>)
 800269a:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800269e:	b29b      	uxth	r3, r3
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff f8ff 	bl	80018a4 <byteL>
 80026a6:	4603      	mov	r3, r0
 80026a8:	4619      	mov	r1, r3
 80026aa:	4620      	mov	r0, r4
 80026ac:	f7fd fe1a 	bl	80002e4 <AT24XX_Update>
							AT24XX_Update(i * 2 + 1 + 2000, byteH(hH[i]));
 80026b0:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80026b4:	005b      	lsls	r3, r3, #1
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	f203 73d1 	addw	r3, r3, #2001	; 0x7d1
 80026bc:	b29c      	uxth	r4, r3
 80026be:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80026c2:	4a36      	ldr	r2, [pc, #216]	; (800279c <main+0xe44>)
 80026c4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7ff f8f7 	bl	80018be <byteH>
 80026d0:	4603      	mov	r3, r0
 80026d2:	4619      	mov	r1, r3
 80026d4:	4620      	mov	r0, r4
 80026d6:	f7fd fe05 	bl	80002e4 <AT24XX_Update>
						for (uint16_t i = 0; i < 155; i++) {
 80026da:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80026de:	3301      	adds	r3, #1
 80026e0:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
 80026e4:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80026e8:	2b9a      	cmp	r3, #154	; 0x9a
 80026ea:	d9cc      	bls.n	8002686 <main+0xd2e>
						}

						for (uint16_t i = 0; i < 155; i++) hP[i] = byteS(AT24XX_Read(i * 2 + 3000), AT24XX_Read(i * 2 + 1 + 3000));
 80026ec:	2300      	movs	r3, #0
 80026ee:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 80026f2:	e027      	b.n	8002744 <main+0xdec>
 80026f4:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 80026f8:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 80026fc:	b29b      	uxth	r3, r3
 80026fe:	005b      	lsls	r3, r3, #1
 8002700:	b29b      	uxth	r3, r3
 8002702:	4618      	mov	r0, r3
 8002704:	f7fd fdc4 	bl	8000290 <AT24XX_Read>
 8002708:	4603      	mov	r3, r0
 800270a:	461c      	mov	r4, r3
 800270c:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	b29b      	uxth	r3, r3
 8002714:	f603 33b9 	addw	r3, r3, #3001	; 0xbb9
 8002718:	b29b      	uxth	r3, r3
 800271a:	4618      	mov	r0, r3
 800271c:	f7fd fdb8 	bl	8000290 <AT24XX_Read>
 8002720:	4603      	mov	r3, r0
 8002722:	4619      	mov	r1, r3
 8002724:	4620      	mov	r0, r4
 8002726:	f7ff f8d9 	bl	80018dc <byteS>
 800272a:	4603      	mov	r3, r0
 800272c:	461a      	mov	r2, r3
 800272e:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8002732:	b211      	sxth	r1, r2
 8002734:	4a1b      	ldr	r2, [pc, #108]	; (80027a4 <main+0xe4c>)
 8002736:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800273a:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 800273e:	3301      	adds	r3, #1
 8002740:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 8002744:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8002748:	2b9a      	cmp	r3, #154	; 0x9a
 800274a:	d9d3      	bls.n	80026f4 <main+0xd9c>
						for (uint16_t i = 154; i > 0; i--) hP[i] = hP[i - 1];
 800274c:	239a      	movs	r3, #154	; 0x9a
 800274e:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
 8002752:	e00f      	b.n	8002774 <main+0xe1c>
 8002754:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8002758:	1e5a      	subs	r2, r3, #1
 800275a:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 800275e:	4911      	ldr	r1, [pc, #68]	; (80027a4 <main+0xe4c>)
 8002760:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8002764:	4a0f      	ldr	r2, [pc, #60]	; (80027a4 <main+0xe4c>)
 8002766:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800276a:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 800276e:	3b01      	subs	r3, #1
 8002770:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
 8002774:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8002778:	2b00      	cmp	r3, #0
 800277a:	d1eb      	bne.n	8002754 <main+0xdfc>
						hP[0] = (uint16_t)pressure;
 800277c:	4b0a      	ldr	r3, [pc, #40]	; (80027a8 <main+0xe50>)
 800277e:	881b      	ldrh	r3, [r3, #0]
 8002780:	b21a      	sxth	r2, r3
 8002782:	4b08      	ldr	r3, [pc, #32]	; (80027a4 <main+0xe4c>)
 8002784:	801a      	strh	r2, [r3, #0]

						for (uint16_t i = 0; i < 155; i++) {
 8002786:	2300      	movs	r3, #0
 8002788:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
 800278c:	e03d      	b.n	800280a <main+0xeb2>
 800278e:	bf00      	nop
 8002790:	200005bc 	.word	0x200005bc
 8002794:	20000578 	.word	0x20000578
 8002798:	40240000 	.word	0x40240000
 800279c:	200006f4 	.word	0x200006f4
 80027a0:	20000588 	.word	0x20000588
 80027a4:	2000082c 	.word	0x2000082c
 80027a8:	200005b8 	.word	0x200005b8
							AT24XX_Update(i * 2 + 3000, byteL(hP[i]));
 80027ac:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 80027b0:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	b29c      	uxth	r4, r3
 80027ba:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 80027be:	4abc      	ldr	r2, [pc, #752]	; (8002ab0 <main+0x1158>)
 80027c0:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	4618      	mov	r0, r3
 80027c8:	f7ff f86c 	bl	80018a4 <byteL>
 80027cc:	4603      	mov	r3, r0
 80027ce:	4619      	mov	r1, r3
 80027d0:	4620      	mov	r0, r4
 80027d2:	f7fd fd87 	bl	80002e4 <AT24XX_Update>
							AT24XX_Update(i * 2 + 1 + 3000, byteH(hP[i]));
 80027d6:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 80027da:	005b      	lsls	r3, r3, #1
 80027dc:	b29b      	uxth	r3, r3
 80027de:	f603 33b9 	addw	r3, r3, #3001	; 0xbb9
 80027e2:	b29c      	uxth	r4, r3
 80027e4:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 80027e8:	4ab1      	ldr	r2, [pc, #708]	; (8002ab0 <main+0x1158>)
 80027ea:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80027ee:	b29b      	uxth	r3, r3
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7ff f864 	bl	80018be <byteH>
 80027f6:	4603      	mov	r3, r0
 80027f8:	4619      	mov	r1, r3
 80027fa:	4620      	mov	r0, r4
 80027fc:	f7fd fd72 	bl	80002e4 <AT24XX_Update>
						for (uint16_t i = 0; i < 155; i++) {
 8002800:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8002804:	3301      	adds	r3, #1
 8002806:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
 800280a:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 800280e:	2b9a      	cmp	r3, #154	; 0x9a
 8002810:	d9cc      	bls.n	80027ac <main+0xe54>
						}

						viewGraphs = 0;
 8002812:	4ba8      	ldr	r3, [pc, #672]	; (8002ab4 <main+0x115c>)
 8002814:	2200      	movs	r2, #0
 8002816:	701a      	strb	r2, [r3, #0]
					}

					LCD_Rect(2, 189, 157, 129, 1, BLUE);
 8002818:	23ff      	movs	r3, #255	; 0xff
 800281a:	9301      	str	r3, [sp, #4]
 800281c:	2301      	movs	r3, #1
 800281e:	9300      	str	r3, [sp, #0]
 8002820:	2381      	movs	r3, #129	; 0x81
 8002822:	229d      	movs	r2, #157	; 0x9d
 8002824:	21bd      	movs	r1, #189	; 0xbd
 8002826:	2002      	movs	r0, #2
 8002828:	f001 fd54 	bl	80042d4 <LCD_Rect>
					int16_t valMap = map(((int16_t)(temperature * 10)), MIN_TEMPERATURE_X10, MAX_TEMPERATURE_X10, 0, 128);
 800282c:	4ba2      	ldr	r3, [pc, #648]	; (8002ab8 <main+0x1160>)
 800282e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002832:	f04f 0200 	mov.w	r2, #0
 8002836:	4ba1      	ldr	r3, [pc, #644]	; (8002abc <main+0x1164>)
 8002838:	f016 f89e 	bl	8018978 <__aeabi_dmul>
 800283c:	4602      	mov	r2, r0
 800283e:	460b      	mov	r3, r1
 8002840:	4610      	mov	r0, r2
 8002842:	4619      	mov	r1, r3
 8002844:	f016 fb48 	bl	8018ed8 <__aeabi_d2iz>
 8002848:	4603      	mov	r3, r0
 800284a:	b21b      	sxth	r3, r3
 800284c:	b298      	uxth	r0, r3
 800284e:	2380      	movs	r3, #128	; 0x80
 8002850:	9300      	str	r3, [sp, #0]
 8002852:	2300      	movs	r3, #0
 8002854:	f44f 7291 	mov.w	r2, #290	; 0x122
 8002858:	21e2      	movs	r1, #226	; 0xe2
 800285a:	f7fe fff7 	bl	800184c <map>
 800285e:	ec53 2b10 	vmov	r2, r3, d0
 8002862:	4610      	mov	r0, r2
 8002864:	4619      	mov	r1, r3
 8002866:	f016 fb37 	bl	8018ed8 <__aeabi_d2iz>
 800286a:	4603      	mov	r3, r0
 800286c:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
					if (valMap < 0) valMap = 0;
 8002870:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002874:	2b00      	cmp	r3, #0
 8002876:	da02      	bge.n	800287e <main+0xf26>
 8002878:	2300      	movs	r3, #0
 800287a:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
					if (valMap > 127) valMap = 127;
 800287e:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002882:	2b7f      	cmp	r3, #127	; 0x7f
 8002884:	dd02      	ble.n	800288c <main+0xf34>
 8002886:	237f      	movs	r3, #127	; 0x7f
 8002888:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
					LCD_Line(3 + 155, 191, 3 + 155, 317, 1, BLACK);
 800288c:	2300      	movs	r3, #0
 800288e:	9301      	str	r3, [sp, #4]
 8002890:	2301      	movs	r3, #1
 8002892:	9300      	str	r3, [sp, #0]
 8002894:	f240 133d 	movw	r3, #317	; 0x13d
 8002898:	229e      	movs	r2, #158	; 0x9e
 800289a:	21bf      	movs	r1, #191	; 0xbf
 800289c:	209e      	movs	r0, #158	; 0x9e
 800289e:	f001 fbb1 	bl	8004004 <LCD_Line>
					if (valMap) LCD_Line(3 + 155, 191 + (127 - valMap), 3 + 155, 317,
 80028a2:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d023      	beq.n	80028f2 <main+0xf9a>
 80028aa:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 80028ae:	f5c3 739f 	rsb	r3, r3, #318	; 0x13e
 80028b2:	b29c      	uxth	r4, r3
							1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 80028b4:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 80028b8:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					if (valMap) LCD_Line(3 + 155, 191 + (127 - valMap), 3 + 155, 317,
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	005b      	lsls	r3, r3, #1
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	43db      	mvns	r3, r3
 80028c4:	b2d8      	uxtb	r0, r3
							1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 80028c6:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 80028ca:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					if (valMap) LCD_Line(3 + 155, 191 + (127 - valMap), 3 + 155, 317,
 80028ce:	b2db      	uxtb	r3, r3
 80028d0:	005b      	lsls	r3, r3, #1
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	461a      	mov	r2, r3
 80028d6:	2100      	movs	r1, #0
 80028d8:	f001 fa73 	bl	8003dc2 <RGB>
 80028dc:	4603      	mov	r3, r0
 80028de:	9301      	str	r3, [sp, #4]
 80028e0:	2301      	movs	r3, #1
 80028e2:	9300      	str	r3, [sp, #0]
 80028e4:	f240 133d 	movw	r3, #317	; 0x13d
 80028e8:	229e      	movs	r2, #158	; 0x9e
 80028ea:	4621      	mov	r1, r4
 80028ec:	209e      	movs	r0, #158	; 0x9e
 80028ee:	f001 fb89 	bl	8004004 <LCD_Line>

					LCD_Rect(161, 189, 157, 129, 1, BLUE);
 80028f2:	23ff      	movs	r3, #255	; 0xff
 80028f4:	9301      	str	r3, [sp, #4]
 80028f6:	2301      	movs	r3, #1
 80028f8:	9300      	str	r3, [sp, #0]
 80028fa:	2381      	movs	r3, #129	; 0x81
 80028fc:	229d      	movs	r2, #157	; 0x9d
 80028fe:	21bd      	movs	r1, #189	; 0xbd
 8002900:	20a1      	movs	r0, #161	; 0xa1
 8002902:	f001 fce7 	bl	80042d4 <LCD_Rect>
					valMap = map(((int16_t)(humidity * 10)), MIN_HUMIDITY_X10, MAX_HUMIDITY_X10, 0, 128);
 8002906:	4b6e      	ldr	r3, [pc, #440]	; (8002ac0 <main+0x1168>)
 8002908:	e9d3 0100 	ldrd	r0, r1, [r3]
 800290c:	f04f 0200 	mov.w	r2, #0
 8002910:	4b6a      	ldr	r3, [pc, #424]	; (8002abc <main+0x1164>)
 8002912:	f016 f831 	bl	8018978 <__aeabi_dmul>
 8002916:	4602      	mov	r2, r0
 8002918:	460b      	mov	r3, r1
 800291a:	4610      	mov	r0, r2
 800291c:	4619      	mov	r1, r3
 800291e:	f016 fadb 	bl	8018ed8 <__aeabi_d2iz>
 8002922:	4603      	mov	r3, r0
 8002924:	b21b      	sxth	r3, r3
 8002926:	b298      	uxth	r0, r3
 8002928:	2380      	movs	r3, #128	; 0x80
 800292a:	9300      	str	r3, [sp, #0]
 800292c:	2300      	movs	r3, #0
 800292e:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 8002932:	2150      	movs	r1, #80	; 0x50
 8002934:	f7fe ff8a 	bl	800184c <map>
 8002938:	ec53 2b10 	vmov	r2, r3, d0
 800293c:	4610      	mov	r0, r2
 800293e:	4619      	mov	r1, r3
 8002940:	f016 faca 	bl	8018ed8 <__aeabi_d2iz>
 8002944:	4603      	mov	r3, r0
 8002946:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
					if (valMap < 0) valMap = 0;
 800294a:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 800294e:	2b00      	cmp	r3, #0
 8002950:	da02      	bge.n	8002958 <main+0x1000>
 8002952:	2300      	movs	r3, #0
 8002954:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
					if (valMap > 127) valMap = 127;
 8002958:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 800295c:	2b7f      	cmp	r3, #127	; 0x7f
 800295e:	dd02      	ble.n	8002966 <main+0x100e>
 8002960:	237f      	movs	r3, #127	; 0x7f
 8002962:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
					LCD_Line(162 + 155, 191, 162 + 155, 317, 1, BLACK);
 8002966:	2300      	movs	r3, #0
 8002968:	9301      	str	r3, [sp, #4]
 800296a:	2301      	movs	r3, #1
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	f240 133d 	movw	r3, #317	; 0x13d
 8002972:	f240 123d 	movw	r2, #317	; 0x13d
 8002976:	21bf      	movs	r1, #191	; 0xbf
 8002978:	f240 103d 	movw	r0, #317	; 0x13d
 800297c:	f001 fb42 	bl	8004004 <LCD_Line>
					if (valMap) LCD_Line(162 + 155, 191 + (127 - valMap), 162 + 155, 317,
 8002980:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002984:	2b00      	cmp	r3, #0
 8002986:	d025      	beq.n	80029d4 <main+0x107c>
 8002988:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 800298c:	f5c3 739f 	rsb	r3, r3, #318	; 0x13e
 8002990:	b29c      	uxth	r4, r3
							1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 8002992:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002996:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					if (valMap) LCD_Line(162 + 155, 191 + (127 - valMap), 162 + 155, 317,
 800299a:	b2db      	uxtb	r3, r3
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	43db      	mvns	r3, r3
 80029a2:	b2d8      	uxtb	r0, r3
							1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 80029a4:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 80029a8:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					if (valMap) LCD_Line(162 + 155, 191 + (127 - valMap), 162 + 155, 317,
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	461a      	mov	r2, r3
 80029b4:	2100      	movs	r1, #0
 80029b6:	f001 fa04 	bl	8003dc2 <RGB>
 80029ba:	4603      	mov	r3, r0
 80029bc:	9301      	str	r3, [sp, #4]
 80029be:	2301      	movs	r3, #1
 80029c0:	9300      	str	r3, [sp, #0]
 80029c2:	f240 133d 	movw	r3, #317	; 0x13d
 80029c6:	f240 123d 	movw	r2, #317	; 0x13d
 80029ca:	4621      	mov	r1, r4
 80029cc:	f240 103d 	movw	r0, #317	; 0x13d
 80029d0:	f001 fb18 	bl	8004004 <LCD_Line>

					LCD_Rect(320, 189, 157, 129, 1, BLUE);
 80029d4:	23ff      	movs	r3, #255	; 0xff
 80029d6:	9301      	str	r3, [sp, #4]
 80029d8:	2301      	movs	r3, #1
 80029da:	9300      	str	r3, [sp, #0]
 80029dc:	2381      	movs	r3, #129	; 0x81
 80029de:	229d      	movs	r2, #157	; 0x9d
 80029e0:	21bd      	movs	r1, #189	; 0xbd
 80029e2:	f44f 70a0 	mov.w	r0, #320	; 0x140
 80029e6:	f001 fc75 	bl	80042d4 <LCD_Rect>
					valMap = map(((int16_t)(pressure)), MIN_PRESSURE, MAX_PRESSURE, 0, 128);
 80029ea:	4b36      	ldr	r3, [pc, #216]	; (8002ac4 <main+0x116c>)
 80029ec:	8818      	ldrh	r0, [r3, #0]
 80029ee:	2380      	movs	r3, #128	; 0x80
 80029f0:	9300      	str	r3, [sp, #0]
 80029f2:	2300      	movs	r3, #0
 80029f4:	f240 4229 	movw	r2, #1065	; 0x429
 80029f8:	f240 31a9 	movw	r1, #937	; 0x3a9
 80029fc:	f7fe ff26 	bl	800184c <map>
 8002a00:	ec53 2b10 	vmov	r2, r3, d0
 8002a04:	4610      	mov	r0, r2
 8002a06:	4619      	mov	r1, r3
 8002a08:	f016 fa66 	bl	8018ed8 <__aeabi_d2iz>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
					if (valMap < 0) valMap = 0;
 8002a12:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	da02      	bge.n	8002a20 <main+0x10c8>
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
					if (valMap > 127) valMap = 127;
 8002a20:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002a24:	2b7f      	cmp	r3, #127	; 0x7f
 8002a26:	dd02      	ble.n	8002a2e <main+0x10d6>
 8002a28:	237f      	movs	r3, #127	; 0x7f
 8002a2a:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
					LCD_Line(321 + 155, 191, 321 + 155, 317, 1, BLACK);
 8002a2e:	2300      	movs	r3, #0
 8002a30:	9301      	str	r3, [sp, #4]
 8002a32:	2301      	movs	r3, #1
 8002a34:	9300      	str	r3, [sp, #0]
 8002a36:	f240 133d 	movw	r3, #317	; 0x13d
 8002a3a:	f44f 72ee 	mov.w	r2, #476	; 0x1dc
 8002a3e:	21bf      	movs	r1, #191	; 0xbf
 8002a40:	f44f 70ee 	mov.w	r0, #476	; 0x1dc
 8002a44:	f001 fade 	bl	8004004 <LCD_Line>
					if (valMap) LCD_Line(321 + 155, 191 + (127 - valMap), 321 + 155, 317,
 8002a48:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d025      	beq.n	8002a9c <main+0x1144>
 8002a50:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8002a54:	f5c3 739f 	rsb	r3, r3, #318	; 0x13e
 8002a58:	b29c      	uxth	r4, r3
							1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 8002a5a:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002a5e:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					if (valMap) LCD_Line(321 + 155, 191 + (127 - valMap), 321 + 155, 317,
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	b2d8      	uxtb	r0, r3
							1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 8002a6c:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002a70:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					if (valMap) LCD_Line(321 + 155, 191 + (127 - valMap), 321 + 155, 317,
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	005b      	lsls	r3, r3, #1
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	f001 f9a0 	bl	8003dc2 <RGB>
 8002a82:	4603      	mov	r3, r0
 8002a84:	9301      	str	r3, [sp, #4]
 8002a86:	2301      	movs	r3, #1
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	f240 133d 	movw	r3, #317	; 0x13d
 8002a8e:	f44f 72ee 	mov.w	r2, #476	; 0x1dc
 8002a92:	4621      	mov	r1, r4
 8002a94:	f44f 70ee 	mov.w	r0, #476	; 0x1dc
 8002a98:	f001 fab4 	bl	8004004 <LCD_Line>

					if (!viewGraphs) {
 8002a9c:	4b05      	ldr	r3, [pc, #20]	; (8002ab4 <main+0x115c>)
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	f040 8192 	bne.w	8002dca <main+0x1472>

						for (uint16_t i = 0; i < 155 ; i++) {
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 8002aac:	e07b      	b.n	8002ba6 <main+0x124e>
 8002aae:	bf00      	nop
 8002ab0:	2000082c 	.word	0x2000082c
 8002ab4:	2000056c 	.word	0x2000056c
 8002ab8:	20000578 	.word	0x20000578
 8002abc:	40240000 	.word	0x40240000
 8002ac0:	20000588 	.word	0x20000588
 8002ac4:	200005b8 	.word	0x200005b8
							valMap = map(((int16_t)hT[i]), MIN_TEMPERATURE_X10, MAX_TEMPERATURE_X10, 0, 128);
 8002ac8:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002acc:	4ab3      	ldr	r2, [pc, #716]	; (8002d9c <main+0x1444>)
 8002ace:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002ad2:	b298      	uxth	r0, r3
 8002ad4:	2380      	movs	r3, #128	; 0x80
 8002ad6:	9300      	str	r3, [sp, #0]
 8002ad8:	2300      	movs	r3, #0
 8002ada:	f44f 7291 	mov.w	r2, #290	; 0x122
 8002ade:	21e2      	movs	r1, #226	; 0xe2
 8002ae0:	f7fe feb4 	bl	800184c <map>
 8002ae4:	ec53 2b10 	vmov	r2, r3, d0
 8002ae8:	4610      	mov	r0, r2
 8002aea:	4619      	mov	r1, r3
 8002aec:	f016 f9f4 	bl	8018ed8 <__aeabi_d2iz>
 8002af0:	4603      	mov	r3, r0
 8002af2:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
							if (valMap < 0) valMap = 0;
 8002af6:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	da02      	bge.n	8002b04 <main+0x11ac>
 8002afe:	2300      	movs	r3, #0
 8002b00:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
							if (valMap > 127) valMap = 127;
 8002b04:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002b08:	2b7f      	cmp	r3, #127	; 0x7f
 8002b0a:	dd02      	ble.n	8002b12 <main+0x11ba>
 8002b0c:	237f      	movs	r3, #127	; 0x7f
 8002b0e:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
							LCD_Line(3 + (154-i), 191, 3 + (154-i), 317, 1, BLACK);
 8002b12:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002b16:	f1c3 039d 	rsb	r3, r3, #157	; 0x9d
 8002b1a:	b298      	uxth	r0, r3
 8002b1c:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002b20:	f1c3 039d 	rsb	r3, r3, #157	; 0x9d
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	2300      	movs	r3, #0
 8002b28:	9301      	str	r3, [sp, #4]
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	9300      	str	r3, [sp, #0]
 8002b2e:	f240 133d 	movw	r3, #317	; 0x13d
 8002b32:	21bf      	movs	r1, #191	; 0xbf
 8002b34:	f001 fa66 	bl	8004004 <LCD_Line>
							if (valMap) LCD_Line(3 + (154-i), 191 + (127 - valMap), 3 + (154-i), 317,
 8002b38:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d02d      	beq.n	8002b9c <main+0x1244>
 8002b40:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002b44:	f1c3 039d 	rsb	r3, r3, #157	; 0x9d
 8002b48:	b29c      	uxth	r4, r3
 8002b4a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8002b4e:	f5c3 739f 	rsb	r3, r3, #318	; 0x13e
 8002b52:	b29d      	uxth	r5, r3
 8002b54:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002b58:	f1c3 039d 	rsb	r3, r3, #157	; 0x9d
 8002b5c:	b29e      	uxth	r6, r3
									1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 8002b5e:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002b62:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
							if (valMap) LCD_Line(3 + (154-i), 191 + (127 - valMap), 3 + (154-i), 317,
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	b2d8      	uxtb	r0, r3
									1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 8002b70:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002b74:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
							if (valMap) LCD_Line(3 + (154-i), 191 + (127 - valMap), 3 + (154-i), 317,
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	461a      	mov	r2, r3
 8002b80:	2100      	movs	r1, #0
 8002b82:	f001 f91e 	bl	8003dc2 <RGB>
 8002b86:	4603      	mov	r3, r0
 8002b88:	9301      	str	r3, [sp, #4]
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	9300      	str	r3, [sp, #0]
 8002b8e:	f240 133d 	movw	r3, #317	; 0x13d
 8002b92:	4632      	mov	r2, r6
 8002b94:	4629      	mov	r1, r5
 8002b96:	4620      	mov	r0, r4
 8002b98:	f001 fa34 	bl	8004004 <LCD_Line>
						for (uint16_t i = 0; i < 155 ; i++) {
 8002b9c:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 8002ba6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002baa:	2b9a      	cmp	r3, #154	; 0x9a
 8002bac:	d98c      	bls.n	8002ac8 <main+0x1170>
						}

						for (uint16_t i = 0; i < 155 ; i++) {
 8002bae:	2300      	movs	r3, #0
 8002bb0:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
 8002bb4:	e06e      	b.n	8002c94 <main+0x133c>
							valMap = map(((int16_t)hH[i]), MIN_HUMIDITY_X10, MAX_HUMIDITY_X10, 0, 128);
 8002bb6:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8002bba:	4a79      	ldr	r2, [pc, #484]	; (8002da0 <main+0x1448>)
 8002bbc:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002bc0:	b298      	uxth	r0, r3
 8002bc2:	2380      	movs	r3, #128	; 0x80
 8002bc4:	9300      	str	r3, [sp, #0]
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 8002bcc:	2150      	movs	r1, #80	; 0x50
 8002bce:	f7fe fe3d 	bl	800184c <map>
 8002bd2:	ec53 2b10 	vmov	r2, r3, d0
 8002bd6:	4610      	mov	r0, r2
 8002bd8:	4619      	mov	r1, r3
 8002bda:	f016 f97d 	bl	8018ed8 <__aeabi_d2iz>
 8002bde:	4603      	mov	r3, r0
 8002be0:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
							if (valMap < 0) valMap = 0;
 8002be4:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	da02      	bge.n	8002bf2 <main+0x129a>
 8002bec:	2300      	movs	r3, #0
 8002bee:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
							if (valMap > 127) valMap = 127;
 8002bf2:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002bf6:	2b7f      	cmp	r3, #127	; 0x7f
 8002bf8:	dd02      	ble.n	8002c00 <main+0x12a8>
 8002bfa:	237f      	movs	r3, #127	; 0x7f
 8002bfc:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
							LCD_Line(162 + (154-i), 191, 162 + (154-i), 317, 1, BLACK);
 8002c00:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8002c04:	f5c3 739e 	rsb	r3, r3, #316	; 0x13c
 8002c08:	b298      	uxth	r0, r3
 8002c0a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8002c0e:	f5c3 739e 	rsb	r3, r3, #316	; 0x13c
 8002c12:	b29a      	uxth	r2, r3
 8002c14:	2300      	movs	r3, #0
 8002c16:	9301      	str	r3, [sp, #4]
 8002c18:	2301      	movs	r3, #1
 8002c1a:	9300      	str	r3, [sp, #0]
 8002c1c:	f240 133d 	movw	r3, #317	; 0x13d
 8002c20:	21bf      	movs	r1, #191	; 0xbf
 8002c22:	f001 f9ef 	bl	8004004 <LCD_Line>
							if (valMap) LCD_Line(162 + (154-i), 191 + (127 - valMap), 162 + (154-i), 317,
 8002c26:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d02d      	beq.n	8002c8a <main+0x1332>
 8002c2e:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8002c32:	f5c3 739e 	rsb	r3, r3, #316	; 0x13c
 8002c36:	b29c      	uxth	r4, r3
 8002c38:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8002c3c:	f5c3 739f 	rsb	r3, r3, #318	; 0x13e
 8002c40:	b29d      	uxth	r5, r3
 8002c42:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8002c46:	f5c3 739e 	rsb	r3, r3, #316	; 0x13c
 8002c4a:	b29e      	uxth	r6, r3
									1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 8002c4c:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002c50:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
							if (valMap) LCD_Line(162 + (154-i), 191 + (127 - valMap), 162 + (154-i), 317,
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	43db      	mvns	r3, r3
 8002c5c:	b2d8      	uxtb	r0, r3
									1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 8002c5e:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002c62:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
							if (valMap) LCD_Line(162 + (154-i), 191 + (127 - valMap), 162 + (154-i), 317,
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	2100      	movs	r1, #0
 8002c70:	f001 f8a7 	bl	8003dc2 <RGB>
 8002c74:	4603      	mov	r3, r0
 8002c76:	9301      	str	r3, [sp, #4]
 8002c78:	2301      	movs	r3, #1
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	f240 133d 	movw	r3, #317	; 0x13d
 8002c80:	4632      	mov	r2, r6
 8002c82:	4629      	mov	r1, r5
 8002c84:	4620      	mov	r0, r4
 8002c86:	f001 f9bd 	bl	8004004 <LCD_Line>
						for (uint16_t i = 0; i < 155 ; i++) {
 8002c8a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8002c8e:	3301      	adds	r3, #1
 8002c90:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
 8002c94:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8002c98:	2b9a      	cmp	r3, #154	; 0x9a
 8002c9a:	d98c      	bls.n	8002bb6 <main+0x125e>
						}

						for (uint16_t i = 0; i < 155 ; i++) {
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8002ca2:	e073      	b.n	8002d8c <main+0x1434>
							valMap = map(((int16_t)hP[i]), MIN_PRESSURE, MAX_PRESSURE, 0, 128);
 8002ca4:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8002ca8:	4a3e      	ldr	r2, [pc, #248]	; (8002da4 <main+0x144c>)
 8002caa:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002cae:	b298      	uxth	r0, r3
 8002cb0:	2380      	movs	r3, #128	; 0x80
 8002cb2:	9300      	str	r3, [sp, #0]
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	f240 4229 	movw	r2, #1065	; 0x429
 8002cba:	f240 31a9 	movw	r1, #937	; 0x3a9
 8002cbe:	f7fe fdc5 	bl	800184c <map>
 8002cc2:	ec53 2b10 	vmov	r2, r3, d0
 8002cc6:	4610      	mov	r0, r2
 8002cc8:	4619      	mov	r1, r3
 8002cca:	f016 f905 	bl	8018ed8 <__aeabi_d2iz>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
							if (valMap < 0) valMap = 0;
 8002cd4:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	da02      	bge.n	8002ce2 <main+0x138a>
 8002cdc:	2300      	movs	r3, #0
 8002cde:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
							if (valMap > 127) valMap = 127;
 8002ce2:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002ce6:	2b7f      	cmp	r3, #127	; 0x7f
 8002ce8:	dd02      	ble.n	8002cf0 <main+0x1398>
 8002cea:	237f      	movs	r3, #127	; 0x7f
 8002cec:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
							LCD_Line(321 + (154-i), 191, 321 + (154-i), 317, 1, BLACK);
 8002cf0:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8002cf4:	f5c3 73ed 	rsb	r3, r3, #474	; 0x1da
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	b298      	uxth	r0, r3
 8002cfc:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8002d00:	f5c3 73ed 	rsb	r3, r3, #474	; 0x1da
 8002d04:	3301      	adds	r3, #1
 8002d06:	b29a      	uxth	r2, r3
 8002d08:	2300      	movs	r3, #0
 8002d0a:	9301      	str	r3, [sp, #4]
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	9300      	str	r3, [sp, #0]
 8002d10:	f240 133d 	movw	r3, #317	; 0x13d
 8002d14:	21bf      	movs	r1, #191	; 0xbf
 8002d16:	f001 f975 	bl	8004004 <LCD_Line>
							if (valMap) LCD_Line(321 + (154-i), 191 + (127 - valMap), 321 + (154-i), 317,
 8002d1a:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d02f      	beq.n	8002d82 <main+0x142a>
 8002d22:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8002d26:	f5c3 73ed 	rsb	r3, r3, #474	; 0x1da
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	b29c      	uxth	r4, r3
 8002d2e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8002d32:	f5c3 739f 	rsb	r3, r3, #318	; 0x13e
 8002d36:	b29d      	uxth	r5, r3
 8002d38:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8002d3c:	f5c3 73ed 	rsb	r3, r3, #474	; 0x1da
 8002d40:	3301      	adds	r3, #1
 8002d42:	b29e      	uxth	r6, r3
									1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 8002d44:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002d48:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
							if (valMap) LCD_Line(321 + (154-i), 191 + (127 - valMap), 321 + (154-i), 317,
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	005b      	lsls	r3, r3, #1
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	43db      	mvns	r3, r3
 8002d54:	b2d8      	uxtb	r0, r3
									1, RGB(255 - ((127 - valMap) * 2), 0, 255 - (255 - ((127 - valMap) * 2))));
 8002d56:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	; 0x9e
 8002d5a:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
							if (valMap) LCD_Line(321 + (154-i), 191 + (127 - valMap), 321 + (154-i), 317,
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	005b      	lsls	r3, r3, #1
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	461a      	mov	r2, r3
 8002d66:	2100      	movs	r1, #0
 8002d68:	f001 f82b 	bl	8003dc2 <RGB>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	9301      	str	r3, [sp, #4]
 8002d70:	2301      	movs	r3, #1
 8002d72:	9300      	str	r3, [sp, #0]
 8002d74:	f240 133d 	movw	r3, #317	; 0x13d
 8002d78:	4632      	mov	r2, r6
 8002d7a:	4629      	mov	r1, r5
 8002d7c:	4620      	mov	r0, r4
 8002d7e:	f001 f941 	bl	8004004 <LCD_Line>
						for (uint16_t i = 0; i < 155 ; i++) {
 8002d82:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8002d86:	3301      	adds	r3, #1
 8002d88:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8002d8c:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8002d90:	2b9a      	cmp	r3, #154	; 0x9a
 8002d92:	d987      	bls.n	8002ca4 <main+0x134c>
						}
						for (uint32_t i = 0; i <= 65536; i++) TIM1->CCR1 = i;
 8002d94:	2300      	movs	r3, #0
 8002d96:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002d9a:	e00e      	b.n	8002dba <main+0x1462>
 8002d9c:	200005bc 	.word	0x200005bc
 8002da0:	200006f4 	.word	0x200006f4
 8002da4:	2000082c 	.word	0x2000082c
 8002da8:	4a8e      	ldr	r2, [pc, #568]	; (8002fe4 <main+0x168c>)
 8002daa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002dae:	6353      	str	r3, [r2, #52]	; 0x34
 8002db0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002db4:	3301      	adds	r3, #1
 8002db6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002dba:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002dbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dc2:	d9f1      	bls.n	8002da8 <main+0x1450>
						viewGraphs = 1;
 8002dc4:	4b88      	ldr	r3, [pc, #544]	; (8002fe8 <main+0x1690>)
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	701a      	strb	r2, [r3, #0]
					}
				}
			}

			if (rx_index != 0) {
 8002dca:	4b88      	ldr	r3, [pc, #544]	; (8002fec <main+0x1694>)
 8002dcc:	781b      	ldrb	r3, [r3, #0]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	f000 8393 	beq.w	80034fa <main+0x1ba2>
				if (memcmp(rx_buffer, "TS", 2) == 0) {
 8002dd4:	2202      	movs	r2, #2
 8002dd6:	4986      	ldr	r1, [pc, #536]	; (8002ff0 <main+0x1698>)
 8002dd8:	4886      	ldr	r0, [pc, #536]	; (8002ff4 <main+0x169c>)
 8002dda:	f01a ffa9 	bl	801dd30 <memcmp>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	f040 808a 	bne.w	8002efa <main+0x15a2>

					char val[2];

					val[0] = rx_buffer[2];
 8002de6:	4b83      	ldr	r3, [pc, #524]	; (8002ff4 <main+0x169c>)
 8002de8:	789b      	ldrb	r3, [r3, #2]
 8002dea:	f887 3020 	strb.w	r3, [r7, #32]
					val[1] = rx_buffer[3];
 8002dee:	4b81      	ldr	r3, [pc, #516]	; (8002ff4 <main+0x169c>)
 8002df0:	78db      	ldrb	r3, [r3, #3]
 8002df2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
					DS3231_setHrs(atoi(val));
 8002df6:	f107 0320 	add.w	r3, r7, #32
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f016 fae5 	bl	80193ca <atoi>
 8002e00:	4603      	mov	r3, r0
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	4618      	mov	r0, r3
 8002e06:	f7fe f93f 	bl	8001088 <DS3231_setHrs>

					val[0] = rx_buffer[4];
 8002e0a:	4b7a      	ldr	r3, [pc, #488]	; (8002ff4 <main+0x169c>)
 8002e0c:	791b      	ldrb	r3, [r3, #4]
 8002e0e:	f887 3020 	strb.w	r3, [r7, #32]
					val[1] = rx_buffer[5];
 8002e12:	4b78      	ldr	r3, [pc, #480]	; (8002ff4 <main+0x169c>)
 8002e14:	795b      	ldrb	r3, [r3, #5]
 8002e16:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
					DS3231_setMin(atoi(val));
 8002e1a:	f107 0320 	add.w	r3, r7, #32
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f016 fad3 	bl	80193ca <atoi>
 8002e24:	4603      	mov	r3, r0
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7fe f90d 	bl	8001048 <DS3231_setMin>

					val[0] = 0;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	f887 3020 	strb.w	r3, [r7, #32]
					val[1] = 0;
 8002e34:	2300      	movs	r3, #0
 8002e36:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
					DS3231_setSec(atoi(val));
 8002e3a:	f107 0320 	add.w	r3, r7, #32
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f016 fac3 	bl	80193ca <atoi>
 8002e44:	4603      	mov	r3, r0
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7fe f8dd 	bl	8001008 <DS3231_setSec>

					val[0] = rx_buffer[6];
 8002e4e:	4b69      	ldr	r3, [pc, #420]	; (8002ff4 <main+0x169c>)
 8002e50:	799b      	ldrb	r3, [r3, #6]
 8002e52:	f887 3020 	strb.w	r3, [r7, #32]
					val[1] = rx_buffer[7];
 8002e56:	4b67      	ldr	r3, [pc, #412]	; (8002ff4 <main+0x169c>)
 8002e58:	79db      	ldrb	r3, [r3, #7]
 8002e5a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
					DS3231_setDate(atoi(val));
 8002e5e:	f107 0320 	add.w	r3, r7, #32
 8002e62:	4618      	mov	r0, r3
 8002e64:	f016 fab1 	bl	80193ca <atoi>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7fe f94b 	bl	8001108 <DS3231_setDate>

					val[0] = rx_buffer[8];
 8002e72:	4b60      	ldr	r3, [pc, #384]	; (8002ff4 <main+0x169c>)
 8002e74:	7a1b      	ldrb	r3, [r3, #8]
 8002e76:	f887 3020 	strb.w	r3, [r7, #32]
					val[1] = rx_buffer[9];
 8002e7a:	4b5e      	ldr	r3, [pc, #376]	; (8002ff4 <main+0x169c>)
 8002e7c:	7a5b      	ldrb	r3, [r3, #9]
 8002e7e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
					DS3231_setMonth(atoi(val));
 8002e82:	f107 0320 	add.w	r3, r7, #32
 8002e86:	4618      	mov	r0, r3
 8002e88:	f016 fa9f 	bl	80193ca <atoi>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7fe f959 	bl	8001148 <DS3231_setMonth>

					val[0] = rx_buffer[10];
 8002e96:	4b57      	ldr	r3, [pc, #348]	; (8002ff4 <main+0x169c>)
 8002e98:	7a9b      	ldrb	r3, [r3, #10]
 8002e9a:	f887 3020 	strb.w	r3, [r7, #32]
					val[1] = rx_buffer[11];
 8002e9e:	4b55      	ldr	r3, [pc, #340]	; (8002ff4 <main+0x169c>)
 8002ea0:	7adb      	ldrb	r3, [r3, #11]
 8002ea2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
					DS3231_setYear(atoi(val));
 8002ea6:	f107 0320 	add.w	r3, r7, #32
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f016 fa8d 	bl	80193ca <atoi>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7fe f967 	bl	8001188 <DS3231_setYear>

					val[1] = rx_buffer[12];
 8002eba:	4b4e      	ldr	r3, [pc, #312]	; (8002ff4 <main+0x169c>)
 8002ebc:	7b1b      	ldrb	r3, [r3, #12]
 8002ebe:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
					DS3231_setDay(atoi(val));
 8002ec2:	f107 0320 	add.w	r3, r7, #32
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f016 fa7f 	bl	80193ca <atoi>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7fe f8f9 	bl	80010c8 <DS3231_setDay>

					for (uint32_t i = 0; i <= 65536; i++) TIM1->CCR1 = i;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002edc:	e008      	b.n	8002ef0 <main+0x1598>
 8002ede:	4a41      	ldr	r2, [pc, #260]	; (8002fe4 <main+0x168c>)
 8002ee0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ee4:	6353      	str	r3, [r2, #52]	; 0x34
 8002ee6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002eea:	3301      	adds	r3, #1
 8002eec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002ef0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ef4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ef8:	d9f1      	bls.n	8002ede <main+0x1586>
				}

				if (memcmp(rx_buffer, "CE", 2) == 0) {
 8002efa:	2202      	movs	r2, #2
 8002efc:	493e      	ldr	r1, [pc, #248]	; (8002ff8 <main+0x16a0>)
 8002efe:	483d      	ldr	r0, [pc, #244]	; (8002ff4 <main+0x169c>)
 8002f00:	f01a ff16 	bl	801dd30 <memcmp>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d122      	bne.n	8002f50 <main+0x15f8>
					for (uint16_t i = 0; i < 4096; i++) AT24XX_Update(i, 0);
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8002f10:	e00a      	b.n	8002f28 <main+0x15d0>
 8002f12:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8002f16:	2100      	movs	r1, #0
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7fd f9e3 	bl	80002e4 <AT24XX_Update>
 8002f1e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8002f22:	3301      	adds	r3, #1
 8002f24:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8002f28:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8002f2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f30:	d3ef      	bcc.n	8002f12 <main+0x15ba>
					uint8_t uartTransmit[] = "EEPROM IS CLEANED\r\n";
 8002f32:	4b32      	ldr	r3, [pc, #200]	; (8002ffc <main+0x16a4>)
 8002f34:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8002f38:	461d      	mov	r5, r3
 8002f3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f3e:	682b      	ldr	r3, [r5, #0]
 8002f40:	6023      	str	r3, [r4, #0]
					HAL_UART_Transmit(&huart1, uartTransmit, sizeof(uartTransmit), 100);
 8002f42:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8002f46:	2364      	movs	r3, #100	; 0x64
 8002f48:	2214      	movs	r2, #20
 8002f4a:	482d      	ldr	r0, [pc, #180]	; (8003000 <main+0x16a8>)
 8002f4c:	f012 fa35 	bl	80153ba <HAL_UART_Transmit>
				}

				if (memcmp(rx_buffer, "RS", 2) == 0) {
 8002f50:	2202      	movs	r2, #2
 8002f52:	492c      	ldr	r1, [pc, #176]	; (8003004 <main+0x16ac>)
 8002f54:	4827      	ldr	r0, [pc, #156]	; (8002ff4 <main+0x169c>)
 8002f56:	f01a feeb 	bl	801dd30 <memcmp>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	f040 82b7 	bne.w	80034d0 <main+0x1b78>

					char valT[4] = { 0 };
 8002f62:	2300      	movs	r3, #0
 8002f64:	64bb      	str	r3, [r7, #72]	; 0x48

					for (uint8_t i = 0; i < 4; i++) valT[i] = rx_buffer[2 + i];
 8002f66:	2300      	movs	r3, #0
 8002f68:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
 8002f6c:	e00f      	b.n	8002f8e <main+0x1636>
 8002f6e:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8002f72:	1c9a      	adds	r2, r3, #2
 8002f74:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8002f78:	491e      	ldr	r1, [pc, #120]	; (8002ff4 <main+0x169c>)
 8002f7a:	5c8a      	ldrb	r2, [r1, r2]
 8002f7c:	33b8      	adds	r3, #184	; 0xb8
 8002f7e:	443b      	add	r3, r7
 8002f80:	f803 2c70 	strb.w	r2, [r3, #-112]
 8002f84:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8002f88:	3301      	adds	r3, #1
 8002f8a:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
 8002f8e:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8002f92:	2b03      	cmp	r3, #3
 8002f94:	d9eb      	bls.n	8002f6e <main+0x1616>

					temperatureRemote = atoi(valT);
 8002f96:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f016 fa15 	bl	80193ca <atoi>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f015 fc7e 	bl	80188a4 <__aeabi_i2d>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	460b      	mov	r3, r1
 8002fac:	4916      	ldr	r1, [pc, #88]	; (8003008 <main+0x16b0>)
 8002fae:	e9c1 2300 	strd	r2, r3, [r1]
					temperatureRemote = temperatureRemote / 10;
 8002fb2:	4b15      	ldr	r3, [pc, #84]	; (8003008 <main+0x16b0>)
 8002fb4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002fb8:	f04f 0200 	mov.w	r2, #0
 8002fbc:	4b13      	ldr	r3, [pc, #76]	; (800300c <main+0x16b4>)
 8002fbe:	f015 fe05 	bl	8018bcc <__aeabi_ddiv>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	4910      	ldr	r1, [pc, #64]	; (8003008 <main+0x16b0>)
 8002fc8:	e9c1 2300 	strd	r2, r3, [r1]

					char valH[3] = { 0 };
 8002fcc:	4b10      	ldr	r3, [pc, #64]	; (8003010 <main+0x16b8>)
 8002fce:	881b      	ldrh	r3, [r3, #0]
 8002fd0:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

					for (uint8_t i = 0; i < 3; i++) valH[i] = rx_buffer[6 + i];
 8002fda:	2300      	movs	r3, #0
 8002fdc:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
 8002fe0:	e028      	b.n	8003034 <main+0x16dc>
 8002fe2:	bf00      	nop
 8002fe4:	40010000 	.word	0x40010000
 8002fe8:	2000056c 	.word	0x2000056c
 8002fec:	20000974 	.word	0x20000974
 8002ff0:	08051aec 	.word	0x08051aec
 8002ff4:	20000964 	.word	0x20000964
 8002ff8:	08051af0 	.word	0x08051af0
 8002ffc:	08051b28 	.word	0x08051b28
 8003000:	200004d8 	.word	0x200004d8
 8003004:	08051af4 	.word	0x08051af4
 8003008:	20000598 	.word	0x20000598
 800300c:	40240000 	.word	0x40240000
 8003010:	08051a74 	.word	0x08051a74
 8003014:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8003018:	1d9a      	adds	r2, r3, #6
 800301a:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 800301e:	499d      	ldr	r1, [pc, #628]	; (8003294 <main+0x193c>)
 8003020:	5c8a      	ldrb	r2, [r1, r2]
 8003022:	33b8      	adds	r3, #184	; 0xb8
 8003024:	443b      	add	r3, r7
 8003026:	f803 2c74 	strb.w	r2, [r3, #-116]
 800302a:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 800302e:	3301      	adds	r3, #1
 8003030:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
 8003034:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8003038:	2b02      	cmp	r3, #2
 800303a:	d9eb      	bls.n	8003014 <main+0x16bc>

					humidityRemote = atoi(valH);
 800303c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003040:	4618      	mov	r0, r3
 8003042:	f016 f9c2 	bl	80193ca <atoi>
 8003046:	4603      	mov	r3, r0
 8003048:	4618      	mov	r0, r3
 800304a:	f015 fc2b 	bl	80188a4 <__aeabi_i2d>
 800304e:	4602      	mov	r2, r0
 8003050:	460b      	mov	r3, r1
 8003052:	4991      	ldr	r1, [pc, #580]	; (8003298 <main+0x1940>)
 8003054:	e9c1 2300 	strd	r2, r3, [r1]
					humidityRemote = humidityRemote / 10;
 8003058:	4b8f      	ldr	r3, [pc, #572]	; (8003298 <main+0x1940>)
 800305a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800305e:	f04f 0200 	mov.w	r2, #0
 8003062:	4b8e      	ldr	r3, [pc, #568]	; (800329c <main+0x1944>)
 8003064:	f015 fdb2 	bl	8018bcc <__aeabi_ddiv>
 8003068:	4602      	mov	r2, r0
 800306a:	460b      	mov	r3, r1
 800306c:	498a      	ldr	r1, [pc, #552]	; (8003298 <main+0x1940>)
 800306e:	e9c1 2300 	strd	r2, r3, [r1]

					if ((temperatureRemote != temperatureRemoteLast && temperatureRemote < 85 && temperatureRemote > -40) ||
 8003072:	4b8b      	ldr	r3, [pc, #556]	; (80032a0 <main+0x1948>)
 8003074:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003078:	4b8a      	ldr	r3, [pc, #552]	; (80032a4 <main+0x194c>)
 800307a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800307e:	f015 fee3 	bl	8018e48 <__aeabi_dcmpeq>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d115      	bne.n	80030b4 <main+0x175c>
 8003088:	4b85      	ldr	r3, [pc, #532]	; (80032a0 <main+0x1948>)
 800308a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800308e:	f04f 0200 	mov.w	r2, #0
 8003092:	4b85      	ldr	r3, [pc, #532]	; (80032a8 <main+0x1950>)
 8003094:	f015 fee2 	bl	8018e5c <__aeabi_dcmplt>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d00a      	beq.n	80030b4 <main+0x175c>
 800309e:	4b80      	ldr	r3, [pc, #512]	; (80032a0 <main+0x1948>)
 80030a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80030a4:	f04f 0200 	mov.w	r2, #0
 80030a8:	4b80      	ldr	r3, [pc, #512]	; (80032ac <main+0x1954>)
 80030aa:	f015 fef5 	bl	8018e98 <__aeabi_dcmpgt>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d118      	bne.n	80030e6 <main+0x178e>
							(humidityRemote != humidityRemoteLast && humidityRemote > 0)) {
 80030b4:	4b78      	ldr	r3, [pc, #480]	; (8003298 <main+0x1940>)
 80030b6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80030ba:	4b7d      	ldr	r3, [pc, #500]	; (80032b0 <main+0x1958>)
 80030bc:	e9d3 2300 	ldrd	r2, r3, [r3]
					if ((temperatureRemote != temperatureRemoteLast && temperatureRemote < 85 && temperatureRemote > -40) ||
 80030c0:	f015 fec2 	bl	8018e48 <__aeabi_dcmpeq>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	f040 8202 	bne.w	80034d0 <main+0x1b78>
							(humidityRemote != humidityRemoteLast && humidityRemote > 0)) {
 80030cc:	4b72      	ldr	r3, [pc, #456]	; (8003298 <main+0x1940>)
 80030ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80030d2:	f04f 0200 	mov.w	r2, #0
 80030d6:	f04f 0300 	mov.w	r3, #0
 80030da:	f015 fedd 	bl	8018e98 <__aeabi_dcmpgt>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	f000 81f5 	beq.w	80034d0 <main+0x1b78>

						remoteSensorLastUpdate = 0;
 80030e6:	4b73      	ldr	r3, [pc, #460]	; (80032b4 <main+0x195c>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	801a      	strh	r2, [r3, #0]

						sprintf(clockPrint, "%02d", rtcSecLast);
 80030ec:	4b72      	ldr	r3, [pc, #456]	; (80032b8 <main+0x1960>)
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	461a      	mov	r2, r3
 80030f2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80030f6:	4971      	ldr	r1, [pc, #452]	; (80032bc <main+0x1964>)
 80030f8:	4618      	mov	r0, r3
 80030fa:	f017 f81d 	bl	801a138 <siprintf>
						LCD_Font(375, 40, clockPrint, &DejaVu_Sans_48, 1, BLACK);
 80030fe:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003102:	2300      	movs	r3, #0
 8003104:	9301      	str	r3, [sp, #4]
 8003106:	2301      	movs	r3, #1
 8003108:	9300      	str	r3, [sp, #0]
 800310a:	4b6d      	ldr	r3, [pc, #436]	; (80032c0 <main+0x1968>)
 800310c:	2128      	movs	r1, #40	; 0x28
 800310e:	f240 1077 	movw	r0, #375	; 0x177
 8003112:	f002 f893 	bl	800523c <LCD_Font>

						char weatherPrintRemoteT[5];
						if (temperatureRemoteLast <= -10) {
 8003116:	4b63      	ldr	r3, [pc, #396]	; (80032a4 <main+0x194c>)
 8003118:	e9d3 0100 	ldrd	r0, r1, [r3]
 800311c:	f04f 0200 	mov.w	r2, #0
 8003120:	4b68      	ldr	r3, [pc, #416]	; (80032c4 <main+0x196c>)
 8003122:	f015 fea5 	bl	8018e70 <__aeabi_dcmple>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d014      	beq.n	8003156 <main+0x17fe>
							sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 800312c:	4b5d      	ldr	r3, [pc, #372]	; (80032a4 <main+0x194c>)
 800312e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003132:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8003136:	4964      	ldr	r1, [pc, #400]	; (80032c8 <main+0x1970>)
 8003138:	f016 fffe 	bl	801a138 <siprintf>
							LCD_Font(353, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 800313c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003140:	2300      	movs	r3, #0
 8003142:	9301      	str	r3, [sp, #4]
 8003144:	2301      	movs	r3, #1
 8003146:	9300      	str	r3, [sp, #0]
 8003148:	4b5d      	ldr	r3, [pc, #372]	; (80032c0 <main+0x1968>)
 800314a:	215a      	movs	r1, #90	; 0x5a
 800314c:	f240 1061 	movw	r0, #353	; 0x161
 8003150:	f002 f874 	bl	800523c <LCD_Font>
 8003154:	e076      	b.n	8003244 <main+0x18ec>
						}
						else if (temperatureRemoteLast < 0 && temperatureRemoteLast > -10) {
 8003156:	4b53      	ldr	r3, [pc, #332]	; (80032a4 <main+0x194c>)
 8003158:	e9d3 0100 	ldrd	r0, r1, [r3]
 800315c:	f04f 0200 	mov.w	r2, #0
 8003160:	f04f 0300 	mov.w	r3, #0
 8003164:	f015 fe7a 	bl	8018e5c <__aeabi_dcmplt>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d01f      	beq.n	80031ae <main+0x1856>
 800316e:	4b4d      	ldr	r3, [pc, #308]	; (80032a4 <main+0x194c>)
 8003170:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003174:	f04f 0200 	mov.w	r2, #0
 8003178:	4b52      	ldr	r3, [pc, #328]	; (80032c4 <main+0x196c>)
 800317a:	f015 fe8d 	bl	8018e98 <__aeabi_dcmpgt>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d014      	beq.n	80031ae <main+0x1856>
							sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 8003184:	4b47      	ldr	r3, [pc, #284]	; (80032a4 <main+0x194c>)
 8003186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800318a:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800318e:	494e      	ldr	r1, [pc, #312]	; (80032c8 <main+0x1970>)
 8003190:	f016 ffd2 	bl	801a138 <siprintf>
							LCD_Font(385, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003194:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003198:	2300      	movs	r3, #0
 800319a:	9301      	str	r3, [sp, #4]
 800319c:	2301      	movs	r3, #1
 800319e:	9300      	str	r3, [sp, #0]
 80031a0:	4b47      	ldr	r3, [pc, #284]	; (80032c0 <main+0x1968>)
 80031a2:	215a      	movs	r1, #90	; 0x5a
 80031a4:	f240 1081 	movw	r0, #385	; 0x181
 80031a8:	f002 f848 	bl	800523c <LCD_Font>
 80031ac:	e04a      	b.n	8003244 <main+0x18ec>
						}
						else if (temperatureRemoteLast > 0 && temperatureRemoteLast < 10) {
 80031ae:	4b3d      	ldr	r3, [pc, #244]	; (80032a4 <main+0x194c>)
 80031b0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031b4:	f04f 0200 	mov.w	r2, #0
 80031b8:	f04f 0300 	mov.w	r3, #0
 80031bc:	f015 fe6c 	bl	8018e98 <__aeabi_dcmpgt>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d01f      	beq.n	8003206 <main+0x18ae>
 80031c6:	4b37      	ldr	r3, [pc, #220]	; (80032a4 <main+0x194c>)
 80031c8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031cc:	f04f 0200 	mov.w	r2, #0
 80031d0:	4b32      	ldr	r3, [pc, #200]	; (800329c <main+0x1944>)
 80031d2:	f015 fe43 	bl	8018e5c <__aeabi_dcmplt>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d014      	beq.n	8003206 <main+0x18ae>
							sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 80031dc:	4b31      	ldr	r3, [pc, #196]	; (80032a4 <main+0x194c>)
 80031de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e2:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80031e6:	4939      	ldr	r1, [pc, #228]	; (80032cc <main+0x1974>)
 80031e8:	f016 ffa6 	bl	801a138 <siprintf>
							LCD_Font(362, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 80031ec:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80031f0:	2300      	movs	r3, #0
 80031f2:	9301      	str	r3, [sp, #4]
 80031f4:	2301      	movs	r3, #1
 80031f6:	9300      	str	r3, [sp, #0]
 80031f8:	4b31      	ldr	r3, [pc, #196]	; (80032c0 <main+0x1968>)
 80031fa:	215a      	movs	r1, #90	; 0x5a
 80031fc:	f44f 70b5 	mov.w	r0, #362	; 0x16a
 8003200:	f002 f81c 	bl	800523c <LCD_Font>
 8003204:	e01e      	b.n	8003244 <main+0x18ec>
						}
						else if (temperatureRemoteLast >= 10) {
 8003206:	4b27      	ldr	r3, [pc, #156]	; (80032a4 <main+0x194c>)
 8003208:	e9d3 0100 	ldrd	r0, r1, [r3]
 800320c:	f04f 0200 	mov.w	r2, #0
 8003210:	4b22      	ldr	r3, [pc, #136]	; (800329c <main+0x1944>)
 8003212:	f015 fe37 	bl	8018e84 <__aeabi_dcmpge>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d013      	beq.n	8003244 <main+0x18ec>
							sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 800321c:	4b21      	ldr	r3, [pc, #132]	; (80032a4 <main+0x194c>)
 800321e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003222:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8003226:	4929      	ldr	r1, [pc, #164]	; (80032cc <main+0x1974>)
 8003228:	f016 ff86 	bl	801a138 <siprintf>
							LCD_Font(330, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 800322c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003230:	2300      	movs	r3, #0
 8003232:	9301      	str	r3, [sp, #4]
 8003234:	2301      	movs	r3, #1
 8003236:	9300      	str	r3, [sp, #0]
 8003238:	4b21      	ldr	r3, [pc, #132]	; (80032c0 <main+0x1968>)
 800323a:	215a      	movs	r1, #90	; 0x5a
 800323c:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 8003240:	f001 fffc 	bl	800523c <LCD_Font>
						}
						temperatureRemoteLast = temperatureRemote;
 8003244:	4b16      	ldr	r3, [pc, #88]	; (80032a0 <main+0x1948>)
 8003246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800324a:	4916      	ldr	r1, [pc, #88]	; (80032a4 <main+0x194c>)
 800324c:	e9c1 2300 	strd	r2, r3, [r1]
						if (temperatureRemoteLast <= -10) {
 8003250:	4b14      	ldr	r3, [pc, #80]	; (80032a4 <main+0x194c>)
 8003252:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003256:	f04f 0200 	mov.w	r2, #0
 800325a:	4b1a      	ldr	r3, [pc, #104]	; (80032c4 <main+0x196c>)
 800325c:	f015 fe08 	bl	8018e70 <__aeabi_dcmple>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d034      	beq.n	80032d0 <main+0x1978>
							sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 8003266:	4b0f      	ldr	r3, [pc, #60]	; (80032a4 <main+0x194c>)
 8003268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800326c:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8003270:	4915      	ldr	r1, [pc, #84]	; (80032c8 <main+0x1970>)
 8003272:	f016 ff61 	bl	801a138 <siprintf>
							LCD_Font(353, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, CYAN);
 8003276:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800327a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800327e:	9301      	str	r3, [sp, #4]
 8003280:	2301      	movs	r3, #1
 8003282:	9300      	str	r3, [sp, #0]
 8003284:	4b0e      	ldr	r3, [pc, #56]	; (80032c0 <main+0x1968>)
 8003286:	215a      	movs	r1, #90	; 0x5a
 8003288:	f240 1061 	movw	r0, #353	; 0x161
 800328c:	f001 ffd6 	bl	800523c <LCD_Font>
 8003290:	e098      	b.n	80033c4 <main+0x1a6c>
 8003292:	bf00      	nop
 8003294:	20000964 	.word	0x20000964
 8003298:	200005a8 	.word	0x200005a8
 800329c:	40240000 	.word	0x40240000
 80032a0:	20000598 	.word	0x20000598
 80032a4:	200005a0 	.word	0x200005a0
 80032a8:	40554000 	.word	0x40554000
 80032ac:	c0440000 	.word	0xc0440000
 80032b0:	200005b0 	.word	0x200005b0
 80032b4:	20000004 	.word	0x20000004
 80032b8:	20000000 	.word	0x20000000
 80032bc:	08051aac 	.word	0x08051aac
 80032c0:	080293d0 	.word	0x080293d0
 80032c4:	c0240000 	.word	0xc0240000
 80032c8:	08051af8 	.word	0x08051af8
 80032cc:	08051b00 	.word	0x08051b00
						}
						else if (temperatureRemoteLast < 0 && temperatureRemoteLast > -10) {
 80032d0:	4bac      	ldr	r3, [pc, #688]	; (8003584 <main+0x1c2c>)
 80032d2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80032d6:	f04f 0200 	mov.w	r2, #0
 80032da:	f04f 0300 	mov.w	r3, #0
 80032de:	f015 fdbd 	bl	8018e5c <__aeabi_dcmplt>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d020      	beq.n	800332a <main+0x19d2>
 80032e8:	4ba6      	ldr	r3, [pc, #664]	; (8003584 <main+0x1c2c>)
 80032ea:	e9d3 0100 	ldrd	r0, r1, [r3]
 80032ee:	f04f 0200 	mov.w	r2, #0
 80032f2:	4ba5      	ldr	r3, [pc, #660]	; (8003588 <main+0x1c30>)
 80032f4:	f015 fdd0 	bl	8018e98 <__aeabi_dcmpgt>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d015      	beq.n	800332a <main+0x19d2>
							sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 80032fe:	4ba1      	ldr	r3, [pc, #644]	; (8003584 <main+0x1c2c>)
 8003300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003304:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8003308:	49a0      	ldr	r1, [pc, #640]	; (800358c <main+0x1c34>)
 800330a:	f016 ff15 	bl	801a138 <siprintf>
							LCD_Font(385, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, CYAN);
 800330e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003312:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003316:	9301      	str	r3, [sp, #4]
 8003318:	2301      	movs	r3, #1
 800331a:	9300      	str	r3, [sp, #0]
 800331c:	4b9c      	ldr	r3, [pc, #624]	; (8003590 <main+0x1c38>)
 800331e:	215a      	movs	r1, #90	; 0x5a
 8003320:	f240 1081 	movw	r0, #385	; 0x181
 8003324:	f001 ff8a 	bl	800523c <LCD_Font>
 8003328:	e04c      	b.n	80033c4 <main+0x1a6c>
						}
						else if (temperatureRemoteLast > 0 && temperatureRemoteLast < 10) {
 800332a:	4b96      	ldr	r3, [pc, #600]	; (8003584 <main+0x1c2c>)
 800332c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003330:	f04f 0200 	mov.w	r2, #0
 8003334:	f04f 0300 	mov.w	r3, #0
 8003338:	f015 fdae 	bl	8018e98 <__aeabi_dcmpgt>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d020      	beq.n	8003384 <main+0x1a2c>
 8003342:	4b90      	ldr	r3, [pc, #576]	; (8003584 <main+0x1c2c>)
 8003344:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003348:	f04f 0200 	mov.w	r2, #0
 800334c:	4b91      	ldr	r3, [pc, #580]	; (8003594 <main+0x1c3c>)
 800334e:	f015 fd85 	bl	8018e5c <__aeabi_dcmplt>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d015      	beq.n	8003384 <main+0x1a2c>
							sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 8003358:	4b8a      	ldr	r3, [pc, #552]	; (8003584 <main+0x1c2c>)
 800335a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800335e:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8003362:	498d      	ldr	r1, [pc, #564]	; (8003598 <main+0x1c40>)
 8003364:	f016 fee8 	bl	801a138 <siprintf>
							LCD_Font(362, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, CYAN);
 8003368:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800336c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003370:	9301      	str	r3, [sp, #4]
 8003372:	2301      	movs	r3, #1
 8003374:	9300      	str	r3, [sp, #0]
 8003376:	4b86      	ldr	r3, [pc, #536]	; (8003590 <main+0x1c38>)
 8003378:	215a      	movs	r1, #90	; 0x5a
 800337a:	f44f 70b5 	mov.w	r0, #362	; 0x16a
 800337e:	f001 ff5d 	bl	800523c <LCD_Font>
 8003382:	e01f      	b.n	80033c4 <main+0x1a6c>
						}
						else if (temperatureRemoteLast >= 10) {
 8003384:	4b7f      	ldr	r3, [pc, #508]	; (8003584 <main+0x1c2c>)
 8003386:	e9d3 0100 	ldrd	r0, r1, [r3]
 800338a:	f04f 0200 	mov.w	r2, #0
 800338e:	4b81      	ldr	r3, [pc, #516]	; (8003594 <main+0x1c3c>)
 8003390:	f015 fd78 	bl	8018e84 <__aeabi_dcmpge>
 8003394:	4603      	mov	r3, r0
 8003396:	2b00      	cmp	r3, #0
 8003398:	d014      	beq.n	80033c4 <main+0x1a6c>
							sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 800339a:	4b7a      	ldr	r3, [pc, #488]	; (8003584 <main+0x1c2c>)
 800339c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033a0:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80033a4:	497c      	ldr	r1, [pc, #496]	; (8003598 <main+0x1c40>)
 80033a6:	f016 fec7 	bl	801a138 <siprintf>
							LCD_Font(330, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, CYAN);
 80033aa:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80033ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033b2:	9301      	str	r3, [sp, #4]
 80033b4:	2301      	movs	r3, #1
 80033b6:	9300      	str	r3, [sp, #0]
 80033b8:	4b75      	ldr	r3, [pc, #468]	; (8003590 <main+0x1c38>)
 80033ba:	215a      	movs	r1, #90	; 0x5a
 80033bc:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 80033c0:	f001 ff3c 	bl	800523c <LCD_Font>
						}


						char weatherPrintRemoteH[4];

						if (humidityRemoteLast >= 10) {
 80033c4:	4b75      	ldr	r3, [pc, #468]	; (800359c <main+0x1c44>)
 80033c6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80033ca:	f04f 0200 	mov.w	r2, #0
 80033ce:	4b71      	ldr	r3, [pc, #452]	; (8003594 <main+0x1c3c>)
 80033d0:	f015 fd58 	bl	8018e84 <__aeabi_dcmpge>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d014      	beq.n	8003404 <main+0x1aac>
							sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 80033da:	4b70      	ldr	r3, [pc, #448]	; (800359c <main+0x1c44>)
 80033dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e0:	f107 0038 	add.w	r0, r7, #56	; 0x38
 80033e4:	4969      	ldr	r1, [pc, #420]	; (800358c <main+0x1c34>)
 80033e6:	f016 fea7 	bl	801a138 <siprintf>
							LCD_Font(371, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, BLACK);
 80033ea:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80033ee:	2300      	movs	r3, #0
 80033f0:	9301      	str	r3, [sp, #4]
 80033f2:	2301      	movs	r3, #1
 80033f4:	9300      	str	r3, [sp, #0]
 80033f6:	4b66      	ldr	r3, [pc, #408]	; (8003590 <main+0x1c38>)
 80033f8:	2128      	movs	r1, #40	; 0x28
 80033fa:	f240 1073 	movw	r0, #371	; 0x173
 80033fe:	f001 ff1d 	bl	800523c <LCD_Font>
 8003402:	e01e      	b.n	8003442 <main+0x1aea>
						}
						else if (humidityRemoteLast < 10) {
 8003404:	4b65      	ldr	r3, [pc, #404]	; (800359c <main+0x1c44>)
 8003406:	e9d3 0100 	ldrd	r0, r1, [r3]
 800340a:	f04f 0200 	mov.w	r2, #0
 800340e:	4b61      	ldr	r3, [pc, #388]	; (8003594 <main+0x1c3c>)
 8003410:	f015 fd24 	bl	8018e5c <__aeabi_dcmplt>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d013      	beq.n	8003442 <main+0x1aea>
							sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 800341a:	4b60      	ldr	r3, [pc, #384]	; (800359c <main+0x1c44>)
 800341c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003420:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8003424:	4959      	ldr	r1, [pc, #356]	; (800358c <main+0x1c34>)
 8003426:	f016 fe87 	bl	801a138 <siprintf>
							LCD_Font(403, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, BLACK);
 800342a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800342e:	2300      	movs	r3, #0
 8003430:	9301      	str	r3, [sp, #4]
 8003432:	2301      	movs	r3, #1
 8003434:	9300      	str	r3, [sp, #0]
 8003436:	4b56      	ldr	r3, [pc, #344]	; (8003590 <main+0x1c38>)
 8003438:	2128      	movs	r1, #40	; 0x28
 800343a:	f240 1093 	movw	r0, #403	; 0x193
 800343e:	f001 fefd 	bl	800523c <LCD_Font>
						}

						humidityRemoteLast = humidityRemote;
 8003442:	4b57      	ldr	r3, [pc, #348]	; (80035a0 <main+0x1c48>)
 8003444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003448:	4954      	ldr	r1, [pc, #336]	; (800359c <main+0x1c44>)
 800344a:	e9c1 2300 	strd	r2, r3, [r1]

						if (humidityRemoteLast >= 10) {
 800344e:	4b53      	ldr	r3, [pc, #332]	; (800359c <main+0x1c44>)
 8003450:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003454:	f04f 0200 	mov.w	r2, #0
 8003458:	4b4e      	ldr	r3, [pc, #312]	; (8003594 <main+0x1c3c>)
 800345a:	f015 fd13 	bl	8018e84 <__aeabi_dcmpge>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d015      	beq.n	8003490 <main+0x1b38>
							sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 8003464:	4b4d      	ldr	r3, [pc, #308]	; (800359c <main+0x1c44>)
 8003466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800346a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800346e:	4947      	ldr	r1, [pc, #284]	; (800358c <main+0x1c34>)
 8003470:	f016 fe62 	bl	801a138 <siprintf>
							LCD_Font(371, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, CYAN);
 8003474:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003478:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800347c:	9301      	str	r3, [sp, #4]
 800347e:	2301      	movs	r3, #1
 8003480:	9300      	str	r3, [sp, #0]
 8003482:	4b43      	ldr	r3, [pc, #268]	; (8003590 <main+0x1c38>)
 8003484:	2128      	movs	r1, #40	; 0x28
 8003486:	f240 1073 	movw	r0, #371	; 0x173
 800348a:	f001 fed7 	bl	800523c <LCD_Font>
 800348e:	e01f      	b.n	80034d0 <main+0x1b78>
						}
						else if (humidityRemoteLast < 10) {
 8003490:	4b42      	ldr	r3, [pc, #264]	; (800359c <main+0x1c44>)
 8003492:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003496:	f04f 0200 	mov.w	r2, #0
 800349a:	4b3e      	ldr	r3, [pc, #248]	; (8003594 <main+0x1c3c>)
 800349c:	f015 fcde 	bl	8018e5c <__aeabi_dcmplt>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d014      	beq.n	80034d0 <main+0x1b78>
							sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 80034a6:	4b3d      	ldr	r3, [pc, #244]	; (800359c <main+0x1c44>)
 80034a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ac:	f107 0038 	add.w	r0, r7, #56	; 0x38
 80034b0:	4936      	ldr	r1, [pc, #216]	; (800358c <main+0x1c34>)
 80034b2:	f016 fe41 	bl	801a138 <siprintf>
							LCD_Font(403, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, CYAN);
 80034b6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80034ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034be:	9301      	str	r3, [sp, #4]
 80034c0:	2301      	movs	r3, #1
 80034c2:	9300      	str	r3, [sp, #0]
 80034c4:	4b32      	ldr	r3, [pc, #200]	; (8003590 <main+0x1c38>)
 80034c6:	2128      	movs	r1, #40	; 0x28
 80034c8:	f240 1093 	movw	r0, #403	; 0x193
 80034cc:	f001 feb6 	bl	800523c <LCD_Font>
						}
					}
				}
				rx_index = 0;
 80034d0:	4b34      	ldr	r3, [pc, #208]	; (80035a4 <main+0x1c4c>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	701a      	strb	r2, [r3, #0]
				for (uint8_t i = 0; i < UART_RX_BUFFER_SIZE; i++) rx_buffer[i] = 0;
 80034d6:	2300      	movs	r3, #0
 80034d8:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
 80034dc:	e009      	b.n	80034f2 <main+0x1b9a>
 80034de:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 80034e2:	4a31      	ldr	r2, [pc, #196]	; (80035a8 <main+0x1c50>)
 80034e4:	2100      	movs	r1, #0
 80034e6:	54d1      	strb	r1, [r2, r3]
 80034e8:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 80034ec:	3301      	adds	r3, #1
 80034ee:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
 80034f2:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 80034f6:	2b0f      	cmp	r3, #15
 80034f8:	d9f1      	bls.n	80034de <main+0x1b86>
			}

			remoteSensorLastUpdate++;
 80034fa:	4b2c      	ldr	r3, [pc, #176]	; (80035ac <main+0x1c54>)
 80034fc:	881b      	ldrh	r3, [r3, #0]
 80034fe:	3301      	adds	r3, #1
 8003500:	b29a      	uxth	r2, r3
 8003502:	4b2a      	ldr	r3, [pc, #168]	; (80035ac <main+0x1c54>)
 8003504:	801a      	strh	r2, [r3, #0]

			if (remoteSensorLastUpdate > WAIT_REMOTE_SENSOR_SEC) {
 8003506:	4b29      	ldr	r3, [pc, #164]	; (80035ac <main+0x1c54>)
 8003508:	881b      	ldrh	r3, [r3, #0]
 800350a:	2b64      	cmp	r3, #100	; 0x64
 800350c:	f240 813e 	bls.w	800378c <main+0x1e34>

				if (temperatureRemoteLast && humidityRemoteLast) {
 8003510:	4b1c      	ldr	r3, [pc, #112]	; (8003584 <main+0x1c2c>)
 8003512:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003516:	f04f 0200 	mov.w	r2, #0
 800351a:	f04f 0300 	mov.w	r3, #0
 800351e:	f015 fc93 	bl	8018e48 <__aeabi_dcmpeq>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	f040 8107 	bne.w	8003738 <main+0x1de0>
 800352a:	4b1c      	ldr	r3, [pc, #112]	; (800359c <main+0x1c44>)
 800352c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003530:	f04f 0200 	mov.w	r2, #0
 8003534:	f04f 0300 	mov.w	r3, #0
 8003538:	f015 fc86 	bl	8018e48 <__aeabi_dcmpeq>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	f040 80fa 	bne.w	8003738 <main+0x1de0>

					char weatherPrintRemoteT[5];
					if (temperatureRemoteLast <= -10) {
 8003544:	4b0f      	ldr	r3, [pc, #60]	; (8003584 <main+0x1c2c>)
 8003546:	e9d3 0100 	ldrd	r0, r1, [r3]
 800354a:	f04f 0200 	mov.w	r2, #0
 800354e:	4b0e      	ldr	r3, [pc, #56]	; (8003588 <main+0x1c30>)
 8003550:	f015 fc8e 	bl	8018e70 <__aeabi_dcmple>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d02a      	beq.n	80035b0 <main+0x1c58>
						sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 800355a:	4b0a      	ldr	r3, [pc, #40]	; (8003584 <main+0x1c2c>)
 800355c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003560:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8003564:	4909      	ldr	r1, [pc, #36]	; (800358c <main+0x1c34>)
 8003566:	f016 fde7 	bl	801a138 <siprintf>
						LCD_Font(353, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 800356a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800356e:	2300      	movs	r3, #0
 8003570:	9301      	str	r3, [sp, #4]
 8003572:	2301      	movs	r3, #1
 8003574:	9300      	str	r3, [sp, #0]
 8003576:	4b06      	ldr	r3, [pc, #24]	; (8003590 <main+0x1c38>)
 8003578:	215a      	movs	r1, #90	; 0x5a
 800357a:	f240 1061 	movw	r0, #353	; 0x161
 800357e:	f001 fe5d 	bl	800523c <LCD_Font>
 8003582:	e08c      	b.n	800369e <main+0x1d46>
 8003584:	200005a0 	.word	0x200005a0
 8003588:	c0240000 	.word	0xc0240000
 800358c:	08051af8 	.word	0x08051af8
 8003590:	080293d0 	.word	0x080293d0
 8003594:	40240000 	.word	0x40240000
 8003598:	08051b00 	.word	0x08051b00
 800359c:	200005b0 	.word	0x200005b0
 80035a0:	200005a8 	.word	0x200005a8
 80035a4:	20000974 	.word	0x20000974
 80035a8:	20000964 	.word	0x20000964
 80035ac:	20000004 	.word	0x20000004
					}
					else if (temperatureRemoteLast < 0 && temperatureRemoteLast > -10) {
 80035b0:	4b79      	ldr	r3, [pc, #484]	; (8003798 <main+0x1e40>)
 80035b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80035b6:	f04f 0200 	mov.w	r2, #0
 80035ba:	f04f 0300 	mov.w	r3, #0
 80035be:	f015 fc4d 	bl	8018e5c <__aeabi_dcmplt>
 80035c2:	4603      	mov	r3, r0
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d01f      	beq.n	8003608 <main+0x1cb0>
 80035c8:	4b73      	ldr	r3, [pc, #460]	; (8003798 <main+0x1e40>)
 80035ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 80035ce:	f04f 0200 	mov.w	r2, #0
 80035d2:	4b72      	ldr	r3, [pc, #456]	; (800379c <main+0x1e44>)
 80035d4:	f015 fc60 	bl	8018e98 <__aeabi_dcmpgt>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d014      	beq.n	8003608 <main+0x1cb0>
						sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 80035de:	4b6e      	ldr	r3, [pc, #440]	; (8003798 <main+0x1e40>)
 80035e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e4:	f107 0050 	add.w	r0, r7, #80	; 0x50
 80035e8:	496d      	ldr	r1, [pc, #436]	; (80037a0 <main+0x1e48>)
 80035ea:	f016 fda5 	bl	801a138 <siprintf>
						LCD_Font(385, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 80035ee:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80035f2:	2300      	movs	r3, #0
 80035f4:	9301      	str	r3, [sp, #4]
 80035f6:	2301      	movs	r3, #1
 80035f8:	9300      	str	r3, [sp, #0]
 80035fa:	4b6a      	ldr	r3, [pc, #424]	; (80037a4 <main+0x1e4c>)
 80035fc:	215a      	movs	r1, #90	; 0x5a
 80035fe:	f240 1081 	movw	r0, #385	; 0x181
 8003602:	f001 fe1b 	bl	800523c <LCD_Font>
 8003606:	e04a      	b.n	800369e <main+0x1d46>
					}
					else if (temperatureRemoteLast > 0 && temperatureRemoteLast < 10) {
 8003608:	4b63      	ldr	r3, [pc, #396]	; (8003798 <main+0x1e40>)
 800360a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800360e:	f04f 0200 	mov.w	r2, #0
 8003612:	f04f 0300 	mov.w	r3, #0
 8003616:	f015 fc3f 	bl	8018e98 <__aeabi_dcmpgt>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d01f      	beq.n	8003660 <main+0x1d08>
 8003620:	4b5d      	ldr	r3, [pc, #372]	; (8003798 <main+0x1e40>)
 8003622:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003626:	f04f 0200 	mov.w	r2, #0
 800362a:	4b5f      	ldr	r3, [pc, #380]	; (80037a8 <main+0x1e50>)
 800362c:	f015 fc16 	bl	8018e5c <__aeabi_dcmplt>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d014      	beq.n	8003660 <main+0x1d08>
						sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 8003636:	4b58      	ldr	r3, [pc, #352]	; (8003798 <main+0x1e40>)
 8003638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800363c:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8003640:	495a      	ldr	r1, [pc, #360]	; (80037ac <main+0x1e54>)
 8003642:	f016 fd79 	bl	801a138 <siprintf>
						LCD_Font(362, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003646:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800364a:	2300      	movs	r3, #0
 800364c:	9301      	str	r3, [sp, #4]
 800364e:	2301      	movs	r3, #1
 8003650:	9300      	str	r3, [sp, #0]
 8003652:	4b54      	ldr	r3, [pc, #336]	; (80037a4 <main+0x1e4c>)
 8003654:	215a      	movs	r1, #90	; 0x5a
 8003656:	f44f 70b5 	mov.w	r0, #362	; 0x16a
 800365a:	f001 fdef 	bl	800523c <LCD_Font>
 800365e:	e01e      	b.n	800369e <main+0x1d46>
					}
					else if (temperatureRemoteLast >= 10) {
 8003660:	4b4d      	ldr	r3, [pc, #308]	; (8003798 <main+0x1e40>)
 8003662:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003666:	f04f 0200 	mov.w	r2, #0
 800366a:	4b4f      	ldr	r3, [pc, #316]	; (80037a8 <main+0x1e50>)
 800366c:	f015 fc0a 	bl	8018e84 <__aeabi_dcmpge>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d013      	beq.n	800369e <main+0x1d46>
						sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 8003676:	4b48      	ldr	r3, [pc, #288]	; (8003798 <main+0x1e40>)
 8003678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800367c:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8003680:	494a      	ldr	r1, [pc, #296]	; (80037ac <main+0x1e54>)
 8003682:	f016 fd59 	bl	801a138 <siprintf>
						LCD_Font(330, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003686:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800368a:	2300      	movs	r3, #0
 800368c:	9301      	str	r3, [sp, #4]
 800368e:	2301      	movs	r3, #1
 8003690:	9300      	str	r3, [sp, #0]
 8003692:	4b44      	ldr	r3, [pc, #272]	; (80037a4 <main+0x1e4c>)
 8003694:	215a      	movs	r1, #90	; 0x5a
 8003696:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 800369a:	f001 fdcf 	bl	800523c <LCD_Font>
					}

					char weatherPrintRemoteH[4];

					if (humidityRemoteLast >= 10) {
 800369e:	4b44      	ldr	r3, [pc, #272]	; (80037b0 <main+0x1e58>)
 80036a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036a4:	f04f 0200 	mov.w	r2, #0
 80036a8:	4b3f      	ldr	r3, [pc, #252]	; (80037a8 <main+0x1e50>)
 80036aa:	f015 fbeb 	bl	8018e84 <__aeabi_dcmpge>
 80036ae:	4603      	mov	r3, r0
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d014      	beq.n	80036de <main+0x1d86>
						sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 80036b4:	4b3e      	ldr	r3, [pc, #248]	; (80037b0 <main+0x1e58>)
 80036b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ba:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 80036be:	4938      	ldr	r1, [pc, #224]	; (80037a0 <main+0x1e48>)
 80036c0:	f016 fd3a 	bl	801a138 <siprintf>
						LCD_Font(371, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, BLACK);
 80036c4:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80036c8:	2300      	movs	r3, #0
 80036ca:	9301      	str	r3, [sp, #4]
 80036cc:	2301      	movs	r3, #1
 80036ce:	9300      	str	r3, [sp, #0]
 80036d0:	4b34      	ldr	r3, [pc, #208]	; (80037a4 <main+0x1e4c>)
 80036d2:	2128      	movs	r1, #40	; 0x28
 80036d4:	f240 1073 	movw	r0, #371	; 0x173
 80036d8:	f001 fdb0 	bl	800523c <LCD_Font>
 80036dc:	e01e      	b.n	800371c <main+0x1dc4>
					}
					else if (humidityRemoteLast < 10) {
 80036de:	4b34      	ldr	r3, [pc, #208]	; (80037b0 <main+0x1e58>)
 80036e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036e4:	f04f 0200 	mov.w	r2, #0
 80036e8:	4b2f      	ldr	r3, [pc, #188]	; (80037a8 <main+0x1e50>)
 80036ea:	f015 fbb7 	bl	8018e5c <__aeabi_dcmplt>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d013      	beq.n	800371c <main+0x1dc4>
						sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 80036f4:	4b2e      	ldr	r3, [pc, #184]	; (80037b0 <main+0x1e58>)
 80036f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036fa:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 80036fe:	4928      	ldr	r1, [pc, #160]	; (80037a0 <main+0x1e48>)
 8003700:	f016 fd1a 	bl	801a138 <siprintf>
						LCD_Font(403, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, BLACK);
 8003704:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8003708:	2300      	movs	r3, #0
 800370a:	9301      	str	r3, [sp, #4]
 800370c:	2301      	movs	r3, #1
 800370e:	9300      	str	r3, [sp, #0]
 8003710:	4b24      	ldr	r3, [pc, #144]	; (80037a4 <main+0x1e4c>)
 8003712:	2128      	movs	r1, #40	; 0x28
 8003714:	f240 1093 	movw	r0, #403	; 0x193
 8003718:	f001 fd90 	bl	800523c <LCD_Font>
					}

					temperatureRemoteLast = 0;
 800371c:	491e      	ldr	r1, [pc, #120]	; (8003798 <main+0x1e40>)
 800371e:	f04f 0200 	mov.w	r2, #0
 8003722:	f04f 0300 	mov.w	r3, #0
 8003726:	e9c1 2300 	strd	r2, r3, [r1]
					humidityRemoteLast = 0;
 800372a:	4921      	ldr	r1, [pc, #132]	; (80037b0 <main+0x1e58>)
 800372c:	f04f 0200 	mov.w	r2, #0
 8003730:	f04f 0300 	mov.w	r3, #0
 8003734:	e9c1 2300 	strd	r2, r3, [r1]
				}

				sprintf(clockPrint, "%02d", rtcSecLast);
 8003738:	4b1e      	ldr	r3, [pc, #120]	; (80037b4 <main+0x1e5c>)
 800373a:	781b      	ldrb	r3, [r3, #0]
 800373c:	461a      	mov	r2, r3
 800373e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003742:	491d      	ldr	r1, [pc, #116]	; (80037b8 <main+0x1e60>)
 8003744:	4618      	mov	r0, r3
 8003746:	f016 fcf7 	bl	801a138 <siprintf>
				LCD_Font(375, 40, clockPrint, &DejaVu_Sans_48, 1, BLACK);
 800374a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800374e:	2300      	movs	r3, #0
 8003750:	9301      	str	r3, [sp, #4]
 8003752:	2301      	movs	r3, #1
 8003754:	9300      	str	r3, [sp, #0]
 8003756:	4b13      	ldr	r3, [pc, #76]	; (80037a4 <main+0x1e4c>)
 8003758:	2128      	movs	r1, #40	; 0x28
 800375a:	f240 1077 	movw	r0, #375	; 0x177
 800375e:	f001 fd6d 	bl	800523c <LCD_Font>
				sprintf(clockPrint, "%02d", rtcSec);
 8003762:	4b16      	ldr	r3, [pc, #88]	; (80037bc <main+0x1e64>)
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	461a      	mov	r2, r3
 8003768:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800376c:	4912      	ldr	r1, [pc, #72]	; (80037b8 <main+0x1e60>)
 800376e:	4618      	mov	r0, r3
 8003770:	f016 fce2 	bl	801a138 <siprintf>
				LCD_Font(375, 40, clockPrint, &DejaVu_Sans_48, 1, ORANGE);
 8003774:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003778:	4b11      	ldr	r3, [pc, #68]	; (80037c0 <main+0x1e68>)
 800377a:	9301      	str	r3, [sp, #4]
 800377c:	2301      	movs	r3, #1
 800377e:	9300      	str	r3, [sp, #0]
 8003780:	4b08      	ldr	r3, [pc, #32]	; (80037a4 <main+0x1e4c>)
 8003782:	2128      	movs	r1, #40	; 0x28
 8003784:	f240 1077 	movw	r0, #375	; 0x177
 8003788:	f001 fd58 	bl	800523c <LCD_Font>
			}
			rtcSecLast = rtcSec;
 800378c:	4b0b      	ldr	r3, [pc, #44]	; (80037bc <main+0x1e64>)
 800378e:	781a      	ldrb	r2, [r3, #0]
 8003790:	4b08      	ldr	r3, [pc, #32]	; (80037b4 <main+0x1e5c>)
 8003792:	701a      	strb	r2, [r3, #0]
	{
 8003794:	f7fe b9c4 	b.w	8001b20 <main+0x1c8>
 8003798:	200005a0 	.word	0x200005a0
 800379c:	c0240000 	.word	0xc0240000
 80037a0:	08051af8 	.word	0x08051af8
 80037a4:	080293d0 	.word	0x080293d0
 80037a8:	40240000 	.word	0x40240000
 80037ac:	08051b00 	.word	0x08051b00
 80037b0:	200005b0 	.word	0x200005b0
 80037b4:	20000000 	.word	0x20000000
 80037b8:	08051aac 	.word	0x08051aac
 80037bc:	2000056d 	.word	0x2000056d
 80037c0:	00ffa500 	.word	0x00ffa500

080037c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b094      	sub	sp, #80	; 0x50
 80037c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80037ca:	f107 0320 	add.w	r3, r7, #32
 80037ce:	2230      	movs	r2, #48	; 0x30
 80037d0:	2100      	movs	r1, #0
 80037d2:	4618      	mov	r0, r3
 80037d4:	f015 fe28 	bl	8019428 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80037d8:	f107 030c 	add.w	r3, r7, #12
 80037dc:	2200      	movs	r2, #0
 80037de:	601a      	str	r2, [r3, #0]
 80037e0:	605a      	str	r2, [r3, #4]
 80037e2:	609a      	str	r2, [r3, #8]
 80037e4:	60da      	str	r2, [r3, #12]
 80037e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80037e8:	2300      	movs	r3, #0
 80037ea:	607b      	str	r3, [r7, #4]
 80037ec:	4b28      	ldr	r3, [pc, #160]	; (8003890 <SystemClock_Config+0xcc>)
 80037ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f0:	4a27      	ldr	r2, [pc, #156]	; (8003890 <SystemClock_Config+0xcc>)
 80037f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037f6:	6413      	str	r3, [r2, #64]	; 0x40
 80037f8:	4b25      	ldr	r3, [pc, #148]	; (8003890 <SystemClock_Config+0xcc>)
 80037fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003800:	607b      	str	r3, [r7, #4]
 8003802:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003804:	2300      	movs	r3, #0
 8003806:	60bb      	str	r3, [r7, #8]
 8003808:	4b22      	ldr	r3, [pc, #136]	; (8003894 <SystemClock_Config+0xd0>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a21      	ldr	r2, [pc, #132]	; (8003894 <SystemClock_Config+0xd0>)
 800380e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003812:	6013      	str	r3, [r2, #0]
 8003814:	4b1f      	ldr	r3, [pc, #124]	; (8003894 <SystemClock_Config+0xd0>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800381c:	60bb      	str	r3, [r7, #8]
 800381e:	68bb      	ldr	r3, [r7, #8]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003820:	2301      	movs	r3, #1
 8003822:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003824:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003828:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800382a:	2302      	movs	r3, #2
 800382c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800382e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003832:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003834:	2304      	movs	r3, #4
 8003836:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003838:	23a8      	movs	r3, #168	; 0xa8
 800383a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800383c:	2302      	movs	r3, #2
 800383e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003840:	2307      	movs	r3, #7
 8003842:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003844:	f107 0320 	add.w	r3, r7, #32
 8003848:	4618      	mov	r0, r3
 800384a:	f00d fe11 	bl	8011470 <HAL_RCC_OscConfig>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d001      	beq.n	8003858 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003854:	f000 fab0 	bl	8003db8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003858:	230f      	movs	r3, #15
 800385a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800385c:	2302      	movs	r3, #2
 800385e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003860:	2300      	movs	r3, #0
 8003862:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003864:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003868:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800386a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800386e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003870:	f107 030c 	add.w	r3, r7, #12
 8003874:	2105      	movs	r1, #5
 8003876:	4618      	mov	r0, r3
 8003878:	f00e f872 	bl	8011960 <HAL_RCC_ClockConfig>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d001      	beq.n	8003886 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003882:	f000 fa99 	bl	8003db8 <Error_Handler>
  }
}
 8003886:	bf00      	nop
 8003888:	3750      	adds	r7, #80	; 0x50
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	40023800 	.word	0x40023800
 8003894:	40007000 	.word	0x40007000

08003898 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b082      	sub	sp, #8
 800389c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800389e:	463b      	mov	r3, r7
 80038a0:	2200      	movs	r2, #0
 80038a2:	601a      	str	r2, [r3, #0]
 80038a4:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80038a6:	4b14      	ldr	r3, [pc, #80]	; (80038f8 <MX_DAC_Init+0x60>)
 80038a8:	4a14      	ldr	r2, [pc, #80]	; (80038fc <MX_DAC_Init+0x64>)
 80038aa:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80038ac:	4812      	ldr	r0, [pc, #72]	; (80038f8 <MX_DAC_Init+0x60>)
 80038ae:	f003 f9fa 	bl	8006ca6 <HAL_DAC_Init>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d001      	beq.n	80038bc <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80038b8:	f000 fa7e 	bl	8003db8 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80038bc:	2300      	movs	r3, #0
 80038be:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80038c0:	2300      	movs	r3, #0
 80038c2:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80038c4:	463b      	mov	r3, r7
 80038c6:	2200      	movs	r2, #0
 80038c8:	4619      	mov	r1, r3
 80038ca:	480b      	ldr	r0, [pc, #44]	; (80038f8 <MX_DAC_Init+0x60>)
 80038cc:	f003 fc6f 	bl	80071ae <HAL_DAC_ConfigChannel>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80038d6:	f000 fa6f 	bl	8003db8 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80038da:	463b      	mov	r3, r7
 80038dc:	2210      	movs	r2, #16
 80038de:	4619      	mov	r1, r3
 80038e0:	4805      	ldr	r0, [pc, #20]	; (80038f8 <MX_DAC_Init+0x60>)
 80038e2:	f003 fc64 	bl	80071ae <HAL_DAC_ConfigChannel>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d001      	beq.n	80038f0 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 80038ec:	f000 fa64 	bl	8003db8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80038f0:	bf00      	nop
 80038f2:	3708      	adds	r7, #8
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	200002a8 	.word	0x200002a8
 80038fc:	40007400 	.word	0x40007400

08003900 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003904:	4b12      	ldr	r3, [pc, #72]	; (8003950 <MX_I2C1_Init+0x50>)
 8003906:	4a13      	ldr	r2, [pc, #76]	; (8003954 <MX_I2C1_Init+0x54>)
 8003908:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800390a:	4b11      	ldr	r3, [pc, #68]	; (8003950 <MX_I2C1_Init+0x50>)
 800390c:	4a12      	ldr	r2, [pc, #72]	; (8003958 <MX_I2C1_Init+0x58>)
 800390e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003910:	4b0f      	ldr	r3, [pc, #60]	; (8003950 <MX_I2C1_Init+0x50>)
 8003912:	2200      	movs	r2, #0
 8003914:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003916:	4b0e      	ldr	r3, [pc, #56]	; (8003950 <MX_I2C1_Init+0x50>)
 8003918:	2200      	movs	r2, #0
 800391a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800391c:	4b0c      	ldr	r3, [pc, #48]	; (8003950 <MX_I2C1_Init+0x50>)
 800391e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003922:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003924:	4b0a      	ldr	r3, [pc, #40]	; (8003950 <MX_I2C1_Init+0x50>)
 8003926:	2200      	movs	r2, #0
 8003928:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800392a:	4b09      	ldr	r3, [pc, #36]	; (8003950 <MX_I2C1_Init+0x50>)
 800392c:	2200      	movs	r2, #0
 800392e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003930:	4b07      	ldr	r3, [pc, #28]	; (8003950 <MX_I2C1_Init+0x50>)
 8003932:	2200      	movs	r2, #0
 8003934:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003936:	4b06      	ldr	r3, [pc, #24]	; (8003950 <MX_I2C1_Init+0x50>)
 8003938:	2200      	movs	r2, #0
 800393a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800393c:	4804      	ldr	r0, [pc, #16]	; (8003950 <MX_I2C1_Init+0x50>)
 800393e:	f007 f9c2 	bl	800acc6 <HAL_I2C_Init>
 8003942:	4603      	mov	r3, r0
 8003944:	2b00      	cmp	r3, #0
 8003946:	d001      	beq.n	800394c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003948:	f000 fa36 	bl	8003db8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800394c:	bf00      	nop
 800394e:	bd80      	pop	{r7, pc}
 8003950:	200002bc 	.word	0x200002bc
 8003954:	40005400 	.word	0x40005400
 8003958:	000186a0 	.word	0x000186a0

0800395c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003960:	4b17      	ldr	r3, [pc, #92]	; (80039c0 <MX_SPI1_Init+0x64>)
 8003962:	4a18      	ldr	r2, [pc, #96]	; (80039c4 <MX_SPI1_Init+0x68>)
 8003964:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003966:	4b16      	ldr	r3, [pc, #88]	; (80039c0 <MX_SPI1_Init+0x64>)
 8003968:	f44f 7282 	mov.w	r2, #260	; 0x104
 800396c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800396e:	4b14      	ldr	r3, [pc, #80]	; (80039c0 <MX_SPI1_Init+0x64>)
 8003970:	2200      	movs	r2, #0
 8003972:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003974:	4b12      	ldr	r3, [pc, #72]	; (80039c0 <MX_SPI1_Init+0x64>)
 8003976:	2200      	movs	r2, #0
 8003978:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800397a:	4b11      	ldr	r3, [pc, #68]	; (80039c0 <MX_SPI1_Init+0x64>)
 800397c:	2200      	movs	r2, #0
 800397e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003980:	4b0f      	ldr	r3, [pc, #60]	; (80039c0 <MX_SPI1_Init+0x64>)
 8003982:	2200      	movs	r2, #0
 8003984:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003986:	4b0e      	ldr	r3, [pc, #56]	; (80039c0 <MX_SPI1_Init+0x64>)
 8003988:	f44f 7200 	mov.w	r2, #512	; 0x200
 800398c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800398e:	4b0c      	ldr	r3, [pc, #48]	; (80039c0 <MX_SPI1_Init+0x64>)
 8003990:	2200      	movs	r2, #0
 8003992:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003994:	4b0a      	ldr	r3, [pc, #40]	; (80039c0 <MX_SPI1_Init+0x64>)
 8003996:	2200      	movs	r2, #0
 8003998:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800399a:	4b09      	ldr	r3, [pc, #36]	; (80039c0 <MX_SPI1_Init+0x64>)
 800399c:	2200      	movs	r2, #0
 800399e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039a0:	4b07      	ldr	r3, [pc, #28]	; (80039c0 <MX_SPI1_Init+0x64>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80039a6:	4b06      	ldr	r3, [pc, #24]	; (80039c0 <MX_SPI1_Init+0x64>)
 80039a8:	220a      	movs	r2, #10
 80039aa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80039ac:	4804      	ldr	r0, [pc, #16]	; (80039c0 <MX_SPI1_Init+0x64>)
 80039ae:	f00e fdf7 	bl	80125a0 <HAL_SPI_Init>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d001      	beq.n	80039bc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80039b8:	f000 f9fe 	bl	8003db8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80039bc:	bf00      	nop
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	20000310 	.word	0x20000310
 80039c4:	40013000 	.word	0x40013000

080039c8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80039cc:	4b17      	ldr	r3, [pc, #92]	; (8003a2c <MX_SPI2_Init+0x64>)
 80039ce:	4a18      	ldr	r2, [pc, #96]	; (8003a30 <MX_SPI2_Init+0x68>)
 80039d0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80039d2:	4b16      	ldr	r3, [pc, #88]	; (8003a2c <MX_SPI2_Init+0x64>)
 80039d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80039d8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80039da:	4b14      	ldr	r3, [pc, #80]	; (8003a2c <MX_SPI2_Init+0x64>)
 80039dc:	2200      	movs	r2, #0
 80039de:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80039e0:	4b12      	ldr	r3, [pc, #72]	; (8003a2c <MX_SPI2_Init+0x64>)
 80039e2:	2200      	movs	r2, #0
 80039e4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80039e6:	4b11      	ldr	r3, [pc, #68]	; (8003a2c <MX_SPI2_Init+0x64>)
 80039e8:	2200      	movs	r2, #0
 80039ea:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80039ec:	4b0f      	ldr	r3, [pc, #60]	; (8003a2c <MX_SPI2_Init+0x64>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80039f2:	4b0e      	ldr	r3, [pc, #56]	; (8003a2c <MX_SPI2_Init+0x64>)
 80039f4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80039f8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80039fa:	4b0c      	ldr	r3, [pc, #48]	; (8003a2c <MX_SPI2_Init+0x64>)
 80039fc:	2238      	movs	r2, #56	; 0x38
 80039fe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003a00:	4b0a      	ldr	r3, [pc, #40]	; (8003a2c <MX_SPI2_Init+0x64>)
 8003a02:	2200      	movs	r2, #0
 8003a04:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003a06:	4b09      	ldr	r3, [pc, #36]	; (8003a2c <MX_SPI2_Init+0x64>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a0c:	4b07      	ldr	r3, [pc, #28]	; (8003a2c <MX_SPI2_Init+0x64>)
 8003a0e:	2200      	movs	r2, #0
 8003a10:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003a12:	4b06      	ldr	r3, [pc, #24]	; (8003a2c <MX_SPI2_Init+0x64>)
 8003a14:	220a      	movs	r2, #10
 8003a16:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003a18:	4804      	ldr	r0, [pc, #16]	; (8003a2c <MX_SPI2_Init+0x64>)
 8003a1a:	f00e fdc1 	bl	80125a0 <HAL_SPI_Init>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d001      	beq.n	8003a28 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003a24:	f000 f9c8 	bl	8003db8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003a28:	bf00      	nop
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	20000368 	.word	0x20000368
 8003a30:	40003800 	.word	0x40003800

08003a34 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8003a38:	4b17      	ldr	r3, [pc, #92]	; (8003a98 <MX_SPI3_Init+0x64>)
 8003a3a:	4a18      	ldr	r2, [pc, #96]	; (8003a9c <MX_SPI3_Init+0x68>)
 8003a3c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003a3e:	4b16      	ldr	r3, [pc, #88]	; (8003a98 <MX_SPI3_Init+0x64>)
 8003a40:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003a44:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003a46:	4b14      	ldr	r3, [pc, #80]	; (8003a98 <MX_SPI3_Init+0x64>)
 8003a48:	2200      	movs	r2, #0
 8003a4a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003a4c:	4b12      	ldr	r3, [pc, #72]	; (8003a98 <MX_SPI3_Init+0x64>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a52:	4b11      	ldr	r3, [pc, #68]	; (8003a98 <MX_SPI3_Init+0x64>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003a58:	4b0f      	ldr	r3, [pc, #60]	; (8003a98 <MX_SPI3_Init+0x64>)
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8003a5e:	4b0e      	ldr	r3, [pc, #56]	; (8003a98 <MX_SPI3_Init+0x64>)
 8003a60:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8003a64:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8003a66:	4b0c      	ldr	r3, [pc, #48]	; (8003a98 <MX_SPI3_Init+0x64>)
 8003a68:	2238      	movs	r2, #56	; 0x38
 8003a6a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003a6c:	4b0a      	ldr	r3, [pc, #40]	; (8003a98 <MX_SPI3_Init+0x64>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003a72:	4b09      	ldr	r3, [pc, #36]	; (8003a98 <MX_SPI3_Init+0x64>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a78:	4b07      	ldr	r3, [pc, #28]	; (8003a98 <MX_SPI3_Init+0x64>)
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8003a7e:	4b06      	ldr	r3, [pc, #24]	; (8003a98 <MX_SPI3_Init+0x64>)
 8003a80:	220a      	movs	r2, #10
 8003a82:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003a84:	4804      	ldr	r0, [pc, #16]	; (8003a98 <MX_SPI3_Init+0x64>)
 8003a86:	f00e fd8b 	bl	80125a0 <HAL_SPI_Init>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d001      	beq.n	8003a94 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8003a90:	f000 f992 	bl	8003db8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003a94:	bf00      	nop
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	200003c0 	.word	0x200003c0
 8003a9c:	40003c00 	.word	0x40003c00

08003aa0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003aa4:	4b11      	ldr	r3, [pc, #68]	; (8003aec <MX_USART1_UART_Init+0x4c>)
 8003aa6:	4a12      	ldr	r2, [pc, #72]	; (8003af0 <MX_USART1_UART_Init+0x50>)
 8003aa8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003aaa:	4b10      	ldr	r3, [pc, #64]	; (8003aec <MX_USART1_UART_Init+0x4c>)
 8003aac:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003ab0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003ab2:	4b0e      	ldr	r3, [pc, #56]	; (8003aec <MX_USART1_UART_Init+0x4c>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003ab8:	4b0c      	ldr	r3, [pc, #48]	; (8003aec <MX_USART1_UART_Init+0x4c>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003abe:	4b0b      	ldr	r3, [pc, #44]	; (8003aec <MX_USART1_UART_Init+0x4c>)
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003ac4:	4b09      	ldr	r3, [pc, #36]	; (8003aec <MX_USART1_UART_Init+0x4c>)
 8003ac6:	220c      	movs	r2, #12
 8003ac8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003aca:	4b08      	ldr	r3, [pc, #32]	; (8003aec <MX_USART1_UART_Init+0x4c>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ad0:	4b06      	ldr	r3, [pc, #24]	; (8003aec <MX_USART1_UART_Init+0x4c>)
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003ad6:	4805      	ldr	r0, [pc, #20]	; (8003aec <MX_USART1_UART_Init+0x4c>)
 8003ad8:	f011 fac8 	bl	801506c <HAL_UART_Init>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d001      	beq.n	8003ae6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003ae2:	f000 f969 	bl	8003db8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003ae6:	bf00      	nop
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	200004d8 	.word	0x200004d8
 8003af0:	40011000 	.word	0x40011000

08003af4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b082      	sub	sp, #8
 8003af8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003afa:	2300      	movs	r3, #0
 8003afc:	607b      	str	r3, [r7, #4]
 8003afe:	4b10      	ldr	r3, [pc, #64]	; (8003b40 <MX_DMA_Init+0x4c>)
 8003b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b02:	4a0f      	ldr	r2, [pc, #60]	; (8003b40 <MX_DMA_Init+0x4c>)
 8003b04:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003b08:	6313      	str	r3, [r2, #48]	; 0x30
 8003b0a:	4b0d      	ldr	r3, [pc, #52]	; (8003b40 <MX_DMA_Init+0x4c>)
 8003b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b12:	607b      	str	r3, [r7, #4]
 8003b14:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8003b16:	2200      	movs	r2, #0
 8003b18:	2100      	movs	r1, #0
 8003b1a:	200e      	movs	r0, #14
 8003b1c:	f002 ff7f 	bl	8006a1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8003b20:	200e      	movs	r0, #14
 8003b22:	f002 ff98 	bl	8006a56 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8003b26:	2200      	movs	r2, #0
 8003b28:	2100      	movs	r1, #0
 8003b2a:	200f      	movs	r0, #15
 8003b2c:	f002 ff77 	bl	8006a1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8003b30:	200f      	movs	r0, #15
 8003b32:	f002 ff90 	bl	8006a56 <HAL_NVIC_EnableIRQ>

}
 8003b36:	bf00      	nop
 8003b38:	3708      	adds	r7, #8
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	40023800 	.word	0x40023800

08003b44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b08c      	sub	sp, #48	; 0x30
 8003b48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b4a:	f107 031c 	add.w	r3, r7, #28
 8003b4e:	2200      	movs	r2, #0
 8003b50:	601a      	str	r2, [r3, #0]
 8003b52:	605a      	str	r2, [r3, #4]
 8003b54:	609a      	str	r2, [r3, #8]
 8003b56:	60da      	str	r2, [r3, #12]
 8003b58:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	607b      	str	r3, [r7, #4]
 8003b5e:	4b60      	ldr	r3, [pc, #384]	; (8003ce0 <MX_GPIO_Init+0x19c>)
 8003b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b62:	4a5f      	ldr	r2, [pc, #380]	; (8003ce0 <MX_GPIO_Init+0x19c>)
 8003b64:	f043 0310 	orr.w	r3, r3, #16
 8003b68:	6313      	str	r3, [r2, #48]	; 0x30
 8003b6a:	4b5d      	ldr	r3, [pc, #372]	; (8003ce0 <MX_GPIO_Init+0x19c>)
 8003b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6e:	f003 0310 	and.w	r3, r3, #16
 8003b72:	607b      	str	r3, [r7, #4]
 8003b74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b76:	2300      	movs	r3, #0
 8003b78:	60bb      	str	r3, [r7, #8]
 8003b7a:	4b59      	ldr	r3, [pc, #356]	; (8003ce0 <MX_GPIO_Init+0x19c>)
 8003b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b7e:	4a58      	ldr	r2, [pc, #352]	; (8003ce0 <MX_GPIO_Init+0x19c>)
 8003b80:	f043 0304 	orr.w	r3, r3, #4
 8003b84:	6313      	str	r3, [r2, #48]	; 0x30
 8003b86:	4b56      	ldr	r3, [pc, #344]	; (8003ce0 <MX_GPIO_Init+0x19c>)
 8003b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8a:	f003 0304 	and.w	r3, r3, #4
 8003b8e:	60bb      	str	r3, [r7, #8]
 8003b90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b92:	2300      	movs	r3, #0
 8003b94:	60fb      	str	r3, [r7, #12]
 8003b96:	4b52      	ldr	r3, [pc, #328]	; (8003ce0 <MX_GPIO_Init+0x19c>)
 8003b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b9a:	4a51      	ldr	r2, [pc, #324]	; (8003ce0 <MX_GPIO_Init+0x19c>)
 8003b9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ba2:	4b4f      	ldr	r3, [pc, #316]	; (8003ce0 <MX_GPIO_Init+0x19c>)
 8003ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003baa:	60fb      	str	r3, [r7, #12]
 8003bac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bae:	2300      	movs	r3, #0
 8003bb0:	613b      	str	r3, [r7, #16]
 8003bb2:	4b4b      	ldr	r3, [pc, #300]	; (8003ce0 <MX_GPIO_Init+0x19c>)
 8003bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb6:	4a4a      	ldr	r2, [pc, #296]	; (8003ce0 <MX_GPIO_Init+0x19c>)
 8003bb8:	f043 0301 	orr.w	r3, r3, #1
 8003bbc:	6313      	str	r3, [r2, #48]	; 0x30
 8003bbe:	4b48      	ldr	r3, [pc, #288]	; (8003ce0 <MX_GPIO_Init+0x19c>)
 8003bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc2:	f003 0301 	and.w	r3, r3, #1
 8003bc6:	613b      	str	r3, [r7, #16]
 8003bc8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bca:	2300      	movs	r3, #0
 8003bcc:	617b      	str	r3, [r7, #20]
 8003bce:	4b44      	ldr	r3, [pc, #272]	; (8003ce0 <MX_GPIO_Init+0x19c>)
 8003bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd2:	4a43      	ldr	r2, [pc, #268]	; (8003ce0 <MX_GPIO_Init+0x19c>)
 8003bd4:	f043 0302 	orr.w	r3, r3, #2
 8003bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8003bda:	4b41      	ldr	r3, [pc, #260]	; (8003ce0 <MX_GPIO_Init+0x19c>)
 8003bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	617b      	str	r3, [r7, #20]
 8003be4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003be6:	2300      	movs	r3, #0
 8003be8:	61bb      	str	r3, [r7, #24]
 8003bea:	4b3d      	ldr	r3, [pc, #244]	; (8003ce0 <MX_GPIO_Init+0x19c>)
 8003bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bee:	4a3c      	ldr	r2, [pc, #240]	; (8003ce0 <MX_GPIO_Init+0x19c>)
 8003bf0:	f043 0308 	orr.w	r3, r3, #8
 8003bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8003bf6:	4b3a      	ldr	r3, [pc, #232]	; (8003ce0 <MX_GPIO_Init+0x19c>)
 8003bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfa:	f003 0308 	and.w	r3, r3, #8
 8003bfe:	61bb      	str	r3, [r7, #24]
 8003c00:	69bb      	ldr	r3, [r7, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
 8003c02:	2201      	movs	r2, #1
 8003c04:	2140      	movs	r1, #64	; 0x40
 8003c06:	4837      	ldr	r0, [pc, #220]	; (8003ce4 <MX_GPIO_Init+0x1a0>)
 8003c08:	f006 ffde 	bl	800abc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	2180      	movs	r1, #128	; 0x80
 8003c10:	4834      	ldr	r0, [pc, #208]	; (8003ce4 <MX_GPIO_Init+0x1a0>)
 8003c12:	f006 ffd9 	bl	800abc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH25Q_CS_GPIO_Port, FLASH25Q_CS_Pin, GPIO_PIN_RESET);
 8003c16:	2200      	movs	r2, #0
 8003c18:	2101      	movs	r1, #1
 8003c1a:	4833      	ldr	r0, [pc, #204]	; (8003ce8 <MX_GPIO_Init+0x1a4>)
 8003c1c:	f006 ffd4 	bl	800abc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SD_D0_Pin|SD_D1_Pin, GPIO_PIN_RESET);
 8003c20:	2200      	movs	r2, #0
 8003c22:	f44f 7140 	mov.w	r1, #768	; 0x300
 8003c26:	4831      	ldr	r0, [pc, #196]	; (8003cec <MX_GPIO_Init+0x1a8>)
 8003c28:	f006 ffce 	bl	800abc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CMD_GPIO_Port, SD_CMD_Pin, GPIO_PIN_RESET);
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	2104      	movs	r1, #4
 8003c30:	482f      	ldr	r0, [pc, #188]	; (8003cf0 <MX_GPIO_Init+0x1ac>)
 8003c32:	f006 ffc9 	bl	800abc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY_1_Pin KEY_0_Pin */
  GPIO_InitStruct.Pin = KEY_1_Pin|KEY_0_Pin;
 8003c36:	2318      	movs	r3, #24
 8003c38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003c42:	f107 031c 	add.w	r3, r7, #28
 8003c46:	4619      	mov	r1, r3
 8003c48:	482a      	ldr	r0, [pc, #168]	; (8003cf4 <MX_GPIO_Init+0x1b0>)
 8003c4a:	f006 fd0d 	bl	800a668 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_A_Pin LED_B_Pin */
  GPIO_InitStruct.Pin = LED_A_Pin|LED_B_Pin;
 8003c4e:	23c0      	movs	r3, #192	; 0xc0
 8003c50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c52:	2301      	movs	r3, #1
 8003c54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c56:	2300      	movs	r3, #0
 8003c58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c5e:	f107 031c 	add.w	r3, r7, #28
 8003c62:	4619      	mov	r1, r3
 8003c64:	481f      	ldr	r0, [pc, #124]	; (8003ce4 <MX_GPIO_Init+0x1a0>)
 8003c66:	f006 fcff 	bl	800a668 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOUCH_IRQ_Pin */
  GPIO_InitStruct.Pin = TOUCH_IRQ_Pin;
 8003c6a:	2320      	movs	r3, #32
 8003c6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c72:	2301      	movs	r3, #1
 8003c74:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(TOUCH_IRQ_GPIO_Port, &GPIO_InitStruct);
 8003c76:	f107 031c 	add.w	r3, r7, #28
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	481b      	ldr	r0, [pc, #108]	; (8003cec <MX_GPIO_Init+0x1a8>)
 8003c7e:	f006 fcf3 	bl	800a668 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH25Q_CS_Pin */
  GPIO_InitStruct.Pin = FLASH25Q_CS_Pin;
 8003c82:	2301      	movs	r3, #1
 8003c84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c86:	2301      	movs	r3, #1
 8003c88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FLASH25Q_CS_GPIO_Port, &GPIO_InitStruct);
 8003c92:	f107 031c 	add.w	r3, r7, #28
 8003c96:	4619      	mov	r1, r3
 8003c98:	4813      	ldr	r0, [pc, #76]	; (8003ce8 <MX_GPIO_Init+0x1a4>)
 8003c9a:	f006 fce5 	bl	800a668 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_D0_Pin SD_D1_Pin */
  GPIO_InitStruct.Pin = SD_D0_Pin|SD_D1_Pin;
 8003c9e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003ca2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cac:	2300      	movs	r3, #0
 8003cae:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cb0:	f107 031c 	add.w	r3, r7, #28
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	480d      	ldr	r0, [pc, #52]	; (8003cec <MX_GPIO_Init+0x1a8>)
 8003cb8:	f006 fcd6 	bl	800a668 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CMD_Pin */
  GPIO_InitStruct.Pin = SD_CMD_Pin;
 8003cbc:	2304      	movs	r3, #4
 8003cbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SD_CMD_GPIO_Port, &GPIO_InitStruct);
 8003ccc:	f107 031c 	add.w	r3, r7, #28
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	4807      	ldr	r0, [pc, #28]	; (8003cf0 <MX_GPIO_Init+0x1ac>)
 8003cd4:	f006 fcc8 	bl	800a668 <HAL_GPIO_Init>

}
 8003cd8:	bf00      	nop
 8003cda:	3730      	adds	r7, #48	; 0x30
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	40023800 	.word	0x40023800
 8003ce4:	40020000 	.word	0x40020000
 8003ce8:	40020400 	.word	0x40020400
 8003cec:	40020800 	.word	0x40020800
 8003cf0:	40020c00 	.word	0x40020c00
 8003cf4:	40021000 	.word	0x40021000

08003cf8 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b088      	sub	sp, #32
 8003cfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8003cfe:	1d3b      	adds	r3, r7, #4
 8003d00:	2200      	movs	r2, #0
 8003d02:	601a      	str	r2, [r3, #0]
 8003d04:	605a      	str	r2, [r3, #4]
 8003d06:	609a      	str	r2, [r3, #8]
 8003d08:	60da      	str	r2, [r3, #12]
 8003d0a:	611a      	str	r2, [r3, #16]
 8003d0c:	615a      	str	r2, [r3, #20]
 8003d0e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8003d10:	4b27      	ldr	r3, [pc, #156]	; (8003db0 <MX_FSMC_Init+0xb8>)
 8003d12:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8003d16:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8003d18:	4b25      	ldr	r3, [pc, #148]	; (8003db0 <MX_FSMC_Init+0xb8>)
 8003d1a:	4a26      	ldr	r2, [pc, #152]	; (8003db4 <MX_FSMC_Init+0xbc>)
 8003d1c:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8003d1e:	4b24      	ldr	r3, [pc, #144]	; (8003db0 <MX_FSMC_Init+0xb8>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8003d24:	4b22      	ldr	r3, [pc, #136]	; (8003db0 <MX_FSMC_Init+0xb8>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8003d2a:	4b21      	ldr	r3, [pc, #132]	; (8003db0 <MX_FSMC_Init+0xb8>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8003d30:	4b1f      	ldr	r3, [pc, #124]	; (8003db0 <MX_FSMC_Init+0xb8>)
 8003d32:	2210      	movs	r2, #16
 8003d34:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8003d36:	4b1e      	ldr	r3, [pc, #120]	; (8003db0 <MX_FSMC_Init+0xb8>)
 8003d38:	2200      	movs	r2, #0
 8003d3a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8003d3c:	4b1c      	ldr	r3, [pc, #112]	; (8003db0 <MX_FSMC_Init+0xb8>)
 8003d3e:	2200      	movs	r2, #0
 8003d40:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8003d42:	4b1b      	ldr	r3, [pc, #108]	; (8003db0 <MX_FSMC_Init+0xb8>)
 8003d44:	2200      	movs	r2, #0
 8003d46:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8003d48:	4b19      	ldr	r3, [pc, #100]	; (8003db0 <MX_FSMC_Init+0xb8>)
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8003d4e:	4b18      	ldr	r3, [pc, #96]	; (8003db0 <MX_FSMC_Init+0xb8>)
 8003d50:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003d54:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8003d56:	4b16      	ldr	r3, [pc, #88]	; (8003db0 <MX_FSMC_Init+0xb8>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8003d5c:	4b14      	ldr	r3, [pc, #80]	; (8003db0 <MX_FSMC_Init+0xb8>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8003d62:	4b13      	ldr	r3, [pc, #76]	; (8003db0 <MX_FSMC_Init+0xb8>)
 8003d64:	2200      	movs	r2, #0
 8003d66:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8003d68:	4b11      	ldr	r3, [pc, #68]	; (8003db0 <MX_FSMC_Init+0xb8>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8003d6e:	4b10      	ldr	r3, [pc, #64]	; (8003db0 <MX_FSMC_Init+0xb8>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 2;
 8003d74:	2302      	movs	r3, #2
 8003d76:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8003d78:	230f      	movs	r3, #15
 8003d7a:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 5;
 8003d7c:	2305      	movs	r3, #5
 8003d7e:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 2;
 8003d80:	2302      	movs	r3, #2
 8003d82:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8003d84:	2310      	movs	r3, #16
 8003d86:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8003d88:	2311      	movs	r3, #17
 8003d8a:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8003d90:	1d3b      	adds	r3, r7, #4
 8003d92:	2200      	movs	r2, #0
 8003d94:	4619      	mov	r1, r3
 8003d96:	4806      	ldr	r0, [pc, #24]	; (8003db0 <MX_FSMC_Init+0xb8>)
 8003d98:	f010 febe 	bl	8014b18 <HAL_SRAM_Init>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d001      	beq.n	8003da6 <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 8003da2:	f000 f809 	bl	8003db8 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8003da6:	bf00      	nop
 8003da8:	3720      	adds	r7, #32
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	2000051c 	.word	0x2000051c
 8003db4:	a0000104 	.word	0xa0000104

08003db8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003db8:	b480      	push	{r7}
 8003dba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003dbc:	b672      	cpsid	i
}
 8003dbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8003dc0:	e7fe      	b.n	8003dc0 <Error_Handler+0x8>

08003dc2 <RGB>:
#include "ssd1963.h"

uint32_t RGB(uint8_t r, uint8_t g, uint8_t b)
{   
 8003dc2:	b480      	push	{r7}
 8003dc4:	b083      	sub	sp, #12
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	4603      	mov	r3, r0
 8003dca:	71fb      	strb	r3, [r7, #7]
 8003dcc:	460b      	mov	r3, r1
 8003dce:	71bb      	strb	r3, [r7, #6]
 8003dd0:	4613      	mov	r3, r2
 8003dd2:	717b      	strb	r3, [r7, #5]
    return ((r & 0xFF) << 16) + ((g & 0xFF) << 8) + (b & 0xFF);
 8003dd4:	79fb      	ldrb	r3, [r7, #7]
 8003dd6:	041a      	lsls	r2, r3, #16
 8003dd8:	79bb      	ldrb	r3, [r7, #6]
 8003dda:	021b      	lsls	r3, r3, #8
 8003ddc:	441a      	add	r2, r3
 8003dde:	797b      	ldrb	r3, [r7, #5]
 8003de0:	4413      	add	r3, r2
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	370c      	adds	r7, #12
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr

08003dee <H24_RGB565>:

uint16_t H24_RGB565(uint8_t reverse, uint32_t color24)
{
 8003dee:	b480      	push	{r7}
 8003df0:	b085      	sub	sp, #20
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	4603      	mov	r3, r0
 8003df6:	6039      	str	r1, [r7, #0]
 8003df8:	71fb      	strb	r3, [r7, #7]
	uint8_t b = (color24 >> 16) & 0xFF;
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	0c1b      	lsrs	r3, r3, #16
 8003dfe:	73fb      	strb	r3, [r7, #15]
	uint8_t g = (color24 >> 8) & 0xFF;
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	0a1b      	lsrs	r3, r3, #8
 8003e04:	73bb      	strb	r3, [r7, #14]
	uint8_t r = color24 & 0xFF;
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	737b      	strb	r3, [r7, #13]
	if (reverse) return ((b / 8) << 11) | ((g / 4) << 5) | (r / 8);
 8003e0a:	79fb      	ldrb	r3, [r7, #7]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d013      	beq.n	8003e38 <H24_RGB565+0x4a>
 8003e10:	7bfb      	ldrb	r3, [r7, #15]
 8003e12:	08db      	lsrs	r3, r3, #3
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	02db      	lsls	r3, r3, #11
 8003e18:	b21a      	sxth	r2, r3
 8003e1a:	7bbb      	ldrb	r3, [r7, #14]
 8003e1c:	089b      	lsrs	r3, r3, #2
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	015b      	lsls	r3, r3, #5
 8003e22:	b21b      	sxth	r3, r3
 8003e24:	4313      	orrs	r3, r2
 8003e26:	b21a      	sxth	r2, r3
 8003e28:	7b7b      	ldrb	r3, [r7, #13]
 8003e2a:	08db      	lsrs	r3, r3, #3
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	b21b      	sxth	r3, r3
 8003e30:	4313      	orrs	r3, r2
 8003e32:	b21b      	sxth	r3, r3
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	e012      	b.n	8003e5e <H24_RGB565+0x70>
	else return ((r / 8) << 11) | ((g / 4) << 5) | (b / 8);
 8003e38:	7b7b      	ldrb	r3, [r7, #13]
 8003e3a:	08db      	lsrs	r3, r3, #3
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	02db      	lsls	r3, r3, #11
 8003e40:	b21a      	sxth	r2, r3
 8003e42:	7bbb      	ldrb	r3, [r7, #14]
 8003e44:	089b      	lsrs	r3, r3, #2
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	015b      	lsls	r3, r3, #5
 8003e4a:	b21b      	sxth	r3, r3
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	b21a      	sxth	r2, r3
 8003e50:	7bfb      	ldrb	r3, [r7, #15]
 8003e52:	08db      	lsrs	r3, r3, #3
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	b21b      	sxth	r3, r3
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	b21b      	sxth	r3, r3
 8003e5c:	b29b      	uxth	r3, r3
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3714      	adds	r7, #20
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr

08003e6a <LCD_Send_Cmd>:

void LCD_Send_Cmd(uint16_t cmd)
{
 8003e6a:	b480      	push	{r7}
 8003e6c:	b083      	sub	sp, #12
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	4603      	mov	r3, r0
 8003e72:	80fb      	strh	r3, [r7, #6]
	CMD = cmd;
 8003e74:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8003e78:	88fb      	ldrh	r3, [r7, #6]
 8003e7a:	8013      	strh	r3, [r2, #0]
}
 8003e7c:	bf00      	nop
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr

08003e88 <LCD_Send_Dat>:

void LCD_Send_Dat(uint16_t dat)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b085      	sub	sp, #20
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	4603      	mov	r3, r0
 8003e90:	80fb      	strh	r3, [r7, #6]
	for (uint8_t i = 0; i < 1; i++)
 8003e92:	2300      	movs	r3, #0
 8003e94:	73fb      	strb	r3, [r7, #15]
 8003e96:	e005      	b.n	8003ea4 <LCD_Send_Dat+0x1c>
	DAT = dat;
 8003e98:	4a07      	ldr	r2, [pc, #28]	; (8003eb8 <LCD_Send_Dat+0x30>)
 8003e9a:	88fb      	ldrh	r3, [r7, #6]
 8003e9c:	8013      	strh	r3, [r2, #0]
	for (uint8_t i = 0; i < 1; i++)
 8003e9e:	7bfb      	ldrb	r3, [r7, #15]
 8003ea0:	3301      	adds	r3, #1
 8003ea2:	73fb      	strb	r3, [r7, #15]
 8003ea4:	7bfb      	ldrb	r3, [r7, #15]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d0f6      	beq.n	8003e98 <LCD_Send_Dat+0x10>
}
 8003eaa:	bf00      	nop
 8003eac:	bf00      	nop
 8003eae:	3714      	adds	r7, #20
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr
 8003eb8:	60080000 	.word	0x60080000

08003ebc <LCD_Window>:

void LCD_Window(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8003ebc:	b590      	push	{r4, r7, lr}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	4604      	mov	r4, r0
 8003ec4:	4608      	mov	r0, r1
 8003ec6:	4611      	mov	r1, r2
 8003ec8:	461a      	mov	r2, r3
 8003eca:	4623      	mov	r3, r4
 8003ecc:	80fb      	strh	r3, [r7, #6]
 8003ece:	4603      	mov	r3, r0
 8003ed0:	80bb      	strh	r3, [r7, #4]
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	807b      	strh	r3, [r7, #2]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	803b      	strh	r3, [r7, #0]
	LCD_Send_Cmd(LCD_COLUMN_ADDR);
 8003eda:	202a      	movs	r0, #42	; 0x2a
 8003edc:	f7ff ffc5 	bl	8003e6a <LCD_Send_Cmd>
	LCD_Send_Dat(y1 >> 8);
 8003ee0:	88bb      	ldrh	r3, [r7, #4]
 8003ee2:	0a1b      	lsrs	r3, r3, #8
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f7ff ffce 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(y1 & 0x00FF);
 8003eec:	88bb      	ldrh	r3, [r7, #4]
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f7ff ffc8 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(y2 >> 8);
 8003ef8:	883b      	ldrh	r3, [r7, #0]
 8003efa:	0a1b      	lsrs	r3, r3, #8
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	4618      	mov	r0, r3
 8003f00:	f7ff ffc2 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(y2 & 0x00FF);
 8003f04:	883b      	ldrh	r3, [r7, #0]
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f7ff ffbc 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Cmd(LCD_PAGE_ADDR);
 8003f10:	202b      	movs	r0, #43	; 0x2b
 8003f12:	f7ff ffaa 	bl	8003e6a <LCD_Send_Cmd>
	LCD_Send_Dat(x1 >> 8);
 8003f16:	88fb      	ldrh	r3, [r7, #6]
 8003f18:	0a1b      	lsrs	r3, r3, #8
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7ff ffb3 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(x1 & 0x00FF);
 8003f22:	88fb      	ldrh	r3, [r7, #6]
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f7ff ffad 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(x2 >> 8);
 8003f2e:	887b      	ldrh	r3, [r7, #2]
 8003f30:	0a1b      	lsrs	r3, r3, #8
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	4618      	mov	r0, r3
 8003f36:	f7ff ffa7 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(x2 & 0x00FF);
 8003f3a:	887b      	ldrh	r3, [r7, #2]
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	4618      	mov	r0, r3
 8003f42:	f7ff ffa1 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Cmd(LCD_GRAM);
 8003f46:	202c      	movs	r0, #44	; 0x2c
 8003f48:	f7ff ff8f 	bl	8003e6a <LCD_Send_Cmd>
}
 8003f4c:	bf00      	nop
 8003f4e:	370c      	adds	r7, #12
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd90      	pop	{r4, r7, pc}

08003f54 <LCD_Pixel>:

void LCD_Pixel(uint16_t x, uint16_t y, uint32_t color24)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	603a      	str	r2, [r7, #0]
 8003f5e:	80fb      	strh	r3, [r7, #6]
 8003f60:	460b      	mov	r3, r1
 8003f62:	80bb      	strh	r3, [r7, #4]
	LCD_Window(x, y, x, y);
 8003f64:	88bb      	ldrh	r3, [r7, #4]
 8003f66:	88fa      	ldrh	r2, [r7, #6]
 8003f68:	88b9      	ldrh	r1, [r7, #4]
 8003f6a:	88f8      	ldrh	r0, [r7, #6]
 8003f6c:	f7ff ffa6 	bl	8003ebc <LCD_Window>
	LCD_Send_Dat(H24_RGB565(1, color24));
 8003f70:	6839      	ldr	r1, [r7, #0]
 8003f72:	2001      	movs	r0, #1
 8003f74:	f7ff ff3b 	bl	8003dee <H24_RGB565>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f7ff ff84 	bl	8003e88 <LCD_Send_Dat>
}
 8003f80:	bf00      	nop
 8003f82:	3708      	adds	r7, #8
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}

08003f88 <LCD_Rect_Fill>:

void LCD_Rect_Fill(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint32_t color24)
{
 8003f88:	b590      	push	{r4, r7, lr}
 8003f8a:	b085      	sub	sp, #20
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	4604      	mov	r4, r0
 8003f90:	4608      	mov	r0, r1
 8003f92:	4611      	mov	r1, r2
 8003f94:	461a      	mov	r2, r3
 8003f96:	4623      	mov	r3, r4
 8003f98:	80fb      	strh	r3, [r7, #6]
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	80bb      	strh	r3, [r7, #4]
 8003f9e:	460b      	mov	r3, r1
 8003fa0:	807b      	strh	r3, [r7, #2]
 8003fa2:	4613      	mov	r3, r2
 8003fa4:	803b      	strh	r3, [r7, #0]
	uint32_t i = 0;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	60fb      	str	r3, [r7, #12]
	uint32_t j = (uint32_t) w * (uint32_t) h;
 8003faa:	887b      	ldrh	r3, [r7, #2]
 8003fac:	883a      	ldrh	r2, [r7, #0]
 8003fae:	fb02 f303 	mul.w	r3, r2, r3
 8003fb2:	60bb      	str	r3, [r7, #8]
	LCD_Window(y, x, y + h - 1, x + w - 1);
 8003fb4:	88ba      	ldrh	r2, [r7, #4]
 8003fb6:	883b      	ldrh	r3, [r7, #0]
 8003fb8:	4413      	add	r3, r2
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	3b01      	subs	r3, #1
 8003fbe:	b29c      	uxth	r4, r3
 8003fc0:	88fa      	ldrh	r2, [r7, #6]
 8003fc2:	887b      	ldrh	r3, [r7, #2]
 8003fc4:	4413      	add	r3, r2
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	3b01      	subs	r3, #1
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	88f9      	ldrh	r1, [r7, #6]
 8003fce:	88b8      	ldrh	r0, [r7, #4]
 8003fd0:	4622      	mov	r2, r4
 8003fd2:	f7ff ff73 	bl	8003ebc <LCD_Window>
	for (i = 0; i < j; i++) LCD_Send_Dat(H24_RGB565(1, color24));
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	60fb      	str	r3, [r7, #12]
 8003fda:	e00a      	b.n	8003ff2 <LCD_Rect_Fill+0x6a>
 8003fdc:	6a39      	ldr	r1, [r7, #32]
 8003fde:	2001      	movs	r0, #1
 8003fe0:	f7ff ff05 	bl	8003dee <H24_RGB565>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f7ff ff4e 	bl	8003e88 <LCD_Send_Dat>
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	3301      	adds	r3, #1
 8003ff0:	60fb      	str	r3, [r7, #12]
 8003ff2:	68fa      	ldr	r2, [r7, #12]
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d3f0      	bcc.n	8003fdc <LCD_Rect_Fill+0x54>
}
 8003ffa:	bf00      	nop
 8003ffc:	bf00      	nop
 8003ffe:	3714      	adds	r7, #20
 8004000:	46bd      	mov	sp, r7
 8004002:	bd90      	pop	{r4, r7, pc}

08004004 <LCD_Line>:

void LCD_Line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint8_t size, uint32_t color24)
{
 8004004:	b590      	push	{r4, r7, lr}
 8004006:	b08b      	sub	sp, #44	; 0x2c
 8004008:	af02      	add	r7, sp, #8
 800400a:	4604      	mov	r4, r0
 800400c:	4608      	mov	r0, r1
 800400e:	4611      	mov	r1, r2
 8004010:	461a      	mov	r2, r3
 8004012:	4623      	mov	r3, r4
 8004014:	80fb      	strh	r3, [r7, #6]
 8004016:	4603      	mov	r3, r0
 8004018:	80bb      	strh	r3, [r7, #4]
 800401a:	460b      	mov	r3, r1
 800401c:	807b      	strh	r3, [r7, #2]
 800401e:	4613      	mov	r3, r2
 8004020:	803b      	strh	r3, [r7, #0]
	int deltaX = abs(x2 - x1);
 8004022:	887a      	ldrh	r2, [r7, #2]
 8004024:	88fb      	ldrh	r3, [r7, #6]
 8004026:	1ad3      	subs	r3, r2, r3
 8004028:	2b00      	cmp	r3, #0
 800402a:	bfb8      	it	lt
 800402c:	425b      	neglt	r3, r3
 800402e:	61bb      	str	r3, [r7, #24]
	int deltaY = abs(y2 - y1);
 8004030:	883a      	ldrh	r2, [r7, #0]
 8004032:	88bb      	ldrh	r3, [r7, #4]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b00      	cmp	r3, #0
 8004038:	bfb8      	it	lt
 800403a:	425b      	neglt	r3, r3
 800403c:	617b      	str	r3, [r7, #20]
	int signX = x1 < x2 ? 1 : -1;
 800403e:	88fa      	ldrh	r2, [r7, #6]
 8004040:	887b      	ldrh	r3, [r7, #2]
 8004042:	429a      	cmp	r2, r3
 8004044:	d201      	bcs.n	800404a <LCD_Line+0x46>
 8004046:	2301      	movs	r3, #1
 8004048:	e001      	b.n	800404e <LCD_Line+0x4a>
 800404a:	f04f 33ff 	mov.w	r3, #4294967295
 800404e:	613b      	str	r3, [r7, #16]
	int signY = y1 < y2 ? 1 : -1;
 8004050:	88ba      	ldrh	r2, [r7, #4]
 8004052:	883b      	ldrh	r3, [r7, #0]
 8004054:	429a      	cmp	r2, r3
 8004056:	d201      	bcs.n	800405c <LCD_Line+0x58>
 8004058:	2301      	movs	r3, #1
 800405a:	e001      	b.n	8004060 <LCD_Line+0x5c>
 800405c:	f04f 33ff 	mov.w	r3, #4294967295
 8004060:	60fb      	str	r3, [r7, #12]
	int error = deltaX - deltaY;
 8004062:	69ba      	ldr	r2, [r7, #24]
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	61fb      	str	r3, [r7, #28]
	int error2 = 0;
 800406a:	2300      	movs	r3, #0
 800406c:	60bb      	str	r3, [r7, #8]
	for (;;)
	{
		LCD_Rect_Fill(x1, y1, size, size, color24);
 800406e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004072:	b29a      	uxth	r2, r3
 8004074:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004078:	b29c      	uxth	r4, r3
 800407a:	88b9      	ldrh	r1, [r7, #4]
 800407c:	88f8      	ldrh	r0, [r7, #6]
 800407e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004080:	9300      	str	r3, [sp, #0]
 8004082:	4623      	mov	r3, r4
 8004084:	f7ff ff80 	bl	8003f88 <LCD_Rect_Fill>
		if (x1 == x2 && y1 == y2)
 8004088:	88fa      	ldrh	r2, [r7, #6]
 800408a:	887b      	ldrh	r3, [r7, #2]
 800408c:	429a      	cmp	r2, r3
 800408e:	d103      	bne.n	8004098 <LCD_Line+0x94>
 8004090:	88ba      	ldrh	r2, [r7, #4]
 8004092:	883b      	ldrh	r3, [r7, #0]
 8004094:	429a      	cmp	r2, r3
 8004096:	d01e      	beq.n	80040d6 <LCD_Line+0xd2>
		break;
		error2 = error * 2;
 8004098:	69fb      	ldr	r3, [r7, #28]
 800409a:	005b      	lsls	r3, r3, #1
 800409c:	60bb      	str	r3, [r7, #8]
		if (error2 > -deltaY)
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	425b      	negs	r3, r3
 80040a2:	68ba      	ldr	r2, [r7, #8]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	dd08      	ble.n	80040ba <LCD_Line+0xb6>
		{
			error -= deltaY;
 80040a8:	69fa      	ldr	r2, [r7, #28]
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	61fb      	str	r3, [r7, #28]
			x1 += signX;
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	b29a      	uxth	r2, r3
 80040b4:	88fb      	ldrh	r3, [r7, #6]
 80040b6:	4413      	add	r3, r2
 80040b8:	80fb      	strh	r3, [r7, #6]
		}
		if (error2 < deltaX)
 80040ba:	68ba      	ldr	r2, [r7, #8]
 80040bc:	69bb      	ldr	r3, [r7, #24]
 80040be:	429a      	cmp	r2, r3
 80040c0:	dad5      	bge.n	800406e <LCD_Line+0x6a>
		{
			error += deltaX;
 80040c2:	69fa      	ldr	r2, [r7, #28]
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	4413      	add	r3, r2
 80040c8:	61fb      	str	r3, [r7, #28]
			y1 += signY;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	b29a      	uxth	r2, r3
 80040ce:	88bb      	ldrh	r3, [r7, #4]
 80040d0:	4413      	add	r3, r2
 80040d2:	80bb      	strh	r3, [r7, #4]
		LCD_Rect_Fill(x1, y1, size, size, color24);
 80040d4:	e7cb      	b.n	800406e <LCD_Line+0x6a>
		break;
 80040d6:	bf00      	nop
		}
	}
}
 80040d8:	bf00      	nop
 80040da:	3724      	adds	r7, #36	; 0x24
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd90      	pop	{r4, r7, pc}

080040e0 <LCD_Triangle>:

void LCD_Triangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint16_t y3, uint8_t size, uint32_t color24)
{
 80040e0:	b590      	push	{r4, r7, lr}
 80040e2:	b085      	sub	sp, #20
 80040e4:	af02      	add	r7, sp, #8
 80040e6:	4604      	mov	r4, r0
 80040e8:	4608      	mov	r0, r1
 80040ea:	4611      	mov	r1, r2
 80040ec:	461a      	mov	r2, r3
 80040ee:	4623      	mov	r3, r4
 80040f0:	80fb      	strh	r3, [r7, #6]
 80040f2:	4603      	mov	r3, r0
 80040f4:	80bb      	strh	r3, [r7, #4]
 80040f6:	460b      	mov	r3, r1
 80040f8:	807b      	strh	r3, [r7, #2]
 80040fa:	4613      	mov	r3, r2
 80040fc:	803b      	strh	r3, [r7, #0]
	LCD_Line(x1, y1, x2, y2, size, color24);
 80040fe:	883c      	ldrh	r4, [r7, #0]
 8004100:	887a      	ldrh	r2, [r7, #2]
 8004102:	88b9      	ldrh	r1, [r7, #4]
 8004104:	88f8      	ldrh	r0, [r7, #6]
 8004106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004108:	9301      	str	r3, [sp, #4]
 800410a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800410e:	9300      	str	r3, [sp, #0]
 8004110:	4623      	mov	r3, r4
 8004112:	f7ff ff77 	bl	8004004 <LCD_Line>
	LCD_Line(x2, y2, x3, y3, size, color24);
 8004116:	8bbc      	ldrh	r4, [r7, #28]
 8004118:	8b3a      	ldrh	r2, [r7, #24]
 800411a:	8839      	ldrh	r1, [r7, #0]
 800411c:	8878      	ldrh	r0, [r7, #2]
 800411e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004120:	9301      	str	r3, [sp, #4]
 8004122:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004126:	9300      	str	r3, [sp, #0]
 8004128:	4623      	mov	r3, r4
 800412a:	f7ff ff6b 	bl	8004004 <LCD_Line>
	LCD_Line(x3, y3, x1, y1, size, color24);
 800412e:	88bc      	ldrh	r4, [r7, #4]
 8004130:	88fa      	ldrh	r2, [r7, #6]
 8004132:	8bb9      	ldrh	r1, [r7, #28]
 8004134:	8b38      	ldrh	r0, [r7, #24]
 8004136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004138:	9301      	str	r3, [sp, #4]
 800413a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800413e:	9300      	str	r3, [sp, #0]
 8004140:	4623      	mov	r3, r4
 8004142:	f7ff ff5f 	bl	8004004 <LCD_Line>
}
 8004146:	bf00      	nop
 8004148:	370c      	adds	r7, #12
 800414a:	46bd      	mov	sp, r7
 800414c:	bd90      	pop	{r4, r7, pc}

0800414e <LCD_Triangle_Fill>:

#define ABS(x) ((x) > 0 ? (x) : -(x))

void LCD_Triangle_Fill(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint16_t y3, uint32_t color24)
{
 800414e:	b590      	push	{r4, r7, lr}
 8004150:	b08d      	sub	sp, #52	; 0x34
 8004152:	af02      	add	r7, sp, #8
 8004154:	4604      	mov	r4, r0
 8004156:	4608      	mov	r0, r1
 8004158:	4611      	mov	r1, r2
 800415a:	461a      	mov	r2, r3
 800415c:	4623      	mov	r3, r4
 800415e:	80fb      	strh	r3, [r7, #6]
 8004160:	4603      	mov	r3, r0
 8004162:	80bb      	strh	r3, [r7, #4]
 8004164:	460b      	mov	r3, r1
 8004166:	807b      	strh	r3, [r7, #2]
 8004168:	4613      	mov	r3, r2
 800416a:	803b      	strh	r3, [r7, #0]
	int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 800416c:	2300      	movs	r3, #0
 800416e:	823b      	strh	r3, [r7, #16]
 8004170:	2300      	movs	r3, #0
 8004172:	81fb      	strh	r3, [r7, #14]
 8004174:	2300      	movs	r3, #0
 8004176:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004178:	2300      	movs	r3, #0
 800417a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800417c:	2300      	movs	r3, #0
 800417e:	847b      	strh	r3, [r7, #34]	; 0x22
 8004180:	2300      	movs	r3, #0
 8004182:	843b      	strh	r3, [r7, #32]
	yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 8004184:	2300      	movs	r3, #0
 8004186:	83fb      	strh	r3, [r7, #30]
 8004188:	2300      	movs	r3, #0
 800418a:	83bb      	strh	r3, [r7, #28]
 800418c:	2300      	movs	r3, #0
 800418e:	837b      	strh	r3, [r7, #26]
 8004190:	2300      	movs	r3, #0
 8004192:	833b      	strh	r3, [r7, #24]
 8004194:	2300      	movs	r3, #0
 8004196:	82fb      	strh	r3, [r7, #22]
 8004198:	2300      	movs	r3, #0
 800419a:	82bb      	strh	r3, [r7, #20]
	curpixel = 0;
 800419c:	2300      	movs	r3, #0
 800419e:	827b      	strh	r3, [r7, #18]
	
	deltax = ABS(x2 - x1);
 80041a0:	887a      	ldrh	r2, [r7, #2]
 80041a2:	88fb      	ldrh	r3, [r7, #6]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	bfb8      	it	lt
 80041aa:	425b      	neglt	r3, r3
 80041ac:	823b      	strh	r3, [r7, #16]
	deltay = ABS(y2 - y1);
 80041ae:	883a      	ldrh	r2, [r7, #0]
 80041b0:	88bb      	ldrh	r3, [r7, #4]
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	bfb8      	it	lt
 80041b8:	425b      	neglt	r3, r3
 80041ba:	81fb      	strh	r3, [r7, #14]
	x = x1;
 80041bc:	88fb      	ldrh	r3, [r7, #6]
 80041be:	84fb      	strh	r3, [r7, #38]	; 0x26
	y = y1;
 80041c0:	88bb      	ldrh	r3, [r7, #4]
 80041c2:	84bb      	strh	r3, [r7, #36]	; 0x24

	if (x2 >= x1)
 80041c4:	887a      	ldrh	r2, [r7, #2]
 80041c6:	88fb      	ldrh	r3, [r7, #6]
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d304      	bcc.n	80041d6 <LCD_Triangle_Fill+0x88>
	{
		xinc1 = 1;
 80041cc:	2301      	movs	r3, #1
 80041ce:	847b      	strh	r3, [r7, #34]	; 0x22
		xinc2 = 1;
 80041d0:	2301      	movs	r3, #1
 80041d2:	843b      	strh	r3, [r7, #32]
 80041d4:	e005      	b.n	80041e2 <LCD_Triangle_Fill+0x94>
	}
	else
	{
		xinc1 = -1;
 80041d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80041da:	847b      	strh	r3, [r7, #34]	; 0x22
		xinc2 = -1;
 80041dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80041e0:	843b      	strh	r3, [r7, #32]
	}

	if (y2 >= y1)
 80041e2:	883a      	ldrh	r2, [r7, #0]
 80041e4:	88bb      	ldrh	r3, [r7, #4]
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d304      	bcc.n	80041f4 <LCD_Triangle_Fill+0xa6>
	{
		yinc1 = 1;
 80041ea:	2301      	movs	r3, #1
 80041ec:	83fb      	strh	r3, [r7, #30]
		yinc2 = 1;
 80041ee:	2301      	movs	r3, #1
 80041f0:	83bb      	strh	r3, [r7, #28]
 80041f2:	e005      	b.n	8004200 <LCD_Triangle_Fill+0xb2>
	}
	else
	{
		yinc1 = -1;
 80041f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80041f8:	83fb      	strh	r3, [r7, #30]
		yinc2 = -1;
 80041fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80041fe:	83bb      	strh	r3, [r7, #28]
	}

	if (deltax >= deltay)
 8004200:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004204:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004208:	429a      	cmp	r2, r3
 800420a:	db10      	blt.n	800422e <LCD_Triangle_Fill+0xe0>
	{
		xinc1 = 0;
 800420c:	2300      	movs	r3, #0
 800420e:	847b      	strh	r3, [r7, #34]	; 0x22
		yinc2 = 0;
 8004210:	2300      	movs	r3, #0
 8004212:	83bb      	strh	r3, [r7, #28]
		den = deltax;
 8004214:	8a3b      	ldrh	r3, [r7, #16]
 8004216:	837b      	strh	r3, [r7, #26]
		num = deltax / 2;
 8004218:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800421c:	0fda      	lsrs	r2, r3, #31
 800421e:	4413      	add	r3, r2
 8004220:	105b      	asrs	r3, r3, #1
 8004222:	833b      	strh	r3, [r7, #24]
		numadd = deltay;
 8004224:	89fb      	ldrh	r3, [r7, #14]
 8004226:	82fb      	strh	r3, [r7, #22]
		numpixels = deltax;
 8004228:	8a3b      	ldrh	r3, [r7, #16]
 800422a:	82bb      	strh	r3, [r7, #20]
 800422c:	e00f      	b.n	800424e <LCD_Triangle_Fill+0x100>
	}
	else
	{
		xinc2 = 0;
 800422e:	2300      	movs	r3, #0
 8004230:	843b      	strh	r3, [r7, #32]
		yinc1 = 0;
 8004232:	2300      	movs	r3, #0
 8004234:	83fb      	strh	r3, [r7, #30]
		den = deltay;
 8004236:	89fb      	ldrh	r3, [r7, #14]
 8004238:	837b      	strh	r3, [r7, #26]
		num = deltay / 2;
 800423a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800423e:	0fda      	lsrs	r2, r3, #31
 8004240:	4413      	add	r3, r2
 8004242:	105b      	asrs	r3, r3, #1
 8004244:	833b      	strh	r3, [r7, #24]
		numadd = deltax;
 8004246:	8a3b      	ldrh	r3, [r7, #16]
 8004248:	82fb      	strh	r3, [r7, #22]
		numpixels = deltay;
 800424a:	89fb      	ldrh	r3, [r7, #14]
 800424c:	82bb      	strh	r3, [r7, #20]
	}

	for (curpixel = 0; curpixel <= numpixels; curpixel++)
 800424e:	2300      	movs	r3, #0
 8004250:	827b      	strh	r3, [r7, #18]
 8004252:	e034      	b.n	80042be <LCD_Triangle_Fill+0x170>
	{
		LCD_Line(x, y, x3, y3, 1, color24);
 8004254:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8004256:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8004258:	8fbc      	ldrh	r4, [r7, #60]	; 0x3c
 800425a:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800425c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800425e:	9301      	str	r3, [sp, #4]
 8004260:	2301      	movs	r3, #1
 8004262:	9300      	str	r3, [sp, #0]
 8004264:	4623      	mov	r3, r4
 8004266:	f7ff fecd 	bl	8004004 <LCD_Line>

		num += numadd;
 800426a:	8b3a      	ldrh	r2, [r7, #24]
 800426c:	8afb      	ldrh	r3, [r7, #22]
 800426e:	4413      	add	r3, r2
 8004270:	b29b      	uxth	r3, r3
 8004272:	833b      	strh	r3, [r7, #24]
		if (num >= den)
 8004274:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8004278:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800427c:	429a      	cmp	r2, r3
 800427e:	db0e      	blt.n	800429e <LCD_Triangle_Fill+0x150>
		{
			num -= den;
 8004280:	8b3a      	ldrh	r2, [r7, #24]
 8004282:	8b7b      	ldrh	r3, [r7, #26]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	b29b      	uxth	r3, r3
 8004288:	833b      	strh	r3, [r7, #24]
			x += xinc1;
 800428a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800428c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800428e:	4413      	add	r3, r2
 8004290:	b29b      	uxth	r3, r3
 8004292:	84fb      	strh	r3, [r7, #38]	; 0x26
			y += yinc1;
 8004294:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004296:	8bfb      	ldrh	r3, [r7, #30]
 8004298:	4413      	add	r3, r2
 800429a:	b29b      	uxth	r3, r3
 800429c:	84bb      	strh	r3, [r7, #36]	; 0x24
		}
		x += xinc2;
 800429e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80042a0:	8c3b      	ldrh	r3, [r7, #32]
 80042a2:	4413      	add	r3, r2
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	84fb      	strh	r3, [r7, #38]	; 0x26
		y += yinc2;
 80042a8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80042aa:	8bbb      	ldrh	r3, [r7, #28]
 80042ac:	4413      	add	r3, r2
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	84bb      	strh	r3, [r7, #36]	; 0x24
	for (curpixel = 0; curpixel <= numpixels; curpixel++)
 80042b2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	3301      	adds	r3, #1
 80042ba:	b29b      	uxth	r3, r3
 80042bc:	827b      	strh	r3, [r7, #18]
 80042be:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80042c2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80042c6:	429a      	cmp	r2, r3
 80042c8:	ddc4      	ble.n	8004254 <LCD_Triangle_Fill+0x106>
	}
}
 80042ca:	bf00      	nop
 80042cc:	bf00      	nop
 80042ce:	372c      	adds	r7, #44	; 0x2c
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd90      	pop	{r4, r7, pc}

080042d4 <LCD_Rect>:

void LCD_Rect(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint8_t size, uint32_t color24)
{
 80042d4:	b590      	push	{r4, r7, lr}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af02      	add	r7, sp, #8
 80042da:	4604      	mov	r4, r0
 80042dc:	4608      	mov	r0, r1
 80042de:	4611      	mov	r1, r2
 80042e0:	461a      	mov	r2, r3
 80042e2:	4623      	mov	r3, r4
 80042e4:	80fb      	strh	r3, [r7, #6]
 80042e6:	4603      	mov	r3, r0
 80042e8:	80bb      	strh	r3, [r7, #4]
 80042ea:	460b      	mov	r3, r1
 80042ec:	807b      	strh	r3, [r7, #2]
 80042ee:	4613      	mov	r3, r2
 80042f0:	803b      	strh	r3, [r7, #0]
	LCD_Line(x, y, x + w, y, size, color24);
 80042f2:	88fa      	ldrh	r2, [r7, #6]
 80042f4:	887b      	ldrh	r3, [r7, #2]
 80042f6:	4413      	add	r3, r2
 80042f8:	b29a      	uxth	r2, r3
 80042fa:	88bc      	ldrh	r4, [r7, #4]
 80042fc:	88b9      	ldrh	r1, [r7, #4]
 80042fe:	88f8      	ldrh	r0, [r7, #6]
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	9301      	str	r3, [sp, #4]
 8004304:	7e3b      	ldrb	r3, [r7, #24]
 8004306:	9300      	str	r3, [sp, #0]
 8004308:	4623      	mov	r3, r4
 800430a:	f7ff fe7b 	bl	8004004 <LCD_Line>
	LCD_Line(x, y + h, x + w, y + h, size, color24);
 800430e:	88ba      	ldrh	r2, [r7, #4]
 8004310:	883b      	ldrh	r3, [r7, #0]
 8004312:	4413      	add	r3, r2
 8004314:	b299      	uxth	r1, r3
 8004316:	88fa      	ldrh	r2, [r7, #6]
 8004318:	887b      	ldrh	r3, [r7, #2]
 800431a:	4413      	add	r3, r2
 800431c:	b29c      	uxth	r4, r3
 800431e:	88ba      	ldrh	r2, [r7, #4]
 8004320:	883b      	ldrh	r3, [r7, #0]
 8004322:	4413      	add	r3, r2
 8004324:	b29a      	uxth	r2, r3
 8004326:	88f8      	ldrh	r0, [r7, #6]
 8004328:	69fb      	ldr	r3, [r7, #28]
 800432a:	9301      	str	r3, [sp, #4]
 800432c:	7e3b      	ldrb	r3, [r7, #24]
 800432e:	9300      	str	r3, [sp, #0]
 8004330:	4613      	mov	r3, r2
 8004332:	4622      	mov	r2, r4
 8004334:	f7ff fe66 	bl	8004004 <LCD_Line>
	LCD_Line(x, y, x, y + h, size, color24);
 8004338:	88ba      	ldrh	r2, [r7, #4]
 800433a:	883b      	ldrh	r3, [r7, #0]
 800433c:	4413      	add	r3, r2
 800433e:	b29c      	uxth	r4, r3
 8004340:	88fa      	ldrh	r2, [r7, #6]
 8004342:	88b9      	ldrh	r1, [r7, #4]
 8004344:	88f8      	ldrh	r0, [r7, #6]
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	9301      	str	r3, [sp, #4]
 800434a:	7e3b      	ldrb	r3, [r7, #24]
 800434c:	9300      	str	r3, [sp, #0]
 800434e:	4623      	mov	r3, r4
 8004350:	f7ff fe58 	bl	8004004 <LCD_Line>
	LCD_Line(x + w, y, x + w, y + h, size, color24);
 8004354:	88fa      	ldrh	r2, [r7, #6]
 8004356:	887b      	ldrh	r3, [r7, #2]
 8004358:	4413      	add	r3, r2
 800435a:	b298      	uxth	r0, r3
 800435c:	88fa      	ldrh	r2, [r7, #6]
 800435e:	887b      	ldrh	r3, [r7, #2]
 8004360:	4413      	add	r3, r2
 8004362:	b29c      	uxth	r4, r3
 8004364:	88ba      	ldrh	r2, [r7, #4]
 8004366:	883b      	ldrh	r3, [r7, #0]
 8004368:	4413      	add	r3, r2
 800436a:	b29a      	uxth	r2, r3
 800436c:	88b9      	ldrh	r1, [r7, #4]
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	9301      	str	r3, [sp, #4]
 8004372:	7e3b      	ldrb	r3, [r7, #24]
 8004374:	9300      	str	r3, [sp, #0]
 8004376:	4613      	mov	r3, r2
 8004378:	4622      	mov	r2, r4
 800437a:	f7ff fe43 	bl	8004004 <LCD_Line>
}
 800437e:	bf00      	nop
 8004380:	370c      	adds	r7, #12
 8004382:	46bd      	mov	sp, r7
 8004384:	bd90      	pop	{r4, r7, pc}

08004386 <LCD_Ellipse>:

void LCD_Ellipse(int16_t x0, int16_t y0, int16_t rx, int16_t ry, uint8_t fill, uint8_t size, uint32_t color24)
{
 8004386:	b590      	push	{r4, r7, lr}
 8004388:	b08b      	sub	sp, #44	; 0x2c
 800438a:	af02      	add	r7, sp, #8
 800438c:	4604      	mov	r4, r0
 800438e:	4608      	mov	r0, r1
 8004390:	4611      	mov	r1, r2
 8004392:	461a      	mov	r2, r3
 8004394:	4623      	mov	r3, r4
 8004396:	80fb      	strh	r3, [r7, #6]
 8004398:	4603      	mov	r3, r0
 800439a:	80bb      	strh	r3, [r7, #4]
 800439c:	460b      	mov	r3, r1
 800439e:	807b      	strh	r3, [r7, #2]
 80043a0:	4613      	mov	r3, r2
 80043a2:	803b      	strh	r3, [r7, #0]
	int16_t x, y;
	int32_t rx2 = rx * rx;
 80043a4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80043a8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80043ac:	fb02 f303 	mul.w	r3, r2, r3
 80043b0:	617b      	str	r3, [r7, #20]
	int32_t ry2 = ry * ry;
 80043b2:	f9b7 3000 	ldrsh.w	r3, [r7]
 80043b6:	f9b7 2000 	ldrsh.w	r2, [r7]
 80043ba:	fb02 f303 	mul.w	r3, r2, r3
 80043be:	613b      	str	r3, [r7, #16]
	int32_t fx2 = 4 * rx2;
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	60fb      	str	r3, [r7, #12]
	int32_t fy2 = 4 * ry2;
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	60bb      	str	r3, [r7, #8]
	int32_t s;
	if (fill)
 80043cc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	f000 8101 	beq.w	80045d8 <LCD_Ellipse+0x252>
	{
		for (x = 0, y = ry, s = 2 * ry2 + rx2 * (1 - 2 * ry); ry2 * x <= rx2 * y; x++)
 80043d6:	2300      	movs	r3, #0
 80043d8:	83fb      	strh	r3, [r7, #30]
 80043da:	883b      	ldrh	r3, [r7, #0]
 80043dc:	83bb      	strh	r3, [r7, #28]
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	005a      	lsls	r2, r3, #1
 80043e2:	f9b7 3000 	ldrsh.w	r3, [r7]
 80043e6:	005b      	lsls	r3, r3, #1
 80043e8:	f1c3 0301 	rsb	r3, r3, #1
 80043ec:	6979      	ldr	r1, [r7, #20]
 80043ee:	fb01 f303 	mul.w	r3, r1, r3
 80043f2:	4413      	add	r3, r2
 80043f4:	61bb      	str	r3, [r7, #24]
 80043f6:	e062      	b.n	80044be <LCD_Ellipse+0x138>
		{
			LCD_Line(x0 - x, y0 - y, x0 + x + 1 - size, y0 - y, size, color24);
 80043f8:	88fa      	ldrh	r2, [r7, #6]
 80043fa:	8bfb      	ldrh	r3, [r7, #30]
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	b298      	uxth	r0, r3
 8004400:	88ba      	ldrh	r2, [r7, #4]
 8004402:	8bbb      	ldrh	r3, [r7, #28]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	b299      	uxth	r1, r3
 8004408:	88fa      	ldrh	r2, [r7, #6]
 800440a:	8bfb      	ldrh	r3, [r7, #30]
 800440c:	4413      	add	r3, r2
 800440e:	b29a      	uxth	r2, r3
 8004410:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004414:	b29b      	uxth	r3, r3
 8004416:	1ad3      	subs	r3, r2, r3
 8004418:	b29b      	uxth	r3, r3
 800441a:	3301      	adds	r3, #1
 800441c:	b29c      	uxth	r4, r3
 800441e:	88ba      	ldrh	r2, [r7, #4]
 8004420:	8bbb      	ldrh	r3, [r7, #28]
 8004422:	1ad3      	subs	r3, r2, r3
 8004424:	b29a      	uxth	r2, r3
 8004426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004428:	9301      	str	r3, [sp, #4]
 800442a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800442e:	9300      	str	r3, [sp, #0]
 8004430:	4613      	mov	r3, r2
 8004432:	4622      	mov	r2, r4
 8004434:	f7ff fde6 	bl	8004004 <LCD_Line>
			LCD_Line(x0 - x, y0 + y, x0 + x + 1 - size, y0 + y, size, color24);
 8004438:	88fa      	ldrh	r2, [r7, #6]
 800443a:	8bfb      	ldrh	r3, [r7, #30]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	b298      	uxth	r0, r3
 8004440:	88ba      	ldrh	r2, [r7, #4]
 8004442:	8bbb      	ldrh	r3, [r7, #28]
 8004444:	4413      	add	r3, r2
 8004446:	b299      	uxth	r1, r3
 8004448:	88fa      	ldrh	r2, [r7, #6]
 800444a:	8bfb      	ldrh	r3, [r7, #30]
 800444c:	4413      	add	r3, r2
 800444e:	b29a      	uxth	r2, r3
 8004450:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004454:	b29b      	uxth	r3, r3
 8004456:	1ad3      	subs	r3, r2, r3
 8004458:	b29b      	uxth	r3, r3
 800445a:	3301      	adds	r3, #1
 800445c:	b29c      	uxth	r4, r3
 800445e:	88ba      	ldrh	r2, [r7, #4]
 8004460:	8bbb      	ldrh	r3, [r7, #28]
 8004462:	4413      	add	r3, r2
 8004464:	b29a      	uxth	r2, r3
 8004466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004468:	9301      	str	r3, [sp, #4]
 800446a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800446e:	9300      	str	r3, [sp, #0]
 8004470:	4613      	mov	r3, r2
 8004472:	4622      	mov	r2, r4
 8004474:	f7ff fdc6 	bl	8004004 <LCD_Line>
			if (s >= 0)
 8004478:	69bb      	ldr	r3, [r7, #24]
 800447a:	2b00      	cmp	r3, #0
 800447c:	db0f      	blt.n	800449e <LCD_Ellipse+0x118>
			{
				s += fx2 * (1 - y);
 800447e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004482:	f1c3 0301 	rsb	r3, r3, #1
 8004486:	68fa      	ldr	r2, [r7, #12]
 8004488:	fb02 f303 	mul.w	r3, r2, r3
 800448c:	69ba      	ldr	r2, [r7, #24]
 800448e:	4413      	add	r3, r2
 8004490:	61bb      	str	r3, [r7, #24]
				y--;
 8004492:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004496:	b29b      	uxth	r3, r3
 8004498:	3b01      	subs	r3, #1
 800449a:	b29b      	uxth	r3, r3
 800449c:	83bb      	strh	r3, [r7, #28]
			}
			s += ry2 * ((4 * x) + 6);
 800449e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	3306      	adds	r3, #6
 80044a6:	693a      	ldr	r2, [r7, #16]
 80044a8:	fb02 f303 	mul.w	r3, r2, r3
 80044ac:	69ba      	ldr	r2, [r7, #24]
 80044ae:	4413      	add	r3, r2
 80044b0:	61bb      	str	r3, [r7, #24]
		for (x = 0, y = ry, s = 2 * ry2 + rx2 * (1 - 2 * ry); ry2 * x <= rx2 * y; x++)
 80044b2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	3301      	adds	r3, #1
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	83fb      	strh	r3, [r7, #30]
 80044be:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80044c2:	693a      	ldr	r2, [r7, #16]
 80044c4:	fb03 f202 	mul.w	r2, r3, r2
 80044c8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80044cc:	6979      	ldr	r1, [r7, #20]
 80044ce:	fb01 f303 	mul.w	r3, r1, r3
 80044d2:	429a      	cmp	r2, r3
 80044d4:	dd90      	ble.n	80043f8 <LCD_Ellipse+0x72>
		}
		for (x = rx, y = 0, s = 2 * rx2 + ry2 * (1-2 * rx); rx2 * y <= ry2 * x; y++)
 80044d6:	887b      	ldrh	r3, [r7, #2]
 80044d8:	83fb      	strh	r3, [r7, #30]
 80044da:	2300      	movs	r3, #0
 80044dc:	83bb      	strh	r3, [r7, #28]
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	005a      	lsls	r2, r3, #1
 80044e2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80044e6:	005b      	lsls	r3, r3, #1
 80044e8:	f1c3 0301 	rsb	r3, r3, #1
 80044ec:	6939      	ldr	r1, [r7, #16]
 80044ee:	fb01 f303 	mul.w	r3, r1, r3
 80044f2:	4413      	add	r3, r2
 80044f4:	61bb      	str	r3, [r7, #24]
 80044f6:	e062      	b.n	80045be <LCD_Ellipse+0x238>
		{
			LCD_Line(x0 - x, y0 - y, x0 + x + 1 - size, y0 - y, size, color24);
 80044f8:	88fa      	ldrh	r2, [r7, #6]
 80044fa:	8bfb      	ldrh	r3, [r7, #30]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	b298      	uxth	r0, r3
 8004500:	88ba      	ldrh	r2, [r7, #4]
 8004502:	8bbb      	ldrh	r3, [r7, #28]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	b299      	uxth	r1, r3
 8004508:	88fa      	ldrh	r2, [r7, #6]
 800450a:	8bfb      	ldrh	r3, [r7, #30]
 800450c:	4413      	add	r3, r2
 800450e:	b29a      	uxth	r2, r3
 8004510:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004514:	b29b      	uxth	r3, r3
 8004516:	1ad3      	subs	r3, r2, r3
 8004518:	b29b      	uxth	r3, r3
 800451a:	3301      	adds	r3, #1
 800451c:	b29c      	uxth	r4, r3
 800451e:	88ba      	ldrh	r2, [r7, #4]
 8004520:	8bbb      	ldrh	r3, [r7, #28]
 8004522:	1ad3      	subs	r3, r2, r3
 8004524:	b29a      	uxth	r2, r3
 8004526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004528:	9301      	str	r3, [sp, #4]
 800452a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800452e:	9300      	str	r3, [sp, #0]
 8004530:	4613      	mov	r3, r2
 8004532:	4622      	mov	r2, r4
 8004534:	f7ff fd66 	bl	8004004 <LCD_Line>
			LCD_Line(x0 - x, y0 + y, x0 + x + 1 - size, y0 + y, size, color24);
 8004538:	88fa      	ldrh	r2, [r7, #6]
 800453a:	8bfb      	ldrh	r3, [r7, #30]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	b298      	uxth	r0, r3
 8004540:	88ba      	ldrh	r2, [r7, #4]
 8004542:	8bbb      	ldrh	r3, [r7, #28]
 8004544:	4413      	add	r3, r2
 8004546:	b299      	uxth	r1, r3
 8004548:	88fa      	ldrh	r2, [r7, #6]
 800454a:	8bfb      	ldrh	r3, [r7, #30]
 800454c:	4413      	add	r3, r2
 800454e:	b29a      	uxth	r2, r3
 8004550:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004554:	b29b      	uxth	r3, r3
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	b29b      	uxth	r3, r3
 800455a:	3301      	adds	r3, #1
 800455c:	b29c      	uxth	r4, r3
 800455e:	88ba      	ldrh	r2, [r7, #4]
 8004560:	8bbb      	ldrh	r3, [r7, #28]
 8004562:	4413      	add	r3, r2
 8004564:	b29a      	uxth	r2, r3
 8004566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004568:	9301      	str	r3, [sp, #4]
 800456a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800456e:	9300      	str	r3, [sp, #0]
 8004570:	4613      	mov	r3, r2
 8004572:	4622      	mov	r2, r4
 8004574:	f7ff fd46 	bl	8004004 <LCD_Line>
			if (s >= 0)
 8004578:	69bb      	ldr	r3, [r7, #24]
 800457a:	2b00      	cmp	r3, #0
 800457c:	db0f      	blt.n	800459e <LCD_Ellipse+0x218>
			{
				s += fy2 * (1 - x);
 800457e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004582:	f1c3 0301 	rsb	r3, r3, #1
 8004586:	68ba      	ldr	r2, [r7, #8]
 8004588:	fb02 f303 	mul.w	r3, r2, r3
 800458c:	69ba      	ldr	r2, [r7, #24]
 800458e:	4413      	add	r3, r2
 8004590:	61bb      	str	r3, [r7, #24]
				x--;
 8004592:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004596:	b29b      	uxth	r3, r3
 8004598:	3b01      	subs	r3, #1
 800459a:	b29b      	uxth	r3, r3
 800459c:	83fb      	strh	r3, [r7, #30]
			}
			s += rx2 * ((4 * y) + 6);
 800459e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	3306      	adds	r3, #6
 80045a6:	697a      	ldr	r2, [r7, #20]
 80045a8:	fb02 f303 	mul.w	r3, r2, r3
 80045ac:	69ba      	ldr	r2, [r7, #24]
 80045ae:	4413      	add	r3, r2
 80045b0:	61bb      	str	r3, [r7, #24]
		for (x = rx, y = 0, s = 2 * rx2 + ry2 * (1-2 * rx); rx2 * y <= ry2 * x; y++)
 80045b2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	3301      	adds	r3, #1
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	83bb      	strh	r3, [r7, #28]
 80045be:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80045c2:	697a      	ldr	r2, [r7, #20]
 80045c4:	fb03 f202 	mul.w	r2, r3, r2
 80045c8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80045cc:	6939      	ldr	r1, [r7, #16]
 80045ce:	fb01 f303 	mul.w	r3, r1, r3
 80045d2:	429a      	cmp	r2, r3
 80045d4:	dd90      	ble.n	80044f8 <LCD_Ellipse+0x172>
				x--;
			}
			s += rx2 * ((4 * y) + 6);
		}
	}
}
 80045d6:	e117      	b.n	8004808 <LCD_Ellipse+0x482>
		for (x = 0, y = ry, s = 2 * ry2 + rx2 * (1 - 2 * ry); ry2 * x <= rx2 * y; x++)
 80045d8:	2300      	movs	r3, #0
 80045da:	83fb      	strh	r3, [r7, #30]
 80045dc:	883b      	ldrh	r3, [r7, #0]
 80045de:	83bb      	strh	r3, [r7, #28]
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	005a      	lsls	r2, r3, #1
 80045e4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80045e8:	005b      	lsls	r3, r3, #1
 80045ea:	f1c3 0301 	rsb	r3, r3, #1
 80045ee:	6979      	ldr	r1, [r7, #20]
 80045f0:	fb01 f303 	mul.w	r3, r1, r3
 80045f4:	4413      	add	r3, r2
 80045f6:	61bb      	str	r3, [r7, #24]
 80045f8:	e06e      	b.n	80046d8 <LCD_Ellipse+0x352>
			LCD_Rect_Fill(x0 + x, y0 + y, size, size, color24);
 80045fa:	88fa      	ldrh	r2, [r7, #6]
 80045fc:	8bfb      	ldrh	r3, [r7, #30]
 80045fe:	4413      	add	r3, r2
 8004600:	b298      	uxth	r0, r3
 8004602:	88ba      	ldrh	r2, [r7, #4]
 8004604:	8bbb      	ldrh	r3, [r7, #28]
 8004606:	4413      	add	r3, r2
 8004608:	b299      	uxth	r1, r3
 800460a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800460e:	b29a      	uxth	r2, r3
 8004610:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004614:	b29c      	uxth	r4, r3
 8004616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004618:	9300      	str	r3, [sp, #0]
 800461a:	4623      	mov	r3, r4
 800461c:	f7ff fcb4 	bl	8003f88 <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 - x, y0 + y, size, size, color24);
 8004620:	88fa      	ldrh	r2, [r7, #6]
 8004622:	8bfb      	ldrh	r3, [r7, #30]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	b298      	uxth	r0, r3
 8004628:	88ba      	ldrh	r2, [r7, #4]
 800462a:	8bbb      	ldrh	r3, [r7, #28]
 800462c:	4413      	add	r3, r2
 800462e:	b299      	uxth	r1, r3
 8004630:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004634:	b29a      	uxth	r2, r3
 8004636:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800463a:	b29c      	uxth	r4, r3
 800463c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800463e:	9300      	str	r3, [sp, #0]
 8004640:	4623      	mov	r3, r4
 8004642:	f7ff fca1 	bl	8003f88 <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 + x, y0 - y, size, size, color24);
 8004646:	88fa      	ldrh	r2, [r7, #6]
 8004648:	8bfb      	ldrh	r3, [r7, #30]
 800464a:	4413      	add	r3, r2
 800464c:	b298      	uxth	r0, r3
 800464e:	88ba      	ldrh	r2, [r7, #4]
 8004650:	8bbb      	ldrh	r3, [r7, #28]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	b299      	uxth	r1, r3
 8004656:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800465a:	b29a      	uxth	r2, r3
 800465c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004660:	b29c      	uxth	r4, r3
 8004662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004664:	9300      	str	r3, [sp, #0]
 8004666:	4623      	mov	r3, r4
 8004668:	f7ff fc8e 	bl	8003f88 <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 - x, y0 - y, size, size, color24);
 800466c:	88fa      	ldrh	r2, [r7, #6]
 800466e:	8bfb      	ldrh	r3, [r7, #30]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	b298      	uxth	r0, r3
 8004674:	88ba      	ldrh	r2, [r7, #4]
 8004676:	8bbb      	ldrh	r3, [r7, #28]
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	b299      	uxth	r1, r3
 800467c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004680:	b29a      	uxth	r2, r3
 8004682:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004686:	b29c      	uxth	r4, r3
 8004688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800468a:	9300      	str	r3, [sp, #0]
 800468c:	4623      	mov	r3, r4
 800468e:	f7ff fc7b 	bl	8003f88 <LCD_Rect_Fill>
			if (s >= 0)
 8004692:	69bb      	ldr	r3, [r7, #24]
 8004694:	2b00      	cmp	r3, #0
 8004696:	db0f      	blt.n	80046b8 <LCD_Ellipse+0x332>
				s += fx2 * (1 - y);
 8004698:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800469c:	f1c3 0301 	rsb	r3, r3, #1
 80046a0:	68fa      	ldr	r2, [r7, #12]
 80046a2:	fb02 f303 	mul.w	r3, r2, r3
 80046a6:	69ba      	ldr	r2, [r7, #24]
 80046a8:	4413      	add	r3, r2
 80046aa:	61bb      	str	r3, [r7, #24]
				y--;
 80046ac:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	3b01      	subs	r3, #1
 80046b4:	b29b      	uxth	r3, r3
 80046b6:	83bb      	strh	r3, [r7, #28]
			s += ry2 * ((4 * x) + 6);
 80046b8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	3306      	adds	r3, #6
 80046c0:	693a      	ldr	r2, [r7, #16]
 80046c2:	fb02 f303 	mul.w	r3, r2, r3
 80046c6:	69ba      	ldr	r2, [r7, #24]
 80046c8:	4413      	add	r3, r2
 80046ca:	61bb      	str	r3, [r7, #24]
		for (x = 0, y = ry, s = 2 * ry2 + rx2 * (1 - 2 * ry); ry2 * x <= rx2 * y; x++)
 80046cc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	3301      	adds	r3, #1
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	83fb      	strh	r3, [r7, #30]
 80046d8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80046dc:	693a      	ldr	r2, [r7, #16]
 80046de:	fb03 f202 	mul.w	r2, r3, r2
 80046e2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80046e6:	6979      	ldr	r1, [r7, #20]
 80046e8:	fb01 f303 	mul.w	r3, r1, r3
 80046ec:	429a      	cmp	r2, r3
 80046ee:	dd84      	ble.n	80045fa <LCD_Ellipse+0x274>
		for (x = rx, y = 0, s = 2 * rx2 + ry2 * (1 - 2 * rx); rx2 * y <= ry2 * x; y++)
 80046f0:	887b      	ldrh	r3, [r7, #2]
 80046f2:	83fb      	strh	r3, [r7, #30]
 80046f4:	2300      	movs	r3, #0
 80046f6:	83bb      	strh	r3, [r7, #28]
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	005a      	lsls	r2, r3, #1
 80046fc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004700:	005b      	lsls	r3, r3, #1
 8004702:	f1c3 0301 	rsb	r3, r3, #1
 8004706:	6939      	ldr	r1, [r7, #16]
 8004708:	fb01 f303 	mul.w	r3, r1, r3
 800470c:	4413      	add	r3, r2
 800470e:	61bb      	str	r3, [r7, #24]
 8004710:	e06e      	b.n	80047f0 <LCD_Ellipse+0x46a>
			LCD_Rect_Fill(x0 + x, y0 + y, size, size, color24);
 8004712:	88fa      	ldrh	r2, [r7, #6]
 8004714:	8bfb      	ldrh	r3, [r7, #30]
 8004716:	4413      	add	r3, r2
 8004718:	b298      	uxth	r0, r3
 800471a:	88ba      	ldrh	r2, [r7, #4]
 800471c:	8bbb      	ldrh	r3, [r7, #28]
 800471e:	4413      	add	r3, r2
 8004720:	b299      	uxth	r1, r3
 8004722:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004726:	b29a      	uxth	r2, r3
 8004728:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800472c:	b29c      	uxth	r4, r3
 800472e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004730:	9300      	str	r3, [sp, #0]
 8004732:	4623      	mov	r3, r4
 8004734:	f7ff fc28 	bl	8003f88 <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 - x, y0 + y, size, size, color24);
 8004738:	88fa      	ldrh	r2, [r7, #6]
 800473a:	8bfb      	ldrh	r3, [r7, #30]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	b298      	uxth	r0, r3
 8004740:	88ba      	ldrh	r2, [r7, #4]
 8004742:	8bbb      	ldrh	r3, [r7, #28]
 8004744:	4413      	add	r3, r2
 8004746:	b299      	uxth	r1, r3
 8004748:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800474c:	b29a      	uxth	r2, r3
 800474e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004752:	b29c      	uxth	r4, r3
 8004754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004756:	9300      	str	r3, [sp, #0]
 8004758:	4623      	mov	r3, r4
 800475a:	f7ff fc15 	bl	8003f88 <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 + x, y0 - y, size, size, color24);
 800475e:	88fa      	ldrh	r2, [r7, #6]
 8004760:	8bfb      	ldrh	r3, [r7, #30]
 8004762:	4413      	add	r3, r2
 8004764:	b298      	uxth	r0, r3
 8004766:	88ba      	ldrh	r2, [r7, #4]
 8004768:	8bbb      	ldrh	r3, [r7, #28]
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	b299      	uxth	r1, r3
 800476e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004772:	b29a      	uxth	r2, r3
 8004774:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004778:	b29c      	uxth	r4, r3
 800477a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800477c:	9300      	str	r3, [sp, #0]
 800477e:	4623      	mov	r3, r4
 8004780:	f7ff fc02 	bl	8003f88 <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 - x, y0 - y, size, size, color24);
 8004784:	88fa      	ldrh	r2, [r7, #6]
 8004786:	8bfb      	ldrh	r3, [r7, #30]
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	b298      	uxth	r0, r3
 800478c:	88ba      	ldrh	r2, [r7, #4]
 800478e:	8bbb      	ldrh	r3, [r7, #28]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	b299      	uxth	r1, r3
 8004794:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004798:	b29a      	uxth	r2, r3
 800479a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800479e:	b29c      	uxth	r4, r3
 80047a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047a2:	9300      	str	r3, [sp, #0]
 80047a4:	4623      	mov	r3, r4
 80047a6:	f7ff fbef 	bl	8003f88 <LCD_Rect_Fill>
			if (s >= 0)
 80047aa:	69bb      	ldr	r3, [r7, #24]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	db0f      	blt.n	80047d0 <LCD_Ellipse+0x44a>
				s += fy2 * (1 - x);
 80047b0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80047b4:	f1c3 0301 	rsb	r3, r3, #1
 80047b8:	68ba      	ldr	r2, [r7, #8]
 80047ba:	fb02 f303 	mul.w	r3, r2, r3
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	4413      	add	r3, r2
 80047c2:	61bb      	str	r3, [r7, #24]
				x--;
 80047c4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	3b01      	subs	r3, #1
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	83fb      	strh	r3, [r7, #30]
			s += rx2 * ((4 * y) + 6);
 80047d0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	3306      	adds	r3, #6
 80047d8:	697a      	ldr	r2, [r7, #20]
 80047da:	fb02 f303 	mul.w	r3, r2, r3
 80047de:	69ba      	ldr	r2, [r7, #24]
 80047e0:	4413      	add	r3, r2
 80047e2:	61bb      	str	r3, [r7, #24]
		for (x = rx, y = 0, s = 2 * rx2 + ry2 * (1 - 2 * rx); rx2 * y <= ry2 * x; y++)
 80047e4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	3301      	adds	r3, #1
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	83bb      	strh	r3, [r7, #28]
 80047f0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80047f4:	697a      	ldr	r2, [r7, #20]
 80047f6:	fb03 f202 	mul.w	r2, r3, r2
 80047fa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80047fe:	6939      	ldr	r1, [r7, #16]
 8004800:	fb01 f303 	mul.w	r3, r1, r3
 8004804:	429a      	cmp	r2, r3
 8004806:	dd84      	ble.n	8004712 <LCD_Ellipse+0x38c>
}
 8004808:	bf00      	nop
 800480a:	3724      	adds	r7, #36	; 0x24
 800480c:	46bd      	mov	sp, r7
 800480e:	bd90      	pop	{r4, r7, pc}

08004810 <LCD_Circle>:

void LCD_Circle(uint16_t x, uint16_t y, uint8_t radius, uint8_t fill, uint8_t size, uint32_t color24)
{
 8004810:	b590      	push	{r4, r7, lr}
 8004812:	b089      	sub	sp, #36	; 0x24
 8004814:	af02      	add	r7, sp, #8
 8004816:	4604      	mov	r4, r0
 8004818:	4608      	mov	r0, r1
 800481a:	4611      	mov	r1, r2
 800481c:	461a      	mov	r2, r3
 800481e:	4623      	mov	r3, r4
 8004820:	80fb      	strh	r3, [r7, #6]
 8004822:	4603      	mov	r3, r0
 8004824:	80bb      	strh	r3, [r7, #4]
 8004826:	460b      	mov	r3, r1
 8004828:	70fb      	strb	r3, [r7, #3]
 800482a:	4613      	mov	r3, r2
 800482c:	70bb      	strb	r3, [r7, #2]
	int a_, b_, P;
	a_ = 0;
 800482e:	2300      	movs	r3, #0
 8004830:	617b      	str	r3, [r7, #20]
	b_ = radius;
 8004832:	78fb      	ldrb	r3, [r7, #3]
 8004834:	613b      	str	r3, [r7, #16]
	P = 1 - radius;
 8004836:	78fb      	ldrb	r3, [r7, #3]
 8004838:	f1c3 0301 	rsb	r3, r3, #1
 800483c:	60fb      	str	r3, [r7, #12]
	while (a_ <= b_)
 800483e:	e0fc      	b.n	8004a3a <LCD_Circle+0x22a>
	{
		if (fill == 1)
 8004840:	78bb      	ldrb	r3, [r7, #2]
 8004842:	2b01      	cmp	r3, #1
 8004844:	d136      	bne.n	80048b4 <LCD_Circle+0xa4>
		{
			LCD_Rect_Fill(x - a_, y - b_, 2 * a_ + 1, 2 * b_ + 1, color24);
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	b29b      	uxth	r3, r3
 800484a:	88fa      	ldrh	r2, [r7, #6]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	b298      	uxth	r0, r3
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	b29b      	uxth	r3, r3
 8004854:	88ba      	ldrh	r2, [r7, #4]
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	b299      	uxth	r1, r3
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	b29b      	uxth	r3, r3
 800485e:	005b      	lsls	r3, r3, #1
 8004860:	b29b      	uxth	r3, r3
 8004862:	3301      	adds	r3, #1
 8004864:	b29a      	uxth	r2, r3
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	b29b      	uxth	r3, r3
 800486a:	005b      	lsls	r3, r3, #1
 800486c:	b29b      	uxth	r3, r3
 800486e:	3301      	adds	r3, #1
 8004870:	b29c      	uxth	r4, r3
 8004872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004874:	9300      	str	r3, [sp, #0]
 8004876:	4623      	mov	r3, r4
 8004878:	f7ff fb86 	bl	8003f88 <LCD_Rect_Fill>
			LCD_Rect_Fill(x - b_, y - a_, 2 * b_ + 1, 2 * a_ + 1, color24);
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	b29b      	uxth	r3, r3
 8004880:	88fa      	ldrh	r2, [r7, #6]
 8004882:	1ad3      	subs	r3, r2, r3
 8004884:	b298      	uxth	r0, r3
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	b29b      	uxth	r3, r3
 800488a:	88ba      	ldrh	r2, [r7, #4]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	b299      	uxth	r1, r3
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	b29b      	uxth	r3, r3
 8004894:	005b      	lsls	r3, r3, #1
 8004896:	b29b      	uxth	r3, r3
 8004898:	3301      	adds	r3, #1
 800489a:	b29a      	uxth	r2, r3
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	b29b      	uxth	r3, r3
 80048a0:	005b      	lsls	r3, r3, #1
 80048a2:	b29b      	uxth	r3, r3
 80048a4:	3301      	adds	r3, #1
 80048a6:	b29c      	uxth	r4, r3
 80048a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048aa:	9300      	str	r3, [sp, #0]
 80048ac:	4623      	mov	r3, r4
 80048ae:	f7ff fb6b 	bl	8003f88 <LCD_Rect_Fill>
 80048b2:	e0a7      	b.n	8004a04 <LCD_Circle+0x1f4>
		}
		else
		{
			LCD_Rect_Fill(a_ + x, b_ + y, size, size, color24);
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	b29a      	uxth	r2, r3
 80048b8:	88fb      	ldrh	r3, [r7, #6]
 80048ba:	4413      	add	r3, r2
 80048bc:	b298      	uxth	r0, r3
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	b29a      	uxth	r2, r3
 80048c2:	88bb      	ldrh	r3, [r7, #4]
 80048c4:	4413      	add	r3, r2
 80048c6:	b299      	uxth	r1, r3
 80048c8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80048cc:	b29a      	uxth	r2, r3
 80048ce:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80048d2:	b29c      	uxth	r4, r3
 80048d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048d6:	9300      	str	r3, [sp, #0]
 80048d8:	4623      	mov	r3, r4
 80048da:	f7ff fb55 	bl	8003f88 <LCD_Rect_Fill>
			LCD_Rect_Fill(b_ + x, a_ + y, size, size, color24);
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	b29a      	uxth	r2, r3
 80048e2:	88fb      	ldrh	r3, [r7, #6]
 80048e4:	4413      	add	r3, r2
 80048e6:	b298      	uxth	r0, r3
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	b29a      	uxth	r2, r3
 80048ec:	88bb      	ldrh	r3, [r7, #4]
 80048ee:	4413      	add	r3, r2
 80048f0:	b299      	uxth	r1, r3
 80048f2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80048f6:	b29a      	uxth	r2, r3
 80048f8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80048fc:	b29c      	uxth	r4, r3
 80048fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004900:	9300      	str	r3, [sp, #0]
 8004902:	4623      	mov	r3, r4
 8004904:	f7ff fb40 	bl	8003f88 <LCD_Rect_Fill>
			LCD_Rect_Fill(x - a_, b_ + y, size, size, color24);
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	b29b      	uxth	r3, r3
 800490c:	88fa      	ldrh	r2, [r7, #6]
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	b298      	uxth	r0, r3
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	b29a      	uxth	r2, r3
 8004916:	88bb      	ldrh	r3, [r7, #4]
 8004918:	4413      	add	r3, r2
 800491a:	b299      	uxth	r1, r3
 800491c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004920:	b29a      	uxth	r2, r3
 8004922:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004926:	b29c      	uxth	r4, r3
 8004928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	4623      	mov	r3, r4
 800492e:	f7ff fb2b 	bl	8003f88 <LCD_Rect_Fill>
			LCD_Rect_Fill(x - b_, a_ + y, size, size, color24);
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	b29b      	uxth	r3, r3
 8004936:	88fa      	ldrh	r2, [r7, #6]
 8004938:	1ad3      	subs	r3, r2, r3
 800493a:	b298      	uxth	r0, r3
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	b29a      	uxth	r2, r3
 8004940:	88bb      	ldrh	r3, [r7, #4]
 8004942:	4413      	add	r3, r2
 8004944:	b299      	uxth	r1, r3
 8004946:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800494a:	b29a      	uxth	r2, r3
 800494c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004950:	b29c      	uxth	r4, r3
 8004952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004954:	9300      	str	r3, [sp, #0]
 8004956:	4623      	mov	r3, r4
 8004958:	f7ff fb16 	bl	8003f88 <LCD_Rect_Fill>
			LCD_Rect_Fill(b_ + x, y - a_, size, size, color24);
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	b29a      	uxth	r2, r3
 8004960:	88fb      	ldrh	r3, [r7, #6]
 8004962:	4413      	add	r3, r2
 8004964:	b298      	uxth	r0, r3
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	b29b      	uxth	r3, r3
 800496a:	88ba      	ldrh	r2, [r7, #4]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	b299      	uxth	r1, r3
 8004970:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004974:	b29a      	uxth	r2, r3
 8004976:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800497a:	b29c      	uxth	r4, r3
 800497c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800497e:	9300      	str	r3, [sp, #0]
 8004980:	4623      	mov	r3, r4
 8004982:	f7ff fb01 	bl	8003f88 <LCD_Rect_Fill>
			LCD_Rect_Fill(a_ + x, y - b_, size, size, color24);
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	b29a      	uxth	r2, r3
 800498a:	88fb      	ldrh	r3, [r7, #6]
 800498c:	4413      	add	r3, r2
 800498e:	b298      	uxth	r0, r3
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	b29b      	uxth	r3, r3
 8004994:	88ba      	ldrh	r2, [r7, #4]
 8004996:	1ad3      	subs	r3, r2, r3
 8004998:	b299      	uxth	r1, r3
 800499a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800499e:	b29a      	uxth	r2, r3
 80049a0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80049a4:	b29c      	uxth	r4, r3
 80049a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049a8:	9300      	str	r3, [sp, #0]
 80049aa:	4623      	mov	r3, r4
 80049ac:	f7ff faec 	bl	8003f88 <LCD_Rect_Fill>
			LCD_Rect_Fill(x - a_, y - b_, size, size, color24);
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	b29b      	uxth	r3, r3
 80049b4:	88fa      	ldrh	r2, [r7, #6]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	b298      	uxth	r0, r3
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	b29b      	uxth	r3, r3
 80049be:	88ba      	ldrh	r2, [r7, #4]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	b299      	uxth	r1, r3
 80049c4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80049c8:	b29a      	uxth	r2, r3
 80049ca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80049ce:	b29c      	uxth	r4, r3
 80049d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049d2:	9300      	str	r3, [sp, #0]
 80049d4:	4623      	mov	r3, r4
 80049d6:	f7ff fad7 	bl	8003f88 <LCD_Rect_Fill>
			LCD_Rect_Fill(x - b_, y - a_, size, size, color24);
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	b29b      	uxth	r3, r3
 80049de:	88fa      	ldrh	r2, [r7, #6]
 80049e0:	1ad3      	subs	r3, r2, r3
 80049e2:	b298      	uxth	r0, r3
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	88ba      	ldrh	r2, [r7, #4]
 80049ea:	1ad3      	subs	r3, r2, r3
 80049ec:	b299      	uxth	r1, r3
 80049ee:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80049f2:	b29a      	uxth	r2, r3
 80049f4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80049f8:	b29c      	uxth	r4, r3
 80049fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049fc:	9300      	str	r3, [sp, #0]
 80049fe:	4623      	mov	r3, r4
 8004a00:	f7ff fac2 	bl	8003f88 <LCD_Rect_Fill>
		}
		if (P < 0)
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	da09      	bge.n	8004a1e <LCD_Circle+0x20e>
		{
			P = (P + 3) + (2 * a_);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	1cda      	adds	r2, r3, #3
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	005b      	lsls	r3, r3, #1
 8004a12:	4413      	add	r3, r2
 8004a14:	60fb      	str	r3, [r7, #12]
			a_++;
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	3301      	adds	r3, #1
 8004a1a:	617b      	str	r3, [r7, #20]
 8004a1c:	e00d      	b.n	8004a3a <LCD_Circle+0x22a>
		}
		else
		{
			P = (P + 5) + (2 * (a_ - b_));
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	1d5a      	adds	r2, r3, #5
 8004a22:	6979      	ldr	r1, [r7, #20]
 8004a24:	693b      	ldr	r3, [r7, #16]
 8004a26:	1acb      	subs	r3, r1, r3
 8004a28:	005b      	lsls	r3, r3, #1
 8004a2a:	4413      	add	r3, r2
 8004a2c:	60fb      	str	r3, [r7, #12]
			a_++;
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	3301      	adds	r3, #1
 8004a32:	617b      	str	r3, [r7, #20]
			b_--;
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	3b01      	subs	r3, #1
 8004a38:	613b      	str	r3, [r7, #16]
	while (a_ <= b_)
 8004a3a:	697a      	ldr	r2, [r7, #20]
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	f77f aefe 	ble.w	8004840 <LCD_Circle+0x30>
		}
	}
}
 8004a44:	bf00      	nop
 8004a46:	bf00      	nop
 8004a48:	371c      	adds	r7, #28
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd90      	pop	{r4, r7, pc}

08004a4e <LCD_Circle_Helper>:

void LCD_Circle_Helper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, uint8_t size, uint32_t color24)
{
 8004a4e:	b590      	push	{r4, r7, lr}
 8004a50:	b089      	sub	sp, #36	; 0x24
 8004a52:	af02      	add	r7, sp, #8
 8004a54:	4604      	mov	r4, r0
 8004a56:	4608      	mov	r0, r1
 8004a58:	4611      	mov	r1, r2
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	4623      	mov	r3, r4
 8004a5e:	80fb      	strh	r3, [r7, #6]
 8004a60:	4603      	mov	r3, r0
 8004a62:	80bb      	strh	r3, [r7, #4]
 8004a64:	460b      	mov	r3, r1
 8004a66:	807b      	strh	r3, [r7, #2]
 8004a68:	4613      	mov	r3, r2
 8004a6a:	707b      	strb	r3, [r7, #1]
	int16_t f = 1 - r;
 8004a6c:	887b      	ldrh	r3, [r7, #2]
 8004a6e:	f1c3 0301 	rsb	r3, r3, #1
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 8004a76:	2301      	movs	r3, #1
 8004a78:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 8004a7a:	887b      	ldrh	r3, [r7, #2]
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	03d2      	lsls	r2, r2, #15
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	005b      	lsls	r3, r3, #1
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 8004a8c:	887b      	ldrh	r3, [r7, #2]
 8004a8e:	81fb      	strh	r3, [r7, #14]

	while (x < y) {
 8004a90:	e0cd      	b.n	8004c2e <LCD_Circle_Helper+0x1e0>
		if (f >= 0) {
 8004a92:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	db0e      	blt.n	8004ab8 <LCD_Circle_Helper+0x6a>
			y--;
 8004a9a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	3b01      	subs	r3, #1
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	81fb      	strh	r3, [r7, #14]
			ddF_y += 2;
 8004aa6:	8a7b      	ldrh	r3, [r7, #18]
 8004aa8:	3302      	adds	r3, #2
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	827b      	strh	r3, [r7, #18]
			f += ddF_y;
 8004aae:	8afa      	ldrh	r2, [r7, #22]
 8004ab0:	8a7b      	ldrh	r3, [r7, #18]
 8004ab2:	4413      	add	r3, r2
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	82fb      	strh	r3, [r7, #22]
		}
		x++;
 8004ab8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	3301      	adds	r3, #1
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	823b      	strh	r3, [r7, #16]
		ddF_x += 2;
 8004ac4:	8abb      	ldrh	r3, [r7, #20]
 8004ac6:	3302      	adds	r3, #2
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	82bb      	strh	r3, [r7, #20]
		f += ddF_x;
 8004acc:	8afa      	ldrh	r2, [r7, #22]
 8004ace:	8abb      	ldrh	r3, [r7, #20]
 8004ad0:	4413      	add	r3, r2
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	82fb      	strh	r3, [r7, #22]
		if (cornername & 0x4) {
 8004ad6:	787b      	ldrb	r3, [r7, #1]
 8004ad8:	f003 0304 	and.w	r3, r3, #4
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d025      	beq.n	8004b2c <LCD_Circle_Helper+0xde>
			LCD_Rect_Fill(x0 + x, y0 + y, size, size, color24);
 8004ae0:	88fa      	ldrh	r2, [r7, #6]
 8004ae2:	8a3b      	ldrh	r3, [r7, #16]
 8004ae4:	4413      	add	r3, r2
 8004ae6:	b298      	uxth	r0, r3
 8004ae8:	88ba      	ldrh	r2, [r7, #4]
 8004aea:	89fb      	ldrh	r3, [r7, #14]
 8004aec:	4413      	add	r3, r2
 8004aee:	b299      	uxth	r1, r3
 8004af0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004af4:	b29a      	uxth	r2, r3
 8004af6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004afa:	b29c      	uxth	r4, r3
 8004afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004afe:	9300      	str	r3, [sp, #0]
 8004b00:	4623      	mov	r3, r4
 8004b02:	f7ff fa41 	bl	8003f88 <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 + y, y0 + x, size, size, color24);
 8004b06:	88fa      	ldrh	r2, [r7, #6]
 8004b08:	89fb      	ldrh	r3, [r7, #14]
 8004b0a:	4413      	add	r3, r2
 8004b0c:	b298      	uxth	r0, r3
 8004b0e:	88ba      	ldrh	r2, [r7, #4]
 8004b10:	8a3b      	ldrh	r3, [r7, #16]
 8004b12:	4413      	add	r3, r2
 8004b14:	b299      	uxth	r1, r3
 8004b16:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b1a:	b29a      	uxth	r2, r3
 8004b1c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b20:	b29c      	uxth	r4, r3
 8004b22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b24:	9300      	str	r3, [sp, #0]
 8004b26:	4623      	mov	r3, r4
 8004b28:	f7ff fa2e 	bl	8003f88 <LCD_Rect_Fill>
		}
		if (cornername & 0x2) {
 8004b2c:	787b      	ldrb	r3, [r7, #1]
 8004b2e:	f003 0302 	and.w	r3, r3, #2
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d025      	beq.n	8004b82 <LCD_Circle_Helper+0x134>
			LCD_Rect_Fill(x0 + x, y0 - y, size, size, color24);
 8004b36:	88fa      	ldrh	r2, [r7, #6]
 8004b38:	8a3b      	ldrh	r3, [r7, #16]
 8004b3a:	4413      	add	r3, r2
 8004b3c:	b298      	uxth	r0, r3
 8004b3e:	88ba      	ldrh	r2, [r7, #4]
 8004b40:	89fb      	ldrh	r3, [r7, #14]
 8004b42:	1ad3      	subs	r3, r2, r3
 8004b44:	b299      	uxth	r1, r3
 8004b46:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b4a:	b29a      	uxth	r2, r3
 8004b4c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b50:	b29c      	uxth	r4, r3
 8004b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b54:	9300      	str	r3, [sp, #0]
 8004b56:	4623      	mov	r3, r4
 8004b58:	f7ff fa16 	bl	8003f88 <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 + y, y0 - x, size, size, color24);
 8004b5c:	88fa      	ldrh	r2, [r7, #6]
 8004b5e:	89fb      	ldrh	r3, [r7, #14]
 8004b60:	4413      	add	r3, r2
 8004b62:	b298      	uxth	r0, r3
 8004b64:	88ba      	ldrh	r2, [r7, #4]
 8004b66:	8a3b      	ldrh	r3, [r7, #16]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	b299      	uxth	r1, r3
 8004b6c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b70:	b29a      	uxth	r2, r3
 8004b72:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b76:	b29c      	uxth	r4, r3
 8004b78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b7a:	9300      	str	r3, [sp, #0]
 8004b7c:	4623      	mov	r3, r4
 8004b7e:	f7ff fa03 	bl	8003f88 <LCD_Rect_Fill>
		}
		if (cornername & 0x8) {
 8004b82:	787b      	ldrb	r3, [r7, #1]
 8004b84:	f003 0308 	and.w	r3, r3, #8
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d025      	beq.n	8004bd8 <LCD_Circle_Helper+0x18a>
			LCD_Rect_Fill(x0 - y, y0 + x, size, size, color24);
 8004b8c:	88fa      	ldrh	r2, [r7, #6]
 8004b8e:	89fb      	ldrh	r3, [r7, #14]
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	b298      	uxth	r0, r3
 8004b94:	88ba      	ldrh	r2, [r7, #4]
 8004b96:	8a3b      	ldrh	r3, [r7, #16]
 8004b98:	4413      	add	r3, r2
 8004b9a:	b299      	uxth	r1, r3
 8004b9c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004ba0:	b29a      	uxth	r2, r3
 8004ba2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004ba6:	b29c      	uxth	r4, r3
 8004ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004baa:	9300      	str	r3, [sp, #0]
 8004bac:	4623      	mov	r3, r4
 8004bae:	f7ff f9eb 	bl	8003f88 <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 - x, y0 + y, size, size, color24);
 8004bb2:	88fa      	ldrh	r2, [r7, #6]
 8004bb4:	8a3b      	ldrh	r3, [r7, #16]
 8004bb6:	1ad3      	subs	r3, r2, r3
 8004bb8:	b298      	uxth	r0, r3
 8004bba:	88ba      	ldrh	r2, [r7, #4]
 8004bbc:	89fb      	ldrh	r3, [r7, #14]
 8004bbe:	4413      	add	r3, r2
 8004bc0:	b299      	uxth	r1, r3
 8004bc2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004bc6:	b29a      	uxth	r2, r3
 8004bc8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004bcc:	b29c      	uxth	r4, r3
 8004bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bd0:	9300      	str	r3, [sp, #0]
 8004bd2:	4623      	mov	r3, r4
 8004bd4:	f7ff f9d8 	bl	8003f88 <LCD_Rect_Fill>
		}
		if (cornername & 0x1) {
 8004bd8:	787b      	ldrb	r3, [r7, #1]
 8004bda:	f003 0301 	and.w	r3, r3, #1
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d025      	beq.n	8004c2e <LCD_Circle_Helper+0x1e0>
			LCD_Rect_Fill(x0 - y, y0 - x, size, size, color24);
 8004be2:	88fa      	ldrh	r2, [r7, #6]
 8004be4:	89fb      	ldrh	r3, [r7, #14]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	b298      	uxth	r0, r3
 8004bea:	88ba      	ldrh	r2, [r7, #4]
 8004bec:	8a3b      	ldrh	r3, [r7, #16]
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	b299      	uxth	r1, r3
 8004bf2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004bf6:	b29a      	uxth	r2, r3
 8004bf8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004bfc:	b29c      	uxth	r4, r3
 8004bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c00:	9300      	str	r3, [sp, #0]
 8004c02:	4623      	mov	r3, r4
 8004c04:	f7ff f9c0 	bl	8003f88 <LCD_Rect_Fill>
			LCD_Rect_Fill(x0 - x, y0 - y, size, size, color24);
 8004c08:	88fa      	ldrh	r2, [r7, #6]
 8004c0a:	8a3b      	ldrh	r3, [r7, #16]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	b298      	uxth	r0, r3
 8004c10:	88ba      	ldrh	r2, [r7, #4]
 8004c12:	89fb      	ldrh	r3, [r7, #14]
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	b299      	uxth	r1, r3
 8004c18:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004c1c:	b29a      	uxth	r2, r3
 8004c1e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004c22:	b29c      	uxth	r4, r3
 8004c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c26:	9300      	str	r3, [sp, #0]
 8004c28:	4623      	mov	r3, r4
 8004c2a:	f7ff f9ad 	bl	8003f88 <LCD_Rect_Fill>
	while (x < y) {
 8004c2e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004c32:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004c36:	429a      	cmp	r2, r3
 8004c38:	f6ff af2b 	blt.w	8004a92 <LCD_Circle_Helper+0x44>
		}
	}
}
 8004c3c:	bf00      	nop
 8004c3e:	bf00      	nop
 8004c40:	371c      	adds	r7, #28
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd90      	pop	{r4, r7, pc}

08004c46 <LCD_Rect_Round>:

void LCD_Rect_Round(uint16_t x, uint16_t y, uint16_t length, uint16_t width, uint16_t r, uint8_t size, uint32_t color24)
{
 8004c46:	b590      	push	{r4, r7, lr}
 8004c48:	b085      	sub	sp, #20
 8004c4a:	af02      	add	r7, sp, #8
 8004c4c:	4604      	mov	r4, r0
 8004c4e:	4608      	mov	r0, r1
 8004c50:	4611      	mov	r1, r2
 8004c52:	461a      	mov	r2, r3
 8004c54:	4623      	mov	r3, r4
 8004c56:	80fb      	strh	r3, [r7, #6]
 8004c58:	4603      	mov	r3, r0
 8004c5a:	80bb      	strh	r3, [r7, #4]
 8004c5c:	460b      	mov	r3, r1
 8004c5e:	807b      	strh	r3, [r7, #2]
 8004c60:	4613      	mov	r3, r2
 8004c62:	803b      	strh	r3, [r7, #0]
	LCD_Line(x + (r + 2), y, x + length + size - (r + 2), y, size, color24);
 8004c64:	8b3a      	ldrh	r2, [r7, #24]
 8004c66:	88fb      	ldrh	r3, [r7, #6]
 8004c68:	4413      	add	r3, r2
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	3302      	adds	r3, #2
 8004c6e:	b298      	uxth	r0, r3
 8004c70:	88fa      	ldrh	r2, [r7, #6]
 8004c72:	887b      	ldrh	r3, [r7, #2]
 8004c74:	4413      	add	r3, r2
 8004c76:	b29a      	uxth	r2, r3
 8004c78:	7f3b      	ldrb	r3, [r7, #28]
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	4413      	add	r3, r2
 8004c7e:	b29a      	uxth	r2, r3
 8004c80:	8b3b      	ldrh	r3, [r7, #24]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	b29b      	uxth	r3, r3
 8004c86:	3b02      	subs	r3, #2
 8004c88:	b29a      	uxth	r2, r3
 8004c8a:	88bc      	ldrh	r4, [r7, #4]
 8004c8c:	88b9      	ldrh	r1, [r7, #4]
 8004c8e:	6a3b      	ldr	r3, [r7, #32]
 8004c90:	9301      	str	r3, [sp, #4]
 8004c92:	7f3b      	ldrb	r3, [r7, #28]
 8004c94:	9300      	str	r3, [sp, #0]
 8004c96:	4623      	mov	r3, r4
 8004c98:	f7ff f9b4 	bl	8004004 <LCD_Line>
	LCD_Line(x + (r + 2), y + width - 1, x + length + size - (r + 2), y + width - 1, size, color24);
 8004c9c:	8b3a      	ldrh	r2, [r7, #24]
 8004c9e:	88fb      	ldrh	r3, [r7, #6]
 8004ca0:	4413      	add	r3, r2
 8004ca2:	b29b      	uxth	r3, r3
 8004ca4:	3302      	adds	r3, #2
 8004ca6:	b298      	uxth	r0, r3
 8004ca8:	88ba      	ldrh	r2, [r7, #4]
 8004caa:	883b      	ldrh	r3, [r7, #0]
 8004cac:	4413      	add	r3, r2
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	3b01      	subs	r3, #1
 8004cb2:	b299      	uxth	r1, r3
 8004cb4:	88fa      	ldrh	r2, [r7, #6]
 8004cb6:	887b      	ldrh	r3, [r7, #2]
 8004cb8:	4413      	add	r3, r2
 8004cba:	b29a      	uxth	r2, r3
 8004cbc:	7f3b      	ldrb	r3, [r7, #28]
 8004cbe:	b29b      	uxth	r3, r3
 8004cc0:	4413      	add	r3, r2
 8004cc2:	b29a      	uxth	r2, r3
 8004cc4:	8b3b      	ldrh	r3, [r7, #24]
 8004cc6:	1ad3      	subs	r3, r2, r3
 8004cc8:	b29b      	uxth	r3, r3
 8004cca:	3b02      	subs	r3, #2
 8004ccc:	b29c      	uxth	r4, r3
 8004cce:	88ba      	ldrh	r2, [r7, #4]
 8004cd0:	883b      	ldrh	r3, [r7, #0]
 8004cd2:	4413      	add	r3, r2
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	3b01      	subs	r3, #1
 8004cd8:	b29a      	uxth	r2, r3
 8004cda:	6a3b      	ldr	r3, [r7, #32]
 8004cdc:	9301      	str	r3, [sp, #4]
 8004cde:	7f3b      	ldrb	r3, [r7, #28]
 8004ce0:	9300      	str	r3, [sp, #0]
 8004ce2:	4613      	mov	r3, r2
 8004ce4:	4622      	mov	r2, r4
 8004ce6:	f7ff f98d 	bl	8004004 <LCD_Line>
	LCD_Line(x, y + (r + 2), x, y + width - size - (r + 2), size, color24);
 8004cea:	8b3a      	ldrh	r2, [r7, #24]
 8004cec:	88bb      	ldrh	r3, [r7, #4]
 8004cee:	4413      	add	r3, r2
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	3302      	adds	r3, #2
 8004cf4:	b299      	uxth	r1, r3
 8004cf6:	88ba      	ldrh	r2, [r7, #4]
 8004cf8:	883b      	ldrh	r3, [r7, #0]
 8004cfa:	4413      	add	r3, r2
 8004cfc:	b29a      	uxth	r2, r3
 8004cfe:	7f3b      	ldrb	r3, [r7, #28]
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	1ad3      	subs	r3, r2, r3
 8004d04:	b29a      	uxth	r2, r3
 8004d06:	8b3b      	ldrh	r3, [r7, #24]
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	b29b      	uxth	r3, r3
 8004d0c:	3b02      	subs	r3, #2
 8004d0e:	b29c      	uxth	r4, r3
 8004d10:	88fa      	ldrh	r2, [r7, #6]
 8004d12:	88f8      	ldrh	r0, [r7, #6]
 8004d14:	6a3b      	ldr	r3, [r7, #32]
 8004d16:	9301      	str	r3, [sp, #4]
 8004d18:	7f3b      	ldrb	r3, [r7, #28]
 8004d1a:	9300      	str	r3, [sp, #0]
 8004d1c:	4623      	mov	r3, r4
 8004d1e:	f7ff f971 	bl	8004004 <LCD_Line>
	LCD_Line(x + length - 1, y + (r + 2), x + length - 1, y + width - size - (r + 2), size, color24);
 8004d22:	88fa      	ldrh	r2, [r7, #6]
 8004d24:	887b      	ldrh	r3, [r7, #2]
 8004d26:	4413      	add	r3, r2
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	3b01      	subs	r3, #1
 8004d2c:	b298      	uxth	r0, r3
 8004d2e:	8b3a      	ldrh	r2, [r7, #24]
 8004d30:	88bb      	ldrh	r3, [r7, #4]
 8004d32:	4413      	add	r3, r2
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	3302      	adds	r3, #2
 8004d38:	b299      	uxth	r1, r3
 8004d3a:	88fa      	ldrh	r2, [r7, #6]
 8004d3c:	887b      	ldrh	r3, [r7, #2]
 8004d3e:	4413      	add	r3, r2
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	3b01      	subs	r3, #1
 8004d44:	b29c      	uxth	r4, r3
 8004d46:	88ba      	ldrh	r2, [r7, #4]
 8004d48:	883b      	ldrh	r3, [r7, #0]
 8004d4a:	4413      	add	r3, r2
 8004d4c:	b29a      	uxth	r2, r3
 8004d4e:	7f3b      	ldrb	r3, [r7, #28]
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	b29a      	uxth	r2, r3
 8004d56:	8b3b      	ldrh	r3, [r7, #24]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	3b02      	subs	r3, #2
 8004d5e:	b29a      	uxth	r2, r3
 8004d60:	6a3b      	ldr	r3, [r7, #32]
 8004d62:	9301      	str	r3, [sp, #4]
 8004d64:	7f3b      	ldrb	r3, [r7, #28]
 8004d66:	9300      	str	r3, [sp, #0]
 8004d68:	4613      	mov	r3, r2
 8004d6a:	4622      	mov	r2, r4
 8004d6c:	f7ff f94a 	bl	8004004 <LCD_Line>

	LCD_Circle_Helper(x + (r + 2), y + (r + 2), (r + 2), 1, size, color24);
 8004d70:	8b3a      	ldrh	r2, [r7, #24]
 8004d72:	88fb      	ldrh	r3, [r7, #6]
 8004d74:	4413      	add	r3, r2
 8004d76:	b29b      	uxth	r3, r3
 8004d78:	3302      	adds	r3, #2
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	b218      	sxth	r0, r3
 8004d7e:	8b3a      	ldrh	r2, [r7, #24]
 8004d80:	88bb      	ldrh	r3, [r7, #4]
 8004d82:	4413      	add	r3, r2
 8004d84:	b29b      	uxth	r3, r3
 8004d86:	3302      	adds	r3, #2
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	b219      	sxth	r1, r3
 8004d8c:	8b3b      	ldrh	r3, [r7, #24]
 8004d8e:	3302      	adds	r3, #2
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	b21a      	sxth	r2, r3
 8004d94:	6a3b      	ldr	r3, [r7, #32]
 8004d96:	9301      	str	r3, [sp, #4]
 8004d98:	7f3b      	ldrb	r3, [r7, #28]
 8004d9a:	9300      	str	r3, [sp, #0]
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	f7ff fe56 	bl	8004a4e <LCD_Circle_Helper>
	LCD_Circle_Helper(x + length - (r + 2) - 1, y + (r + 2), (r + 2), 2, size, color24);
 8004da2:	88fa      	ldrh	r2, [r7, #6]
 8004da4:	887b      	ldrh	r3, [r7, #2]
 8004da6:	4413      	add	r3, r2
 8004da8:	b29a      	uxth	r2, r3
 8004daa:	8b3b      	ldrh	r3, [r7, #24]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	3b03      	subs	r3, #3
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	b218      	sxth	r0, r3
 8004db6:	8b3a      	ldrh	r2, [r7, #24]
 8004db8:	88bb      	ldrh	r3, [r7, #4]
 8004dba:	4413      	add	r3, r2
 8004dbc:	b29b      	uxth	r3, r3
 8004dbe:	3302      	adds	r3, #2
 8004dc0:	b29b      	uxth	r3, r3
 8004dc2:	b219      	sxth	r1, r3
 8004dc4:	8b3b      	ldrh	r3, [r7, #24]
 8004dc6:	3302      	adds	r3, #2
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	b21a      	sxth	r2, r3
 8004dcc:	6a3b      	ldr	r3, [r7, #32]
 8004dce:	9301      	str	r3, [sp, #4]
 8004dd0:	7f3b      	ldrb	r3, [r7, #28]
 8004dd2:	9300      	str	r3, [sp, #0]
 8004dd4:	2302      	movs	r3, #2
 8004dd6:	f7ff fe3a 	bl	8004a4e <LCD_Circle_Helper>
	LCD_Circle_Helper(x + length - (r + 2) - 1, y + width - (r + 2) - 1, (r + 2), 4, size, color24);
 8004dda:	88fa      	ldrh	r2, [r7, #6]
 8004ddc:	887b      	ldrh	r3, [r7, #2]
 8004dde:	4413      	add	r3, r2
 8004de0:	b29a      	uxth	r2, r3
 8004de2:	8b3b      	ldrh	r3, [r7, #24]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	3b03      	subs	r3, #3
 8004dea:	b29b      	uxth	r3, r3
 8004dec:	b218      	sxth	r0, r3
 8004dee:	88ba      	ldrh	r2, [r7, #4]
 8004df0:	883b      	ldrh	r3, [r7, #0]
 8004df2:	4413      	add	r3, r2
 8004df4:	b29a      	uxth	r2, r3
 8004df6:	8b3b      	ldrh	r3, [r7, #24]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	3b03      	subs	r3, #3
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	b219      	sxth	r1, r3
 8004e02:	8b3b      	ldrh	r3, [r7, #24]
 8004e04:	3302      	adds	r3, #2
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	b21a      	sxth	r2, r3
 8004e0a:	6a3b      	ldr	r3, [r7, #32]
 8004e0c:	9301      	str	r3, [sp, #4]
 8004e0e:	7f3b      	ldrb	r3, [r7, #28]
 8004e10:	9300      	str	r3, [sp, #0]
 8004e12:	2304      	movs	r3, #4
 8004e14:	f7ff fe1b 	bl	8004a4e <LCD_Circle_Helper>
	LCD_Circle_Helper(x + (r + 2), y + width - (r + 2) - 1, (r + 2), 8, size, color24);
 8004e18:	8b3a      	ldrh	r2, [r7, #24]
 8004e1a:	88fb      	ldrh	r3, [r7, #6]
 8004e1c:	4413      	add	r3, r2
 8004e1e:	b29b      	uxth	r3, r3
 8004e20:	3302      	adds	r3, #2
 8004e22:	b29b      	uxth	r3, r3
 8004e24:	b218      	sxth	r0, r3
 8004e26:	88ba      	ldrh	r2, [r7, #4]
 8004e28:	883b      	ldrh	r3, [r7, #0]
 8004e2a:	4413      	add	r3, r2
 8004e2c:	b29a      	uxth	r2, r3
 8004e2e:	8b3b      	ldrh	r3, [r7, #24]
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	b29b      	uxth	r3, r3
 8004e34:	3b03      	subs	r3, #3
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	b219      	sxth	r1, r3
 8004e3a:	8b3b      	ldrh	r3, [r7, #24]
 8004e3c:	3302      	adds	r3, #2
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	b21a      	sxth	r2, r3
 8004e42:	6a3b      	ldr	r3, [r7, #32]
 8004e44:	9301      	str	r3, [sp, #4]
 8004e46:	7f3b      	ldrb	r3, [r7, #28]
 8004e48:	9300      	str	r3, [sp, #0]
 8004e4a:	2308      	movs	r3, #8
 8004e4c:	f7ff fdff 	bl	8004a4e <LCD_Circle_Helper>
}
 8004e50:	bf00      	nop
 8004e52:	370c      	adds	r7, #12
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd90      	pop	{r4, r7, pc}

08004e58 <LCD_Circle_Fill_Helper>:

void LCD_Circle_Fill_Helper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, int16_t delta, uint32_t color24)
{
 8004e58:	b590      	push	{r4, r7, lr}
 8004e5a:	b089      	sub	sp, #36	; 0x24
 8004e5c:	af02      	add	r7, sp, #8
 8004e5e:	4604      	mov	r4, r0
 8004e60:	4608      	mov	r0, r1
 8004e62:	4611      	mov	r1, r2
 8004e64:	461a      	mov	r2, r3
 8004e66:	4623      	mov	r3, r4
 8004e68:	80fb      	strh	r3, [r7, #6]
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	80bb      	strh	r3, [r7, #4]
 8004e6e:	460b      	mov	r3, r1
 8004e70:	807b      	strh	r3, [r7, #2]
 8004e72:	4613      	mov	r3, r2
 8004e74:	707b      	strb	r3, [r7, #1]
	int16_t f = 1 - r;
 8004e76:	887b      	ldrh	r3, [r7, #2]
 8004e78:	f1c3 0301 	rsb	r3, r3, #1
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 8004e80:	2301      	movs	r3, #1
 8004e82:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 8004e84:	887b      	ldrh	r3, [r7, #2]
 8004e86:	461a      	mov	r2, r3
 8004e88:	03d2      	lsls	r2, r2, #15
 8004e8a:	1ad3      	subs	r3, r2, r3
 8004e8c:	005b      	lsls	r3, r3, #1
 8004e8e:	b29b      	uxth	r3, r3
 8004e90:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 8004e92:	2300      	movs	r3, #0
 8004e94:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 8004e96:	887b      	ldrh	r3, [r7, #2]
 8004e98:	81fb      	strh	r3, [r7, #14]

	while (x < y) {
 8004e9a:	e0ab      	b.n	8004ff4 <LCD_Circle_Fill_Helper+0x19c>
		if (f >= 0) {
 8004e9c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	db0e      	blt.n	8004ec2 <LCD_Circle_Fill_Helper+0x6a>
			y--;
 8004ea4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	81fb      	strh	r3, [r7, #14]
			ddF_y += 2;
 8004eb0:	8a7b      	ldrh	r3, [r7, #18]
 8004eb2:	3302      	adds	r3, #2
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	827b      	strh	r3, [r7, #18]
			f += ddF_y;
 8004eb8:	8afa      	ldrh	r2, [r7, #22]
 8004eba:	8a7b      	ldrh	r3, [r7, #18]
 8004ebc:	4413      	add	r3, r2
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	82fb      	strh	r3, [r7, #22]
		}
		x++;
 8004ec2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004ec6:	b29b      	uxth	r3, r3
 8004ec8:	3301      	adds	r3, #1
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	823b      	strh	r3, [r7, #16]
		ddF_x += 2;
 8004ece:	8abb      	ldrh	r3, [r7, #20]
 8004ed0:	3302      	adds	r3, #2
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	82bb      	strh	r3, [r7, #20]
		f += ddF_x;
 8004ed6:	8afa      	ldrh	r2, [r7, #22]
 8004ed8:	8abb      	ldrh	r3, [r7, #20]
 8004eda:	4413      	add	r3, r2
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	82fb      	strh	r3, [r7, #22]

		if (cornername & 0x1) {
 8004ee0:	787b      	ldrb	r3, [r7, #1]
 8004ee2:	f003 0301 	and.w	r3, r3, #1
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d03f      	beq.n	8004f6a <LCD_Circle_Fill_Helper+0x112>
			LCD_Line(x0 + x, y0 - y, x0 + x, y0 - y + 2 * y + delta, 1, color24);
 8004eea:	88fa      	ldrh	r2, [r7, #6]
 8004eec:	8a3b      	ldrh	r3, [r7, #16]
 8004eee:	4413      	add	r3, r2
 8004ef0:	b298      	uxth	r0, r3
 8004ef2:	88ba      	ldrh	r2, [r7, #4]
 8004ef4:	89fb      	ldrh	r3, [r7, #14]
 8004ef6:	1ad3      	subs	r3, r2, r3
 8004ef8:	b299      	uxth	r1, r3
 8004efa:	88fa      	ldrh	r2, [r7, #6]
 8004efc:	8a3b      	ldrh	r3, [r7, #16]
 8004efe:	4413      	add	r3, r2
 8004f00:	b29c      	uxth	r4, r3
 8004f02:	88ba      	ldrh	r2, [r7, #4]
 8004f04:	89fb      	ldrh	r3, [r7, #14]
 8004f06:	1ad3      	subs	r3, r2, r3
 8004f08:	b29a      	uxth	r2, r3
 8004f0a:	89fb      	ldrh	r3, [r7, #14]
 8004f0c:	005b      	lsls	r3, r3, #1
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	4413      	add	r3, r2
 8004f12:	b29a      	uxth	r2, r3
 8004f14:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004f16:	4413      	add	r3, r2
 8004f18:	b29a      	uxth	r2, r3
 8004f1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f1c:	9301      	str	r3, [sp, #4]
 8004f1e:	2301      	movs	r3, #1
 8004f20:	9300      	str	r3, [sp, #0]
 8004f22:	4613      	mov	r3, r2
 8004f24:	4622      	mov	r2, r4
 8004f26:	f7ff f86d 	bl	8004004 <LCD_Line>
			LCD_Line(x0 + y, y0 - x, x0 + y, y0 - x + 2 * x + delta, 1, color24);
 8004f2a:	88fa      	ldrh	r2, [r7, #6]
 8004f2c:	89fb      	ldrh	r3, [r7, #14]
 8004f2e:	4413      	add	r3, r2
 8004f30:	b298      	uxth	r0, r3
 8004f32:	88ba      	ldrh	r2, [r7, #4]
 8004f34:	8a3b      	ldrh	r3, [r7, #16]
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	b299      	uxth	r1, r3
 8004f3a:	88fa      	ldrh	r2, [r7, #6]
 8004f3c:	89fb      	ldrh	r3, [r7, #14]
 8004f3e:	4413      	add	r3, r2
 8004f40:	b29c      	uxth	r4, r3
 8004f42:	88ba      	ldrh	r2, [r7, #4]
 8004f44:	8a3b      	ldrh	r3, [r7, #16]
 8004f46:	1ad3      	subs	r3, r2, r3
 8004f48:	b29a      	uxth	r2, r3
 8004f4a:	8a3b      	ldrh	r3, [r7, #16]
 8004f4c:	005b      	lsls	r3, r3, #1
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	4413      	add	r3, r2
 8004f52:	b29a      	uxth	r2, r3
 8004f54:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004f56:	4413      	add	r3, r2
 8004f58:	b29a      	uxth	r2, r3
 8004f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f5c:	9301      	str	r3, [sp, #4]
 8004f5e:	2301      	movs	r3, #1
 8004f60:	9300      	str	r3, [sp, #0]
 8004f62:	4613      	mov	r3, r2
 8004f64:	4622      	mov	r2, r4
 8004f66:	f7ff f84d 	bl	8004004 <LCD_Line>
		}
		if (cornername & 0x2) {
 8004f6a:	787b      	ldrb	r3, [r7, #1]
 8004f6c:	f003 0302 	and.w	r3, r3, #2
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d03f      	beq.n	8004ff4 <LCD_Circle_Fill_Helper+0x19c>
			LCD_Line(x0 - x, y0 - y, x0 - x, y0 - y + 2 * y + delta, 1, color24);
 8004f74:	88fa      	ldrh	r2, [r7, #6]
 8004f76:	8a3b      	ldrh	r3, [r7, #16]
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	b298      	uxth	r0, r3
 8004f7c:	88ba      	ldrh	r2, [r7, #4]
 8004f7e:	89fb      	ldrh	r3, [r7, #14]
 8004f80:	1ad3      	subs	r3, r2, r3
 8004f82:	b299      	uxth	r1, r3
 8004f84:	88fa      	ldrh	r2, [r7, #6]
 8004f86:	8a3b      	ldrh	r3, [r7, #16]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	b29c      	uxth	r4, r3
 8004f8c:	88ba      	ldrh	r2, [r7, #4]
 8004f8e:	89fb      	ldrh	r3, [r7, #14]
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	b29a      	uxth	r2, r3
 8004f94:	89fb      	ldrh	r3, [r7, #14]
 8004f96:	005b      	lsls	r3, r3, #1
 8004f98:	b29b      	uxth	r3, r3
 8004f9a:	4413      	add	r3, r2
 8004f9c:	b29a      	uxth	r2, r3
 8004f9e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004fa0:	4413      	add	r3, r2
 8004fa2:	b29a      	uxth	r2, r3
 8004fa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fa6:	9301      	str	r3, [sp, #4]
 8004fa8:	2301      	movs	r3, #1
 8004faa:	9300      	str	r3, [sp, #0]
 8004fac:	4613      	mov	r3, r2
 8004fae:	4622      	mov	r2, r4
 8004fb0:	f7ff f828 	bl	8004004 <LCD_Line>
			LCD_Line(x0 - y, y0 - x, x0 - y, y0 - x + 2 * x + delta, 1, color24);
 8004fb4:	88fa      	ldrh	r2, [r7, #6]
 8004fb6:	89fb      	ldrh	r3, [r7, #14]
 8004fb8:	1ad3      	subs	r3, r2, r3
 8004fba:	b298      	uxth	r0, r3
 8004fbc:	88ba      	ldrh	r2, [r7, #4]
 8004fbe:	8a3b      	ldrh	r3, [r7, #16]
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	b299      	uxth	r1, r3
 8004fc4:	88fa      	ldrh	r2, [r7, #6]
 8004fc6:	89fb      	ldrh	r3, [r7, #14]
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	b29c      	uxth	r4, r3
 8004fcc:	88ba      	ldrh	r2, [r7, #4]
 8004fce:	8a3b      	ldrh	r3, [r7, #16]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	b29a      	uxth	r2, r3
 8004fd4:	8a3b      	ldrh	r3, [r7, #16]
 8004fd6:	005b      	lsls	r3, r3, #1
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	4413      	add	r3, r2
 8004fdc:	b29a      	uxth	r2, r3
 8004fde:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004fe0:	4413      	add	r3, r2
 8004fe2:	b29a      	uxth	r2, r3
 8004fe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fe6:	9301      	str	r3, [sp, #4]
 8004fe8:	2301      	movs	r3, #1
 8004fea:	9300      	str	r3, [sp, #0]
 8004fec:	4613      	mov	r3, r2
 8004fee:	4622      	mov	r2, r4
 8004ff0:	f7ff f808 	bl	8004004 <LCD_Line>
	while (x < y) {
 8004ff4:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004ff8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	f6ff af4d 	blt.w	8004e9c <LCD_Circle_Fill_Helper+0x44>
		}
	}
}
 8005002:	bf00      	nop
 8005004:	bf00      	nop
 8005006:	371c      	adds	r7, #28
 8005008:	46bd      	mov	sp, r7
 800500a:	bd90      	pop	{r4, r7, pc}

0800500c <LCD_Rect_Round_Fill>:

void LCD_Rect_Round_Fill(uint16_t x, uint16_t y, uint16_t length, uint16_t width, uint16_t r, uint32_t color24)
{
 800500c:	b590      	push	{r4, r7, lr}
 800500e:	b085      	sub	sp, #20
 8005010:	af02      	add	r7, sp, #8
 8005012:	4604      	mov	r4, r0
 8005014:	4608      	mov	r0, r1
 8005016:	4611      	mov	r1, r2
 8005018:	461a      	mov	r2, r3
 800501a:	4623      	mov	r3, r4
 800501c:	80fb      	strh	r3, [r7, #6]
 800501e:	4603      	mov	r3, r0
 8005020:	80bb      	strh	r3, [r7, #4]
 8005022:	460b      	mov	r3, r1
 8005024:	807b      	strh	r3, [r7, #2]
 8005026:	4613      	mov	r3, r2
 8005028:	803b      	strh	r3, [r7, #0]
	LCD_Rect_Fill(x + r, y, length - 2 * r, width, color24);
 800502a:	88fa      	ldrh	r2, [r7, #6]
 800502c:	8b3b      	ldrh	r3, [r7, #24]
 800502e:	4413      	add	r3, r2
 8005030:	b298      	uxth	r0, r3
 8005032:	8b3b      	ldrh	r3, [r7, #24]
 8005034:	005b      	lsls	r3, r3, #1
 8005036:	b29b      	uxth	r3, r3
 8005038:	887a      	ldrh	r2, [r7, #2]
 800503a:	1ad3      	subs	r3, r2, r3
 800503c:	b29a      	uxth	r2, r3
 800503e:	883c      	ldrh	r4, [r7, #0]
 8005040:	88b9      	ldrh	r1, [r7, #4]
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	9300      	str	r3, [sp, #0]
 8005046:	4623      	mov	r3, r4
 8005048:	f7fe ff9e 	bl	8003f88 <LCD_Rect_Fill>
	LCD_Circle_Fill_Helper(x + length - r - 1, y + r, r, 1, width - 2 * r - 1, color24);
 800504c:	88fa      	ldrh	r2, [r7, #6]
 800504e:	887b      	ldrh	r3, [r7, #2]
 8005050:	4413      	add	r3, r2
 8005052:	b29a      	uxth	r2, r3
 8005054:	8b3b      	ldrh	r3, [r7, #24]
 8005056:	1ad3      	subs	r3, r2, r3
 8005058:	b29b      	uxth	r3, r3
 800505a:	3b01      	subs	r3, #1
 800505c:	b29b      	uxth	r3, r3
 800505e:	b218      	sxth	r0, r3
 8005060:	88ba      	ldrh	r2, [r7, #4]
 8005062:	8b3b      	ldrh	r3, [r7, #24]
 8005064:	4413      	add	r3, r2
 8005066:	b29b      	uxth	r3, r3
 8005068:	b219      	sxth	r1, r3
 800506a:	f9b7 4018 	ldrsh.w	r4, [r7, #24]
 800506e:	8b3b      	ldrh	r3, [r7, #24]
 8005070:	005b      	lsls	r3, r3, #1
 8005072:	b29b      	uxth	r3, r3
 8005074:	883a      	ldrh	r2, [r7, #0]
 8005076:	1ad3      	subs	r3, r2, r3
 8005078:	b29b      	uxth	r3, r3
 800507a:	3b01      	subs	r3, #1
 800507c:	b29b      	uxth	r3, r3
 800507e:	b21b      	sxth	r3, r3
 8005080:	69fa      	ldr	r2, [r7, #28]
 8005082:	9201      	str	r2, [sp, #4]
 8005084:	9300      	str	r3, [sp, #0]
 8005086:	2301      	movs	r3, #1
 8005088:	4622      	mov	r2, r4
 800508a:	f7ff fee5 	bl	8004e58 <LCD_Circle_Fill_Helper>
	LCD_Circle_Fill_Helper(x + r, y + r, r, 2, width - 2 * r - 1, color24);
 800508e:	88fa      	ldrh	r2, [r7, #6]
 8005090:	8b3b      	ldrh	r3, [r7, #24]
 8005092:	4413      	add	r3, r2
 8005094:	b29b      	uxth	r3, r3
 8005096:	b218      	sxth	r0, r3
 8005098:	88ba      	ldrh	r2, [r7, #4]
 800509a:	8b3b      	ldrh	r3, [r7, #24]
 800509c:	4413      	add	r3, r2
 800509e:	b29b      	uxth	r3, r3
 80050a0:	b219      	sxth	r1, r3
 80050a2:	f9b7 4018 	ldrsh.w	r4, [r7, #24]
 80050a6:	8b3b      	ldrh	r3, [r7, #24]
 80050a8:	005b      	lsls	r3, r3, #1
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	883a      	ldrh	r2, [r7, #0]
 80050ae:	1ad3      	subs	r3, r2, r3
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	3b01      	subs	r3, #1
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	b21b      	sxth	r3, r3
 80050b8:	69fa      	ldr	r2, [r7, #28]
 80050ba:	9201      	str	r2, [sp, #4]
 80050bc:	9300      	str	r3, [sp, #0]
 80050be:	2302      	movs	r3, #2
 80050c0:	4622      	mov	r2, r4
 80050c2:	f7ff fec9 	bl	8004e58 <LCD_Circle_Fill_Helper>
}
 80050c6:	bf00      	nop
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd90      	pop	{r4, r7, pc}

080050ce <LCD_Char>:

static void LCD_Char(int16_t x, int16_t y, const GFXglyph *glyph, const GFXfont *font, uint8_t size, uint32_t color24)
{
 80050ce:	b590      	push	{r4, r7, lr}
 80050d0:	b08b      	sub	sp, #44	; 0x2c
 80050d2:	af02      	add	r7, sp, #8
 80050d4:	60ba      	str	r2, [r7, #8]
 80050d6:	607b      	str	r3, [r7, #4]
 80050d8:	4603      	mov	r3, r0
 80050da:	81fb      	strh	r3, [r7, #14]
 80050dc:	460b      	mov	r3, r1
 80050de:	81bb      	strh	r3, [r7, #12]
	uint8_t  *bitmap = font -> bitmap;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	617b      	str	r3, [r7, #20]
	uint16_t bo = glyph -> bitmapOffset;
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	881b      	ldrh	r3, [r3, #0]
 80050ea:	83fb      	strh	r3, [r7, #30]
	uint8_t bits = 0, bit = 0;
 80050ec:	2300      	movs	r3, #0
 80050ee:	777b      	strb	r3, [r7, #29]
 80050f0:	2300      	movs	r3, #0
 80050f2:	773b      	strb	r3, [r7, #28]
	uint16_t set_pixels = 0;
 80050f4:	2300      	movs	r3, #0
 80050f6:	837b      	strh	r3, [r7, #26]
	uint8_t  cur_x, cur_y;
	for(cur_y = 0; cur_y < glyph -> height; cur_y++)
 80050f8:	2300      	movs	r3, #0
 80050fa:	763b      	strb	r3, [r7, #24]
 80050fc:	e093      	b.n	8005226 <LCD_Char+0x158>
	{
		for(cur_x = 0; cur_x < glyph -> width; cur_x++)
 80050fe:	2300      	movs	r3, #0
 8005100:	767b      	strb	r3, [r7, #25]
 8005102:	e052      	b.n	80051aa <LCD_Char+0xdc>
		{
			if(bit == 0)
 8005104:	7f3b      	ldrb	r3, [r7, #28]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d109      	bne.n	800511e <LCD_Char+0x50>
			{
				bits = (*(const unsigned char *)(&bitmap[bo++]));
 800510a:	8bfb      	ldrh	r3, [r7, #30]
 800510c:	1c5a      	adds	r2, r3, #1
 800510e:	83fa      	strh	r2, [r7, #30]
 8005110:	461a      	mov	r2, r3
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	4413      	add	r3, r2
 8005116:	781b      	ldrb	r3, [r3, #0]
 8005118:	777b      	strb	r3, [r7, #29]
				bit  = 0x80;
 800511a:	2380      	movs	r3, #128	; 0x80
 800511c:	773b      	strb	r3, [r7, #28]
			}
			if(bits & bit)
 800511e:	7f7a      	ldrb	r2, [r7, #29]
 8005120:	7f3b      	ldrb	r3, [r7, #28]
 8005122:	4013      	ands	r3, r2
 8005124:	b2db      	uxtb	r3, r3
 8005126:	2b00      	cmp	r3, #0
 8005128:	d003      	beq.n	8005132 <LCD_Char+0x64>
			{
				set_pixels++;
 800512a:	8b7b      	ldrh	r3, [r7, #26]
 800512c:	3301      	adds	r3, #1
 800512e:	837b      	strh	r3, [r7, #26]
 8005130:	e035      	b.n	800519e <LCD_Char+0xd0>
			}
			else if (set_pixels > 0)
 8005132:	8b7b      	ldrh	r3, [r7, #26]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d032      	beq.n	800519e <LCD_Char+0xd0>
			{
				LCD_Rect_Fill(x + (glyph -> xOffset + cur_x - set_pixels) * size, y + (glyph -> yOffset + cur_y) * size, size * set_pixels, size, color24);
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800513e:	461a      	mov	r2, r3
 8005140:	7e7b      	ldrb	r3, [r7, #25]
 8005142:	441a      	add	r2, r3
 8005144:	8b7b      	ldrh	r3, [r7, #26]
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	b29a      	uxth	r2, r3
 800514a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800514e:	b29b      	uxth	r3, r3
 8005150:	fb12 f303 	smulbb	r3, r2, r3
 8005154:	b29a      	uxth	r2, r3
 8005156:	89fb      	ldrh	r3, [r7, #14]
 8005158:	4413      	add	r3, r2
 800515a:	b298      	uxth	r0, r3
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8005162:	461a      	mov	r2, r3
 8005164:	7e3b      	ldrb	r3, [r7, #24]
 8005166:	4413      	add	r3, r2
 8005168:	b29a      	uxth	r2, r3
 800516a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800516e:	b29b      	uxth	r3, r3
 8005170:	fb12 f303 	smulbb	r3, r2, r3
 8005174:	b29a      	uxth	r2, r3
 8005176:	89bb      	ldrh	r3, [r7, #12]
 8005178:	4413      	add	r3, r2
 800517a:	b299      	uxth	r1, r3
 800517c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005180:	b29b      	uxth	r3, r3
 8005182:	8b7a      	ldrh	r2, [r7, #26]
 8005184:	fb12 f303 	smulbb	r3, r2, r3
 8005188:	b29a      	uxth	r2, r3
 800518a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800518e:	b29c      	uxth	r4, r3
 8005190:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005192:	9300      	str	r3, [sp, #0]
 8005194:	4623      	mov	r3, r4
 8005196:	f7fe fef7 	bl	8003f88 <LCD_Rect_Fill>
				set_pixels = 0;
 800519a:	2300      	movs	r3, #0
 800519c:	837b      	strh	r3, [r7, #26]
			}
			bit >>= 1;
 800519e:	7f3b      	ldrb	r3, [r7, #28]
 80051a0:	085b      	lsrs	r3, r3, #1
 80051a2:	773b      	strb	r3, [r7, #28]
		for(cur_x = 0; cur_x < glyph -> width; cur_x++)
 80051a4:	7e7b      	ldrb	r3, [r7, #25]
 80051a6:	3301      	adds	r3, #1
 80051a8:	767b      	strb	r3, [r7, #25]
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	789b      	ldrb	r3, [r3, #2]
 80051ae:	7e7a      	ldrb	r2, [r7, #25]
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d3a7      	bcc.n	8005104 <LCD_Char+0x36>
		}
		if (set_pixels > 0)
 80051b4:	8b7b      	ldrh	r3, [r7, #26]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d032      	beq.n	8005220 <LCD_Char+0x152>
		{
			LCD_Rect_Fill(x + (glyph -> xOffset + cur_x-set_pixels) * size, y + (glyph -> yOffset + cur_y) * size, size * set_pixels, size, color24);
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80051c0:	461a      	mov	r2, r3
 80051c2:	7e7b      	ldrb	r3, [r7, #25]
 80051c4:	441a      	add	r2, r3
 80051c6:	8b7b      	ldrh	r3, [r7, #26]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	b29a      	uxth	r2, r3
 80051cc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	fb12 f303 	smulbb	r3, r2, r3
 80051d6:	b29a      	uxth	r2, r3
 80051d8:	89fb      	ldrh	r3, [r7, #14]
 80051da:	4413      	add	r3, r2
 80051dc:	b298      	uxth	r0, r3
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	f993 3006 	ldrsb.w	r3, [r3, #6]
 80051e4:	461a      	mov	r2, r3
 80051e6:	7e3b      	ldrb	r3, [r7, #24]
 80051e8:	4413      	add	r3, r2
 80051ea:	b29a      	uxth	r2, r3
 80051ec:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	fb12 f303 	smulbb	r3, r2, r3
 80051f6:	b29a      	uxth	r2, r3
 80051f8:	89bb      	ldrh	r3, [r7, #12]
 80051fa:	4413      	add	r3, r2
 80051fc:	b299      	uxth	r1, r3
 80051fe:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005202:	b29b      	uxth	r3, r3
 8005204:	8b7a      	ldrh	r2, [r7, #26]
 8005206:	fb12 f303 	smulbb	r3, r2, r3
 800520a:	b29a      	uxth	r2, r3
 800520c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005210:	b29c      	uxth	r4, r3
 8005212:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005214:	9300      	str	r3, [sp, #0]
 8005216:	4623      	mov	r3, r4
 8005218:	f7fe feb6 	bl	8003f88 <LCD_Rect_Fill>
			set_pixels = 0;
 800521c:	2300      	movs	r3, #0
 800521e:	837b      	strh	r3, [r7, #26]
	for(cur_y = 0; cur_y < glyph -> height; cur_y++)
 8005220:	7e3b      	ldrb	r3, [r7, #24]
 8005222:	3301      	adds	r3, #1
 8005224:	763b      	strb	r3, [r7, #24]
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	78db      	ldrb	r3, [r3, #3]
 800522a:	7e3a      	ldrb	r2, [r7, #24]
 800522c:	429a      	cmp	r2, r3
 800522e:	f4ff af66 	bcc.w	80050fe <LCD_Char+0x30>
		}
	}
}
 8005232:	bf00      	nop
 8005234:	bf00      	nop
 8005236:	3724      	adds	r7, #36	; 0x24
 8005238:	46bd      	mov	sp, r7
 800523a:	bd90      	pop	{r4, r7, pc}

0800523c <LCD_Font>:

void LCD_Font(uint16_t x, uint16_t y, const char *text, const GFXfont *p_font, uint8_t size, uint32_t color24)
{
 800523c:	b590      	push	{r4, r7, lr}
 800523e:	b08f      	sub	sp, #60	; 0x3c
 8005240:	af02      	add	r7, sp, #8
 8005242:	60ba      	str	r2, [r7, #8]
 8005244:	607b      	str	r3, [r7, #4]
 8005246:	4603      	mov	r3, r0
 8005248:	81fb      	strh	r3, [r7, #14]
 800524a:	460b      	mov	r3, r1
 800524c:	81bb      	strh	r3, [r7, #12]
	int16_t cursor_x = x;
 800524e:	89fb      	ldrh	r3, [r7, #14]
 8005250:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int16_t cursor_y = y;
 8005252:	89bb      	ldrh	r3, [r7, #12]
 8005254:	85bb      	strh	r3, [r7, #44]	; 0x2c
	GFXfont font;
	memcpy((&font), (p_font), (sizeof(GFXfont)));
 8005256:	f107 031c 	add.w	r3, r7, #28
 800525a:	220c      	movs	r2, #12
 800525c:	6879      	ldr	r1, [r7, #4]
 800525e:	4618      	mov	r0, r3
 8005260:	f017 f84a 	bl	801c2f8 <memcpy>
	for(uint16_t text_pos = 0; text_pos < strlen(text); text_pos++)
 8005264:	2300      	movs	r3, #0
 8005266:	857b      	strh	r3, [r7, #42]	; 0x2a
 8005268:	e056      	b.n	8005318 <LCD_Font+0xdc>
	{
		char c = text[text_pos];
 800526a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800526c:	68ba      	ldr	r2, [r7, #8]
 800526e:	4413      	add	r3, r2
 8005270:	781b      	ldrb	r3, [r3, #0]
 8005272:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		if(c == '\n')
 8005276:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800527a:	2b0a      	cmp	r3, #10
 800527c:	d10f      	bne.n	800529e <LCD_Font+0x62>
		{
			cursor_x = x;
 800527e:	89fb      	ldrh	r3, [r7, #14]
 8005280:	85fb      	strh	r3, [r7, #46]	; 0x2e
			cursor_y += font.yAdvance * size;
 8005282:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005286:	b29a      	uxth	r2, r3
 8005288:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800528c:	b29b      	uxth	r3, r3
 800528e:	fb12 f303 	smulbb	r3, r2, r3
 8005292:	b29a      	uxth	r2, r3
 8005294:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005296:	4413      	add	r3, r2
 8005298:	b29b      	uxth	r3, r3
 800529a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800529c:	e039      	b.n	8005312 <LCD_Font+0xd6>
		}
		else if(c >= font.first && c <= font.last && c != '\r')
 800529e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80052a2:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d333      	bcc.n	8005312 <LCD_Font+0xd6>
 80052aa:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80052ae:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d82d      	bhi.n	8005312 <LCD_Font+0xd6>
 80052b6:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80052ba:	2b0d      	cmp	r3, #13
 80052bc:	d029      	beq.n	8005312 <LCD_Font+0xd6>
		{
			GFXglyph glyph;
			memcpy((&glyph), (&font.glyph[c - font.first]), (sizeof(GFXglyph)));
 80052be:	6a3a      	ldr	r2, [r7, #32]
 80052c0:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80052c4:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 80052c8:	1a5b      	subs	r3, r3, r1
 80052ca:	00db      	lsls	r3, r3, #3
 80052cc:	18d1      	adds	r1, r2, r3
 80052ce:	f107 0314 	add.w	r3, r7, #20
 80052d2:	2208      	movs	r2, #8
 80052d4:	4618      	mov	r0, r3
 80052d6:	f017 f80f 	bl	801c2f8 <memcpy>
			LCD_Char(cursor_x, cursor_y, &glyph, &font, size, color24);
 80052da:	f107 041c 	add.w	r4, r7, #28
 80052de:	f107 0214 	add.w	r2, r7, #20
 80052e2:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 80052e6:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 80052ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052ec:	9301      	str	r3, [sp, #4]
 80052ee:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80052f2:	9300      	str	r3, [sp, #0]
 80052f4:	4623      	mov	r3, r4
 80052f6:	f7ff feea 	bl	80050ce <LCD_Char>
			cursor_x += glyph.xAdvance * size;
 80052fa:	7e3b      	ldrb	r3, [r7, #24]
 80052fc:	b29a      	uxth	r2, r3
 80052fe:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8005302:	b29b      	uxth	r3, r3
 8005304:	fb12 f303 	smulbb	r3, r2, r3
 8005308:	b29a      	uxth	r2, r3
 800530a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800530c:	4413      	add	r3, r2
 800530e:	b29b      	uxth	r3, r3
 8005310:	85fb      	strh	r3, [r7, #46]	; 0x2e
	for(uint16_t text_pos = 0; text_pos < strlen(text); text_pos++)
 8005312:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005314:	3301      	adds	r3, #1
 8005316:	857b      	strh	r3, [r7, #42]	; 0x2a
 8005318:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 800531a:	68b8      	ldr	r0, [r7, #8]
 800531c:	f013 f914 	bl	8018548 <strlen>
 8005320:	4603      	mov	r3, r0
 8005322:	429c      	cmp	r4, r3
 8005324:	d3a1      	bcc.n	800526a <LCD_Font+0x2e>
		}
	}
}
 8005326:	bf00      	nop
 8005328:	bf00      	nop
 800532a:	3734      	adds	r7, #52	; 0x34
 800532c:	46bd      	mov	sp, r7
 800532e:	bd90      	pop	{r4, r7, pc}

08005330 <LCD_Init>:

void LCD_Init(void)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	af00      	add	r7, sp, #0
	//		LCD_RST_SET
	//    HAL_Delay (100);
	//    LCD_RST_RESET
	//    HAL_Delay (120);
	//    LCD_RST_SET
	HAL_Delay(150);
 8005334:	2096      	movs	r0, #150	; 0x96
 8005336:	f001 f87b 	bl	8006430 <HAL_Delay>
	3.  Before PLL is locked, SSD1961/2/3 is operating at input clock frequency (e.g. 10MHz), registers
	programming cannot be set faster than half of the input clock frequency (5M words/s in this example).
	Example to program SSD1961 with M = 29, N = 2, VCO = 10M x 30 = 300 MHz, PLL frequency = 300M / 3 = 100
	MHz
	******************************/
	LCD_Send_Cmd(LCD_RESET);
 800533a:	2001      	movs	r0, #1
 800533c:	f7fe fd95 	bl	8003e6a <LCD_Send_Cmd>
	LCD_Send_Cmd(LCD_DISPLAY_ON); 		
 8005340:	2029      	movs	r0, #41	; 0x29
 8005342:	f7fe fd92 	bl	8003e6a <LCD_Send_Cmd>
	LCD_Send_Cmd(0xE2);//set frequency
 8005346:	20e2      	movs	r0, #226	; 0xe2
 8005348:	f7fe fd8f 	bl	8003e6a <LCD_Send_Cmd>
	LCD_Send_Dat(0x1D);  // presceller(M=29) 
 800534c:	201d      	movs	r0, #29
 800534e:	f7fe fd9b 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x02);  //multiplier(N=2) 
 8005352:	2002      	movs	r0, #2
 8005354:	f7fe fd98 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0xFF);  //on-off multiplier and presceller
 8005358:	20ff      	movs	r0, #255	; 0xff
 800535a:	f7fe fd95 	bl	8003e88 <LCD_Send_Dat>
	//3. Turn on the PLL 
	LCD_Send_Cmd(0xE0);
 800535e:	20e0      	movs	r0, #224	; 0xe0
 8005360:	f7fe fd83 	bl	8003e6a <LCD_Send_Cmd>
	LCD_Send_Dat(0x01);
 8005364:	2001      	movs	r0, #1
 8005366:	f7fe fd8f 	bl	8003e88 <LCD_Send_Dat>
	HAL_Delay(120); // Wait for 100us to let the PLL stable and read the PLL lock status bit. 
 800536a:	2078      	movs	r0, #120	; 0x78
 800536c:	f001 f860 	bl	8006430 <HAL_Delay>
	LCD_Send_Cmd(0xE0);
 8005370:	20e0      	movs	r0, #224	; 0xe0
 8005372:	f7fe fd7a 	bl	8003e6a <LCD_Send_Cmd>
	//READ COMMAND “0xE4);   (Bit 2 = 1 if PLL locked) 
	LCD_Send_Dat(0x03); // 5. Switch the clock source to PLL 
 8005376:	2003      	movs	r0, #3
 8005378:	f7fe fd86 	bl	8003e88 <LCD_Send_Dat>
	HAL_Delay(120);
 800537c:	2078      	movs	r0, #120	; 0x78
 800537e:	f001 f857 	bl	8006430 <HAL_Delay>
	LCD_Send_Cmd(0x01); //6. Software Reset
 8005382:	2001      	movs	r0, #1
 8005384:	f7fe fd71 	bl	8003e6a <LCD_Send_Cmd>
	HAL_Delay(120);
 8005388:	2078      	movs	r0, #120	; 0x78
 800538a:	f001 f851 	bl	8006430 <HAL_Delay>
	/*************
	Dot clock Freq = PLL Freq x (LCDC_FPR + 1) / 2^20
	For example,  22MHz = 100MHz * (LCDC_FPR+1) / 2^20
	LCDC_FPR = 230685 = 0x3851D
	********************/
	LCD_Send_Cmd(0xE6);  // 7. Configure the dot clock frequency
 800538e:	20e6      	movs	r0, #230	; 0xe6
 8005390:	f7fe fd6b 	bl	8003e6a <LCD_Send_Cmd>
	LCD_Send_Dat(0x03);
 8005394:	2003      	movs	r0, #3
 8005396:	f7fe fd77 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x85);
 800539a:	2085      	movs	r0, #133	; 0x85
 800539c:	f7fe fd74 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x1D);
 80053a0:	201d      	movs	r0, #29
 80053a2:	f7fe fd71 	bl	8003e88 <LCD_Send_Dat>
	//8. Configure the LCD panel  
	//a. Set the panel size to 480 x 800 and polarity of LSHIFT, LLINE and LFRAME to active low 
	LCD_Send_Cmd(0xB0);
 80053a6:	20b0      	movs	r0, #176	; 0xb0
 80053a8:	f7fe fd5f 	bl	8003e6a <LCD_Send_Cmd>
	if (LSHIFT) LCD_Send_Dat(0x0C); /* 0x08 0x0C 0xAE(5') */else LCD_Send_Dat(0xAE); //18bit panel, disable dithering, LSHIFT: Data latch in rising edge, LLINE and LFRAME: active low 
 80053ac:	20ae      	movs	r0, #174	; 0xae
 80053ae:	f7fe fd6b 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x20);  /* 0x00 0x80 0x20(5') */    // TFT type 
 80053b2:	2020      	movs	r0, #32
 80053b4:	f7fe fd68 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x03);     // Horizontal Width:  480 - 1 = 0x031F 
 80053b8:	2003      	movs	r0, #3
 80053ba:	f7fe fd65 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x1F);
 80053be:	201f      	movs	r0, #31
 80053c0:	f7fe fd62 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x01);     // Vertical Width :  800 -1 = 0x01DF
 80053c4:	2001      	movs	r0, #1
 80053c6:	f7fe fd5f 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0xDF);
 80053ca:	20df      	movs	r0, #223	; 0xdf
 80053cc:	f7fe fd5c 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x2D);  /* 0x00 0x2d */   // 000 = режим RGB
 80053d0:	202d      	movs	r0, #45	; 0x2d
 80053d2:	f7fe fd59 	bl	8003e88 <LCD_Send_Dat>
											 //b. Set the horizontal period 
	LCD_Send_Cmd(0xB4); // Horizontal Display Period  
 80053d6:	20b4      	movs	r0, #180	; 0xb4
 80053d8:	f7fe fd47 	bl	8003e6a <LCD_Send_Cmd>
	LCD_Send_Dat(0x03);    // HT: horizontal total period (display + non-display) – 1 = 520-1 =  519 =0x0207
 80053dc:	2003      	movs	r0, #3
 80053de:	f7fe fd53 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0xA0);
 80053e2:	20a0      	movs	r0, #160	; 0xa0
 80053e4:	f7fe fd50 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x00);    // HPS: Horizontal Sync Pulse Start Position = Horizontal Pulse Width + Horizontal Back Porch = 16 = 0x10 
 80053e8:	2000      	movs	r0, #0
 80053ea:	f7fe fd4d 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x2E);
 80053ee:	202e      	movs	r0, #46	; 0x2e
 80053f0:	f7fe fd4a 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x30);     // HPW: Horizontal Sync Pulse Width - 1=8-1=7 
 80053f4:	2030      	movs	r0, #48	; 0x30
 80053f6:	f7fe fd47 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x00);    // LPS: Horizontal Display Period Start Position = 0x0000 
 80053fa:	2000      	movs	r0, #0
 80053fc:	f7fe fd44 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x0F);
 8005400:	200f      	movs	r0, #15
 8005402:	f7fe fd41 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x00);    // LPSPP: Horizontal Sync Pulse Subpixel Start Position(for serial TFT interface).  Dummy value for TFT interface. 
 8005406:	2000      	movs	r0, #0
 8005408:	f7fe fd3e 	bl	8003e88 <LCD_Send_Dat>
							 //c. Set the vertical period 
	LCD_Send_Cmd(0xB6);    // Vertical Display Period  
 800540c:	20b6      	movs	r0, #182	; 0xb6
 800540e:	f7fe fd2c 	bl	8003e6a <LCD_Send_Cmd>
	LCD_Send_Dat(0x02);     // VT: Vertical Total (display + non-display) Period – 1  =647=0x287 
 8005412:	2002      	movs	r0, #2
 8005414:	f7fe fd38 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x0D);
 8005418:	200d      	movs	r0, #13
 800541a:	f7fe fd35 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x00);     // VPS: Vertical Sync Pulse Start Position  =     Vertical Pulse Width + Vertical Back Porch = 2+2=4  
 800541e:	2000      	movs	r0, #0
 8005420:	f7fe fd32 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x10);
 8005424:	2010      	movs	r0, #16
 8005426:	f7fe fd2f 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x10);     //VPW: Vertical Sync Pulse Width – 1 =1 
 800542a:	2010      	movs	r0, #16
 800542c:	f7fe fd2c 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x08);     //FPS: Vertical Display Period Start Position = 0 
 8005430:	2008      	movs	r0, #8
 8005432:	f7fe fd29 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x00);
 8005436:	2000      	movs	r0, #0
 8005438:	f7fe fd26 	bl	8003e88 <LCD_Send_Dat>
	//9. Set the back light control PWM clock frequency
	//PWM signal frequency = PLL clock / (256 * (PWMF[7:0] + 1)) / 256
	LCD_Send_Cmd(0xBE);    // PWM configuration 
 800543c:	20be      	movs	r0, #190	; 0xbe
 800543e:	f7fe fd14 	bl	8003e6a <LCD_Send_Cmd>
	LCD_Send_Dat(0x08);     // set PWM signal frequency to 170Hz when PLL frequency is 100MHz 
 8005442:	2008      	movs	r0, #8
 8005444:	f7fe fd20 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0xFF);     // PWM duty cycle  (50%) 
 8005448:	20ff      	movs	r0, #255	; 0xff
 800544a:	f7fe fd1d 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x01);     // 0x09 = enable DBC, 0x01 = disable DBC  //on
 800544e:	2001      	movs	r0, #1
 8005450:	f7fe fd1a 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Cmd(0x36);     // set address_mode
 8005454:	2036      	movs	r0, #54	; 0x36
 8005456:	f7fe fd08 	bl	8003e6a <LCD_Send_Cmd>
	if (MIRROR_H) LCD_Send_Dat(0x02); else if (MIRROR_V) LCD_Send_Dat(0x03);
 800545a:	2003      	movs	r0, #3
 800545c:	f7fe fd14 	bl	8003e88 <LCD_Send_Dat>
	//13. Setup the MCU interface for 16-bit data write (565 RGB)
	LCD_Send_Cmd(0xF0);     // mcu interface config 
 8005460:	20f0      	movs	r0, #240	; 0xf0
 8005462:	f7fe fd02 	bl	8003e6a <LCD_Send_Cmd>
	LCD_Send_Dat(0x03);     // 16 bit interface (565)
 8005466:	2003      	movs	r0, #3
 8005468:	f7fe fd0e 	bl	8003e88 <LCD_Send_Dat>
							//10. Turn on the display 						
	LCD_Send_Cmd(LCD_DISPLAY_ON);     // display on 
 800546c:	2029      	movs	r0, #41	; 0x29
 800546e:	f7fe fcfc 	bl	8003e6a <LCD_Send_Cmd>
}
 8005472:	bf00      	nop
 8005474:	bd80      	pop	{r7, pc}

08005476 <LCD_Bright>:

void LCD_Bright(uint8_t bright)
{
 8005476:	b580      	push	{r7, lr}
 8005478:	b082      	sub	sp, #8
 800547a:	af00      	add	r7, sp, #0
 800547c:	4603      	mov	r3, r0
 800547e:	71fb      	strb	r3, [r7, #7]
	LCD_Send_Cmd(0xBE);  // PWM configuration 
 8005480:	20be      	movs	r0, #190	; 0xbe
 8005482:	f7fe fcf2 	bl	8003e6a <LCD_Send_Cmd>
	LCD_Send_Dat(0x08);     // set PWM signal frequency to 170Hz when PLL frequency is 100MHz 
 8005486:	2008      	movs	r0, #8
 8005488:	f7fe fcfe 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(bright);   // PWM duty cycle  
 800548c:	79fb      	ldrb	r3, [r7, #7]
 800548e:	b29b      	uxth	r3, r3
 8005490:	4618      	mov	r0, r3
 8005492:	f7fe fcf9 	bl	8003e88 <LCD_Send_Dat>
	LCD_Send_Dat(0x01);
 8005496:	2001      	movs	r0, #1
 8005498:	f7fe fcf6 	bl	8003e88 <LCD_Send_Dat>
}
 800549c:	bf00      	nop
 800549e:	3708      	adds	r7, #8
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}

080054a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054aa:	2300      	movs	r3, #0
 80054ac:	603b      	str	r3, [r7, #0]
 80054ae:	4b10      	ldr	r3, [pc, #64]	; (80054f0 <HAL_MspInit+0x4c>)
 80054b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054b2:	4a0f      	ldr	r2, [pc, #60]	; (80054f0 <HAL_MspInit+0x4c>)
 80054b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80054b8:	6453      	str	r3, [r2, #68]	; 0x44
 80054ba:	4b0d      	ldr	r3, [pc, #52]	; (80054f0 <HAL_MspInit+0x4c>)
 80054bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054c2:	603b      	str	r3, [r7, #0]
 80054c4:	683b      	ldr	r3, [r7, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80054c6:	2300      	movs	r3, #0
 80054c8:	607b      	str	r3, [r7, #4]
 80054ca:	4b09      	ldr	r3, [pc, #36]	; (80054f0 <HAL_MspInit+0x4c>)
 80054cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ce:	4a08      	ldr	r2, [pc, #32]	; (80054f0 <HAL_MspInit+0x4c>)
 80054d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054d4:	6413      	str	r3, [r2, #64]	; 0x40
 80054d6:	4b06      	ldr	r3, [pc, #24]	; (80054f0 <HAL_MspInit+0x4c>)
 80054d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054de:	607b      	str	r3, [r7, #4]
 80054e0:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80054e2:	bf00      	nop
 80054e4:	370c      	adds	r7, #12
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop
 80054f0:	40023800 	.word	0x40023800

080054f4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b08a      	sub	sp, #40	; 0x28
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054fc:	f107 0314 	add.w	r3, r7, #20
 8005500:	2200      	movs	r2, #0
 8005502:	601a      	str	r2, [r3, #0]
 8005504:	605a      	str	r2, [r3, #4]
 8005506:	609a      	str	r2, [r3, #8]
 8005508:	60da      	str	r2, [r3, #12]
 800550a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a17      	ldr	r2, [pc, #92]	; (8005570 <HAL_DAC_MspInit+0x7c>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d127      	bne.n	8005566 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8005516:	2300      	movs	r3, #0
 8005518:	60fb      	str	r3, [r7, #12]
 800551a:	4b16      	ldr	r3, [pc, #88]	; (8005574 <HAL_DAC_MspInit+0x80>)
 800551c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800551e:	4a15      	ldr	r2, [pc, #84]	; (8005574 <HAL_DAC_MspInit+0x80>)
 8005520:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005524:	6413      	str	r3, [r2, #64]	; 0x40
 8005526:	4b13      	ldr	r3, [pc, #76]	; (8005574 <HAL_DAC_MspInit+0x80>)
 8005528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800552e:	60fb      	str	r3, [r7, #12]
 8005530:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005532:	2300      	movs	r3, #0
 8005534:	613b      	str	r3, [r7, #16]
 8005536:	4b0f      	ldr	r3, [pc, #60]	; (8005574 <HAL_DAC_MspInit+0x80>)
 8005538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800553a:	4a0e      	ldr	r2, [pc, #56]	; (8005574 <HAL_DAC_MspInit+0x80>)
 800553c:	f043 0301 	orr.w	r3, r3, #1
 8005540:	6313      	str	r3, [r2, #48]	; 0x30
 8005542:	4b0c      	ldr	r3, [pc, #48]	; (8005574 <HAL_DAC_MspInit+0x80>)
 8005544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005546:	f003 0301 	and.w	r3, r3, #1
 800554a:	613b      	str	r3, [r7, #16]
 800554c:	693b      	ldr	r3, [r7, #16]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800554e:	2330      	movs	r3, #48	; 0x30
 8005550:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005552:	2303      	movs	r3, #3
 8005554:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005556:	2300      	movs	r3, #0
 8005558:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800555a:	f107 0314 	add.w	r3, r7, #20
 800555e:	4619      	mov	r1, r3
 8005560:	4805      	ldr	r0, [pc, #20]	; (8005578 <HAL_DAC_MspInit+0x84>)
 8005562:	f005 f881 	bl	800a668 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8005566:	bf00      	nop
 8005568:	3728      	adds	r7, #40	; 0x28
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
 800556e:	bf00      	nop
 8005570:	40007400 	.word	0x40007400
 8005574:	40023800 	.word	0x40023800
 8005578:	40020000 	.word	0x40020000

0800557c <HAL_DAC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspDeInit(DAC_HandleTypeDef* hdac)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b082      	sub	sp, #8
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a08      	ldr	r2, [pc, #32]	; (80055ac <HAL_DAC_MspDeInit+0x30>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d109      	bne.n	80055a2 <HAL_DAC_MspDeInit+0x26>
  {
  /* USER CODE BEGIN DAC_MspDeInit 0 */

  /* USER CODE END DAC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_DAC_CLK_DISABLE();
 800558e:	4b08      	ldr	r3, [pc, #32]	; (80055b0 <HAL_DAC_MspDeInit+0x34>)
 8005590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005592:	4a07      	ldr	r2, [pc, #28]	; (80055b0 <HAL_DAC_MspDeInit+0x34>)
 8005594:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005598:	6413      	str	r3, [r2, #64]	; 0x40

    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5);
 800559a:	2130      	movs	r1, #48	; 0x30
 800559c:	4805      	ldr	r0, [pc, #20]	; (80055b4 <HAL_DAC_MspDeInit+0x38>)
 800559e:	f005 f9ff 	bl	800a9a0 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN DAC_MspDeInit 1 */

  /* USER CODE END DAC_MspDeInit 1 */
  }

}
 80055a2:	bf00      	nop
 80055a4:	3708      	adds	r7, #8
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}
 80055aa:	bf00      	nop
 80055ac:	40007400 	.word	0x40007400
 80055b0:	40023800 	.word	0x40023800
 80055b4:	40020000 	.word	0x40020000

080055b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b08a      	sub	sp, #40	; 0x28
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055c0:	f107 0314 	add.w	r3, r7, #20
 80055c4:	2200      	movs	r2, #0
 80055c6:	601a      	str	r2, [r3, #0]
 80055c8:	605a      	str	r2, [r3, #4]
 80055ca:	609a      	str	r2, [r3, #8]
 80055cc:	60da      	str	r2, [r3, #12]
 80055ce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a21      	ldr	r2, [pc, #132]	; (800565c <HAL_I2C_MspInit+0xa4>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d13b      	bne.n	8005652 <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055da:	2300      	movs	r3, #0
 80055dc:	60fb      	str	r3, [r7, #12]
 80055de:	4b20      	ldr	r3, [pc, #128]	; (8005660 <HAL_I2C_MspInit+0xa8>)
 80055e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055e2:	4a1f      	ldr	r2, [pc, #124]	; (8005660 <HAL_I2C_MspInit+0xa8>)
 80055e4:	f043 0302 	orr.w	r3, r3, #2
 80055e8:	6313      	str	r3, [r2, #48]	; 0x30
 80055ea:	4b1d      	ldr	r3, [pc, #116]	; (8005660 <HAL_I2C_MspInit+0xa8>)
 80055ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ee:	f003 0302 	and.w	r3, r3, #2
 80055f2:	60fb      	str	r3, [r7, #12]
 80055f4:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80055f6:	23c0      	movs	r3, #192	; 0xc0
 80055f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80055fa:	2312      	movs	r3, #18
 80055fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80055fe:	2301      	movs	r3, #1
 8005600:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005602:	2303      	movs	r3, #3
 8005604:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005606:	2304      	movs	r3, #4
 8005608:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800560a:	f107 0314 	add.w	r3, r7, #20
 800560e:	4619      	mov	r1, r3
 8005610:	4814      	ldr	r0, [pc, #80]	; (8005664 <HAL_I2C_MspInit+0xac>)
 8005612:	f005 f829 	bl	800a668 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005616:	2300      	movs	r3, #0
 8005618:	613b      	str	r3, [r7, #16]
 800561a:	4b11      	ldr	r3, [pc, #68]	; (8005660 <HAL_I2C_MspInit+0xa8>)
 800561c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800561e:	4a10      	ldr	r2, [pc, #64]	; (8005660 <HAL_I2C_MspInit+0xa8>)
 8005620:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005624:	6413      	str	r3, [r2, #64]	; 0x40
 8005626:	4b0e      	ldr	r3, [pc, #56]	; (8005660 <HAL_I2C_MspInit+0xa8>)
 8005628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800562e:	613b      	str	r3, [r7, #16]
 8005630:	693b      	ldr	r3, [r7, #16]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8005632:	2200      	movs	r2, #0
 8005634:	2100      	movs	r1, #0
 8005636:	201f      	movs	r0, #31
 8005638:	f001 f9f1 	bl	8006a1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800563c:	201f      	movs	r0, #31
 800563e:	f001 fa0a 	bl	8006a56 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8005642:	2200      	movs	r2, #0
 8005644:	2100      	movs	r1, #0
 8005646:	2020      	movs	r0, #32
 8005648:	f001 f9e9 	bl	8006a1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800564c:	2020      	movs	r0, #32
 800564e:	f001 fa02 	bl	8006a56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005652:	bf00      	nop
 8005654:	3728      	adds	r7, #40	; 0x28
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}
 800565a:	bf00      	nop
 800565c:	40005400 	.word	0x40005400
 8005660:	40023800 	.word	0x40023800
 8005664:	40020400 	.word	0x40020400

08005668 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b082      	sub	sp, #8
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a0d      	ldr	r2, [pc, #52]	; (80056ac <HAL_I2C_MspDeInit+0x44>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d113      	bne.n	80056a2 <HAL_I2C_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800567a:	4b0d      	ldr	r3, [pc, #52]	; (80056b0 <HAL_I2C_MspDeInit+0x48>)
 800567c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567e:	4a0c      	ldr	r2, [pc, #48]	; (80056b0 <HAL_I2C_MspDeInit+0x48>)
 8005680:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005684:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8005686:	2140      	movs	r1, #64	; 0x40
 8005688:	480a      	ldr	r0, [pc, #40]	; (80056b4 <HAL_I2C_MspDeInit+0x4c>)
 800568a:	f005 f989 	bl	800a9a0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 800568e:	2180      	movs	r1, #128	; 0x80
 8005690:	4808      	ldr	r0, [pc, #32]	; (80056b4 <HAL_I2C_MspDeInit+0x4c>)
 8005692:	f005 f985 	bl	800a9a0 <HAL_GPIO_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8005696:	201f      	movs	r0, #31
 8005698:	f001 f9eb 	bl	8006a72 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 800569c:	2020      	movs	r0, #32
 800569e:	f001 f9e8 	bl	8006a72 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80056a2:	bf00      	nop
 80056a4:	3708      	adds	r7, #8
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	bf00      	nop
 80056ac:	40005400 	.word	0x40005400
 80056b0:	40023800 	.word	0x40023800
 80056b4:	40020400 	.word	0x40020400

080056b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b08e      	sub	sp, #56	; 0x38
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80056c4:	2200      	movs	r2, #0
 80056c6:	601a      	str	r2, [r3, #0]
 80056c8:	605a      	str	r2, [r3, #4]
 80056ca:	609a      	str	r2, [r3, #8]
 80056cc:	60da      	str	r2, [r3, #12]
 80056ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a89      	ldr	r2, [pc, #548]	; (80058fc <HAL_SPI_MspInit+0x244>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d12c      	bne.n	8005734 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80056da:	2300      	movs	r3, #0
 80056dc:	60bb      	str	r3, [r7, #8]
 80056de:	4b88      	ldr	r3, [pc, #544]	; (8005900 <HAL_SPI_MspInit+0x248>)
 80056e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056e2:	4a87      	ldr	r2, [pc, #540]	; (8005900 <HAL_SPI_MspInit+0x248>)
 80056e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80056e8:	6453      	str	r3, [r2, #68]	; 0x44
 80056ea:	4b85      	ldr	r3, [pc, #532]	; (8005900 <HAL_SPI_MspInit+0x248>)
 80056ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056f2:	60bb      	str	r3, [r7, #8]
 80056f4:	68bb      	ldr	r3, [r7, #8]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056f6:	2300      	movs	r3, #0
 80056f8:	60fb      	str	r3, [r7, #12]
 80056fa:	4b81      	ldr	r3, [pc, #516]	; (8005900 <HAL_SPI_MspInit+0x248>)
 80056fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056fe:	4a80      	ldr	r2, [pc, #512]	; (8005900 <HAL_SPI_MspInit+0x248>)
 8005700:	f043 0302 	orr.w	r3, r3, #2
 8005704:	6313      	str	r3, [r2, #48]	; 0x30
 8005706:	4b7e      	ldr	r3, [pc, #504]	; (8005900 <HAL_SPI_MspInit+0x248>)
 8005708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800570a:	f003 0302 	and.w	r3, r3, #2
 800570e:	60fb      	str	r3, [r7, #12]
 8005710:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8005712:	2338      	movs	r3, #56	; 0x38
 8005714:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005716:	2302      	movs	r3, #2
 8005718:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800571a:	2300      	movs	r3, #0
 800571c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800571e:	2303      	movs	r3, #3
 8005720:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005722:	2305      	movs	r3, #5
 8005724:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005726:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800572a:	4619      	mov	r1, r3
 800572c:	4875      	ldr	r0, [pc, #468]	; (8005904 <HAL_SPI_MspInit+0x24c>)
 800572e:	f004 ff9b 	bl	800a668 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005732:	e0de      	b.n	80058f2 <HAL_SPI_MspInit+0x23a>
  else if(hspi->Instance==SPI2)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a73      	ldr	r2, [pc, #460]	; (8005908 <HAL_SPI_MspInit+0x250>)
 800573a:	4293      	cmp	r3, r2
 800573c:	f040 8088 	bne.w	8005850 <HAL_SPI_MspInit+0x198>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005740:	2300      	movs	r3, #0
 8005742:	613b      	str	r3, [r7, #16]
 8005744:	4b6e      	ldr	r3, [pc, #440]	; (8005900 <HAL_SPI_MspInit+0x248>)
 8005746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005748:	4a6d      	ldr	r2, [pc, #436]	; (8005900 <HAL_SPI_MspInit+0x248>)
 800574a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800574e:	6413      	str	r3, [r2, #64]	; 0x40
 8005750:	4b6b      	ldr	r3, [pc, #428]	; (8005900 <HAL_SPI_MspInit+0x248>)
 8005752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005754:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005758:	613b      	str	r3, [r7, #16]
 800575a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800575c:	2300      	movs	r3, #0
 800575e:	617b      	str	r3, [r7, #20]
 8005760:	4b67      	ldr	r3, [pc, #412]	; (8005900 <HAL_SPI_MspInit+0x248>)
 8005762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005764:	4a66      	ldr	r2, [pc, #408]	; (8005900 <HAL_SPI_MspInit+0x248>)
 8005766:	f043 0302 	orr.w	r3, r3, #2
 800576a:	6313      	str	r3, [r2, #48]	; 0x30
 800576c:	4b64      	ldr	r3, [pc, #400]	; (8005900 <HAL_SPI_MspInit+0x248>)
 800576e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005770:	f003 0302 	and.w	r3, r3, #2
 8005774:	617b      	str	r3, [r7, #20]
 8005776:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8005778:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800577c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800577e:	2302      	movs	r3, #2
 8005780:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005782:	2300      	movs	r3, #0
 8005784:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005786:	2303      	movs	r3, #3
 8005788:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800578a:	2305      	movs	r3, #5
 800578c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800578e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005792:	4619      	mov	r1, r3
 8005794:	485b      	ldr	r0, [pc, #364]	; (8005904 <HAL_SPI_MspInit+0x24c>)
 8005796:	f004 ff67 	bl	800a668 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800579a:	4b5c      	ldr	r3, [pc, #368]	; (800590c <HAL_SPI_MspInit+0x254>)
 800579c:	4a5c      	ldr	r2, [pc, #368]	; (8005910 <HAL_SPI_MspInit+0x258>)
 800579e:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 80057a0:	4b5a      	ldr	r3, [pc, #360]	; (800590c <HAL_SPI_MspInit+0x254>)
 80057a2:	2200      	movs	r2, #0
 80057a4:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80057a6:	4b59      	ldr	r3, [pc, #356]	; (800590c <HAL_SPI_MspInit+0x254>)
 80057a8:	2240      	movs	r2, #64	; 0x40
 80057aa:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80057ac:	4b57      	ldr	r3, [pc, #348]	; (800590c <HAL_SPI_MspInit+0x254>)
 80057ae:	2200      	movs	r2, #0
 80057b0:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80057b2:	4b56      	ldr	r3, [pc, #344]	; (800590c <HAL_SPI_MspInit+0x254>)
 80057b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80057b8:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80057ba:	4b54      	ldr	r3, [pc, #336]	; (800590c <HAL_SPI_MspInit+0x254>)
 80057bc:	2200      	movs	r2, #0
 80057be:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80057c0:	4b52      	ldr	r3, [pc, #328]	; (800590c <HAL_SPI_MspInit+0x254>)
 80057c2:	2200      	movs	r2, #0
 80057c4:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80057c6:	4b51      	ldr	r3, [pc, #324]	; (800590c <HAL_SPI_MspInit+0x254>)
 80057c8:	2200      	movs	r2, #0
 80057ca:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80057cc:	4b4f      	ldr	r3, [pc, #316]	; (800590c <HAL_SPI_MspInit+0x254>)
 80057ce:	2200      	movs	r2, #0
 80057d0:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80057d2:	4b4e      	ldr	r3, [pc, #312]	; (800590c <HAL_SPI_MspInit+0x254>)
 80057d4:	2200      	movs	r2, #0
 80057d6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80057d8:	484c      	ldr	r0, [pc, #304]	; (800590c <HAL_SPI_MspInit+0x254>)
 80057da:	f001 feff 	bl	80075dc <HAL_DMA_Init>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d001      	beq.n	80057e8 <HAL_SPI_MspInit+0x130>
      Error_Handler();
 80057e4:	f7fe fae8 	bl	8003db8 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	4a48      	ldr	r2, [pc, #288]	; (800590c <HAL_SPI_MspInit+0x254>)
 80057ec:	649a      	str	r2, [r3, #72]	; 0x48
 80057ee:	4a47      	ldr	r2, [pc, #284]	; (800590c <HAL_SPI_MspInit+0x254>)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80057f4:	4b47      	ldr	r3, [pc, #284]	; (8005914 <HAL_SPI_MspInit+0x25c>)
 80057f6:	4a48      	ldr	r2, [pc, #288]	; (8005918 <HAL_SPI_MspInit+0x260>)
 80057f8:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80057fa:	4b46      	ldr	r3, [pc, #280]	; (8005914 <HAL_SPI_MspInit+0x25c>)
 80057fc:	2200      	movs	r2, #0
 80057fe:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005800:	4b44      	ldr	r3, [pc, #272]	; (8005914 <HAL_SPI_MspInit+0x25c>)
 8005802:	2200      	movs	r2, #0
 8005804:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005806:	4b43      	ldr	r3, [pc, #268]	; (8005914 <HAL_SPI_MspInit+0x25c>)
 8005808:	2200      	movs	r2, #0
 800580a:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800580c:	4b41      	ldr	r3, [pc, #260]	; (8005914 <HAL_SPI_MspInit+0x25c>)
 800580e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005812:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005814:	4b3f      	ldr	r3, [pc, #252]	; (8005914 <HAL_SPI_MspInit+0x25c>)
 8005816:	2200      	movs	r2, #0
 8005818:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800581a:	4b3e      	ldr	r3, [pc, #248]	; (8005914 <HAL_SPI_MspInit+0x25c>)
 800581c:	2200      	movs	r2, #0
 800581e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8005820:	4b3c      	ldr	r3, [pc, #240]	; (8005914 <HAL_SPI_MspInit+0x25c>)
 8005822:	2200      	movs	r2, #0
 8005824:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005826:	4b3b      	ldr	r3, [pc, #236]	; (8005914 <HAL_SPI_MspInit+0x25c>)
 8005828:	2200      	movs	r2, #0
 800582a:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800582c:	4b39      	ldr	r3, [pc, #228]	; (8005914 <HAL_SPI_MspInit+0x25c>)
 800582e:	2200      	movs	r2, #0
 8005830:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8005832:	4838      	ldr	r0, [pc, #224]	; (8005914 <HAL_SPI_MspInit+0x25c>)
 8005834:	f001 fed2 	bl	80075dc <HAL_DMA_Init>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d001      	beq.n	8005842 <HAL_SPI_MspInit+0x18a>
      Error_Handler();
 800583e:	f7fe fabb 	bl	8003db8 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a33      	ldr	r2, [pc, #204]	; (8005914 <HAL_SPI_MspInit+0x25c>)
 8005846:	64da      	str	r2, [r3, #76]	; 0x4c
 8005848:	4a32      	ldr	r2, [pc, #200]	; (8005914 <HAL_SPI_MspInit+0x25c>)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6393      	str	r3, [r2, #56]	; 0x38
}
 800584e:	e050      	b.n	80058f2 <HAL_SPI_MspInit+0x23a>
  else if(hspi->Instance==SPI3)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a31      	ldr	r2, [pc, #196]	; (800591c <HAL_SPI_MspInit+0x264>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d14b      	bne.n	80058f2 <HAL_SPI_MspInit+0x23a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800585a:	2300      	movs	r3, #0
 800585c:	61bb      	str	r3, [r7, #24]
 800585e:	4b28      	ldr	r3, [pc, #160]	; (8005900 <HAL_SPI_MspInit+0x248>)
 8005860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005862:	4a27      	ldr	r2, [pc, #156]	; (8005900 <HAL_SPI_MspInit+0x248>)
 8005864:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005868:	6413      	str	r3, [r2, #64]	; 0x40
 800586a:	4b25      	ldr	r3, [pc, #148]	; (8005900 <HAL_SPI_MspInit+0x248>)
 800586c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800586e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005872:	61bb      	str	r3, [r7, #24]
 8005874:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005876:	2300      	movs	r3, #0
 8005878:	61fb      	str	r3, [r7, #28]
 800587a:	4b21      	ldr	r3, [pc, #132]	; (8005900 <HAL_SPI_MspInit+0x248>)
 800587c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800587e:	4a20      	ldr	r2, [pc, #128]	; (8005900 <HAL_SPI_MspInit+0x248>)
 8005880:	f043 0301 	orr.w	r3, r3, #1
 8005884:	6313      	str	r3, [r2, #48]	; 0x30
 8005886:	4b1e      	ldr	r3, [pc, #120]	; (8005900 <HAL_SPI_MspInit+0x248>)
 8005888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800588a:	f003 0301 	and.w	r3, r3, #1
 800588e:	61fb      	str	r3, [r7, #28]
 8005890:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005892:	2300      	movs	r3, #0
 8005894:	623b      	str	r3, [r7, #32]
 8005896:	4b1a      	ldr	r3, [pc, #104]	; (8005900 <HAL_SPI_MspInit+0x248>)
 8005898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800589a:	4a19      	ldr	r2, [pc, #100]	; (8005900 <HAL_SPI_MspInit+0x248>)
 800589c:	f043 0304 	orr.w	r3, r3, #4
 80058a0:	6313      	str	r3, [r2, #48]	; 0x30
 80058a2:	4b17      	ldr	r3, [pc, #92]	; (8005900 <HAL_SPI_MspInit+0x248>)
 80058a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058a6:	f003 0304 	and.w	r3, r3, #4
 80058aa:	623b      	str	r3, [r7, #32]
 80058ac:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80058ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058b4:	2302      	movs	r3, #2
 80058b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058b8:	2300      	movs	r3, #0
 80058ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80058bc:	2303      	movs	r3, #3
 80058be:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80058c0:	2306      	movs	r3, #6
 80058c2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80058c8:	4619      	mov	r1, r3
 80058ca:	4815      	ldr	r0, [pc, #84]	; (8005920 <HAL_SPI_MspInit+0x268>)
 80058cc:	f004 fecc 	bl	800a668 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80058d0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80058d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058d6:	2302      	movs	r3, #2
 80058d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058da:	2300      	movs	r3, #0
 80058dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80058de:	2303      	movs	r3, #3
 80058e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80058e2:	2306      	movs	r3, #6
 80058e4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80058e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80058ea:	4619      	mov	r1, r3
 80058ec:	480d      	ldr	r0, [pc, #52]	; (8005924 <HAL_SPI_MspInit+0x26c>)
 80058ee:	f004 febb 	bl	800a668 <HAL_GPIO_Init>
}
 80058f2:	bf00      	nop
 80058f4:	3738      	adds	r7, #56	; 0x38
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}
 80058fa:	bf00      	nop
 80058fc:	40013000 	.word	0x40013000
 8005900:	40023800 	.word	0x40023800
 8005904:	40020400 	.word	0x40020400
 8005908:	40003800 	.word	0x40003800
 800590c:	20000418 	.word	0x20000418
 8005910:	40026070 	.word	0x40026070
 8005914:	20000478 	.word	0x20000478
 8005918:	40026058 	.word	0x40026058
 800591c:	40003c00 	.word	0x40003c00
 8005920:	40020000 	.word	0x40020000
 8005924:	40020800 	.word	0x40020800

08005928 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b082      	sub	sp, #8
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a20      	ldr	r2, [pc, #128]	; (80059b8 <HAL_SPI_MspDeInit+0x90>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d10a      	bne.n	8005950 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 800593a:	4b20      	ldr	r3, [pc, #128]	; (80059bc <HAL_SPI_MspDeInit+0x94>)
 800593c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800593e:	4a1f      	ldr	r2, [pc, #124]	; (80059bc <HAL_SPI_MspDeInit+0x94>)
 8005940:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005944:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 8005946:	2138      	movs	r1, #56	; 0x38
 8005948:	481d      	ldr	r0, [pc, #116]	; (80059c0 <HAL_SPI_MspDeInit+0x98>)
 800594a:	f005 f829 	bl	800a9a0 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 800594e:	e02f      	b.n	80059b0 <HAL_SPI_MspDeInit+0x88>
  else if(hspi->Instance==SPI2)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a1b      	ldr	r2, [pc, #108]	; (80059c4 <HAL_SPI_MspDeInit+0x9c>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d115      	bne.n	8005986 <HAL_SPI_MspDeInit+0x5e>
    __HAL_RCC_SPI2_CLK_DISABLE();
 800595a:	4b18      	ldr	r3, [pc, #96]	; (80059bc <HAL_SPI_MspDeInit+0x94>)
 800595c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800595e:	4a17      	ldr	r2, [pc, #92]	; (80059bc <HAL_SPI_MspDeInit+0x94>)
 8005960:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005964:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 8005966:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800596a:	4815      	ldr	r0, [pc, #84]	; (80059c0 <HAL_SPI_MspDeInit+0x98>)
 800596c:	f005 f818 	bl	800a9a0 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hspi->hdmatx);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005974:	4618      	mov	r0, r3
 8005976:	f001 fedf 	bl	8007738 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hspi->hdmarx);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800597e:	4618      	mov	r0, r3
 8005980:	f001 feda 	bl	8007738 <HAL_DMA_DeInit>
}
 8005984:	e014      	b.n	80059b0 <HAL_SPI_MspDeInit+0x88>
  else if(hspi->Instance==SPI3)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a0f      	ldr	r2, [pc, #60]	; (80059c8 <HAL_SPI_MspDeInit+0xa0>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d10f      	bne.n	80059b0 <HAL_SPI_MspDeInit+0x88>
    __HAL_RCC_SPI3_CLK_DISABLE();
 8005990:	4b0a      	ldr	r3, [pc, #40]	; (80059bc <HAL_SPI_MspDeInit+0x94>)
 8005992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005994:	4a09      	ldr	r2, [pc, #36]	; (80059bc <HAL_SPI_MspDeInit+0x94>)
 8005996:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800599a:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 800599c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80059a0:	480a      	ldr	r0, [pc, #40]	; (80059cc <HAL_SPI_MspDeInit+0xa4>)
 80059a2:	f004 fffd 	bl	800a9a0 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
 80059a6:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 80059aa:	4809      	ldr	r0, [pc, #36]	; (80059d0 <HAL_SPI_MspDeInit+0xa8>)
 80059ac:	f004 fff8 	bl	800a9a0 <HAL_GPIO_DeInit>
}
 80059b0:	bf00      	nop
 80059b2:	3708      	adds	r7, #8
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}
 80059b8:	40013000 	.word	0x40013000
 80059bc:	40023800 	.word	0x40023800
 80059c0:	40020400 	.word	0x40020400
 80059c4:	40003800 	.word	0x40003800
 80059c8:	40003c00 	.word	0x40003c00
 80059cc:	40020000 	.word	0x40020000
 80059d0:	40020800 	.word	0x40020800

080059d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b08a      	sub	sp, #40	; 0x28
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059dc:	f107 0314 	add.w	r3, r7, #20
 80059e0:	2200      	movs	r2, #0
 80059e2:	601a      	str	r2, [r3, #0]
 80059e4:	605a      	str	r2, [r3, #4]
 80059e6:	609a      	str	r2, [r3, #8]
 80059e8:	60da      	str	r2, [r3, #12]
 80059ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a1d      	ldr	r2, [pc, #116]	; (8005a68 <HAL_UART_MspInit+0x94>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d134      	bne.n	8005a60 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80059f6:	2300      	movs	r3, #0
 80059f8:	60fb      	str	r3, [r7, #12]
 80059fa:	4b1c      	ldr	r3, [pc, #112]	; (8005a6c <HAL_UART_MspInit+0x98>)
 80059fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059fe:	4a1b      	ldr	r2, [pc, #108]	; (8005a6c <HAL_UART_MspInit+0x98>)
 8005a00:	f043 0310 	orr.w	r3, r3, #16
 8005a04:	6453      	str	r3, [r2, #68]	; 0x44
 8005a06:	4b19      	ldr	r3, [pc, #100]	; (8005a6c <HAL_UART_MspInit+0x98>)
 8005a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a0a:	f003 0310 	and.w	r3, r3, #16
 8005a0e:	60fb      	str	r3, [r7, #12]
 8005a10:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a12:	2300      	movs	r3, #0
 8005a14:	613b      	str	r3, [r7, #16]
 8005a16:	4b15      	ldr	r3, [pc, #84]	; (8005a6c <HAL_UART_MspInit+0x98>)
 8005a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a1a:	4a14      	ldr	r2, [pc, #80]	; (8005a6c <HAL_UART_MspInit+0x98>)
 8005a1c:	f043 0301 	orr.w	r3, r3, #1
 8005a20:	6313      	str	r3, [r2, #48]	; 0x30
 8005a22:	4b12      	ldr	r3, [pc, #72]	; (8005a6c <HAL_UART_MspInit+0x98>)
 8005a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a26:	f003 0301 	and.w	r3, r3, #1
 8005a2a:	613b      	str	r3, [r7, #16]
 8005a2c:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005a2e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005a32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a34:	2302      	movs	r3, #2
 8005a36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a38:	2300      	movs	r3, #0
 8005a3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005a40:	2307      	movs	r3, #7
 8005a42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a44:	f107 0314 	add.w	r3, r7, #20
 8005a48:	4619      	mov	r1, r3
 8005a4a:	4809      	ldr	r0, [pc, #36]	; (8005a70 <HAL_UART_MspInit+0x9c>)
 8005a4c:	f004 fe0c 	bl	800a668 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005a50:	2200      	movs	r2, #0
 8005a52:	2100      	movs	r1, #0
 8005a54:	2025      	movs	r0, #37	; 0x25
 8005a56:	f000 ffe2 	bl	8006a1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005a5a:	2025      	movs	r0, #37	; 0x25
 8005a5c:	f000 fffb 	bl	8006a56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8005a60:	bf00      	nop
 8005a62:	3728      	adds	r7, #40	; 0x28
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}
 8005a68:	40011000 	.word	0x40011000
 8005a6c:	40023800 	.word	0x40023800
 8005a70:	40020000 	.word	0x40020000

08005a74 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b082      	sub	sp, #8
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a0a      	ldr	r2, [pc, #40]	; (8005aac <HAL_UART_MspDeInit+0x38>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d10d      	bne.n	8005aa2 <HAL_UART_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8005a86:	4b0a      	ldr	r3, [pc, #40]	; (8005ab0 <HAL_UART_MspDeInit+0x3c>)
 8005a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a8a:	4a09      	ldr	r2, [pc, #36]	; (8005ab0 <HAL_UART_MspDeInit+0x3c>)
 8005a8c:	f023 0310 	bic.w	r3, r3, #16
 8005a90:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8005a92:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005a96:	4807      	ldr	r0, [pc, #28]	; (8005ab4 <HAL_UART_MspDeInit+0x40>)
 8005a98:	f004 ff82 	bl	800a9a0 <HAL_GPIO_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8005a9c:	2025      	movs	r0, #37	; 0x25
 8005a9e:	f000 ffe8 	bl	8006a72 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }

}
 8005aa2:	bf00      	nop
 8005aa4:	3708      	adds	r7, #8
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	bf00      	nop
 8005aac:	40011000 	.word	0x40011000
 8005ab0:	40023800 	.word	0x40023800
 8005ab4:	40020000 	.word	0x40020000

08005ab8 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b086      	sub	sp, #24
 8005abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8005abe:	1d3b      	adds	r3, r7, #4
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	601a      	str	r2, [r3, #0]
 8005ac4:	605a      	str	r2, [r3, #4]
 8005ac6:	609a      	str	r2, [r3, #8]
 8005ac8:	60da      	str	r2, [r3, #12]
 8005aca:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8005acc:	4b1c      	ldr	r3, [pc, #112]	; (8005b40 <HAL_FSMC_MspInit+0x88>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d131      	bne.n	8005b38 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8005ad4:	4b1a      	ldr	r3, [pc, #104]	; (8005b40 <HAL_FSMC_MspInit+0x88>)
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8005ada:	2300      	movs	r3, #0
 8005adc:	603b      	str	r3, [r7, #0]
 8005ade:	4b19      	ldr	r3, [pc, #100]	; (8005b44 <HAL_FSMC_MspInit+0x8c>)
 8005ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ae2:	4a18      	ldr	r2, [pc, #96]	; (8005b44 <HAL_FSMC_MspInit+0x8c>)
 8005ae4:	f043 0301 	orr.w	r3, r3, #1
 8005ae8:	6393      	str	r3, [r2, #56]	; 0x38
 8005aea:	4b16      	ldr	r3, [pc, #88]	; (8005b44 <HAL_FSMC_MspInit+0x8c>)
 8005aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aee:	f003 0301 	and.w	r3, r3, #1
 8005af2:	603b      	str	r3, [r7, #0]
 8005af4:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8005af6:	f64f 7380 	movw	r3, #65408	; 0xff80
 8005afa:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005afc:	2302      	movs	r3, #2
 8005afe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b00:	2300      	movs	r3, #0
 8005b02:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b04:	2303      	movs	r3, #3
 8005b06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8005b08:	230c      	movs	r3, #12
 8005b0a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005b0c:	1d3b      	adds	r3, r7, #4
 8005b0e:	4619      	mov	r1, r3
 8005b10:	480d      	ldr	r0, [pc, #52]	; (8005b48 <HAL_FSMC_MspInit+0x90>)
 8005b12:	f004 fda9 	bl	800a668 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13
 8005b16:	f24e 73b3 	movw	r3, #59315	; 0xe7b3
 8005b1a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b1c:	2302      	movs	r3, #2
 8005b1e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b20:	2300      	movs	r3, #0
 8005b22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b24:	2303      	movs	r3, #3
 8005b26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8005b28:	230c      	movs	r3, #12
 8005b2a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005b2c:	1d3b      	adds	r3, r7, #4
 8005b2e:	4619      	mov	r1, r3
 8005b30:	4806      	ldr	r0, [pc, #24]	; (8005b4c <HAL_FSMC_MspInit+0x94>)
 8005b32:	f004 fd99 	bl	800a668 <HAL_GPIO_Init>
 8005b36:	e000      	b.n	8005b3a <HAL_FSMC_MspInit+0x82>
    return;
 8005b38:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8005b3a:	3718      	adds	r7, #24
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}
 8005b40:	20000978 	.word	0x20000978
 8005b44:	40023800 	.word	0x40023800
 8005b48:	40021000 	.word	0x40021000
 8005b4c:	40020c00 	.word	0x40020c00

08005b50 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b082      	sub	sp, #8
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8005b58:	f7ff ffae 	bl	8005ab8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8005b5c:	bf00      	nop
 8005b5e:	3708      	adds	r7, #8
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <HAL_FSMC_MspDeInit>:

static uint32_t FSMC_DeInitialized = 0;

static void HAL_FSMC_MspDeInit(void){
 8005b64:	b580      	push	{r7, lr}
 8005b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspDeInit 0 */

  /* USER CODE END FSMC_MspDeInit 0 */
  if (FSMC_DeInitialized) {
 8005b68:	4b0c      	ldr	r3, [pc, #48]	; (8005b9c <HAL_FSMC_MspDeInit+0x38>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d113      	bne.n	8005b98 <HAL_FSMC_MspDeInit+0x34>
    return;
  }
  FSMC_DeInitialized = 1;
 8005b70:	4b0a      	ldr	r3, [pc, #40]	; (8005b9c <HAL_FSMC_MspDeInit+0x38>)
 8005b72:	2201      	movs	r2, #1
 8005b74:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_DISABLE();
 8005b76:	4b0a      	ldr	r3, [pc, #40]	; (8005ba0 <HAL_FSMC_MspDeInit+0x3c>)
 8005b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b7a:	4a09      	ldr	r2, [pc, #36]	; (8005ba0 <HAL_FSMC_MspDeInit+0x3c>)
 8005b7c:	f023 0301 	bic.w	r3, r3, #1
 8005b80:	6393      	str	r3, [r2, #56]	; 0x38
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8005b82:	f64f 7180 	movw	r1, #65408	; 0xff80
 8005b86:	4807      	ldr	r0, [pc, #28]	; (8005ba4 <HAL_FSMC_MspDeInit+0x40>)
 8005b88:	f004 ff0a 	bl	800a9a0 <HAL_GPIO_DeInit>
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15);

  HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13
 8005b8c:	f24e 71b3 	movw	r1, #59315	; 0xe7b3
 8005b90:	4805      	ldr	r0, [pc, #20]	; (8005ba8 <HAL_FSMC_MspDeInit+0x44>)
 8005b92:	f004 ff05 	bl	800a9a0 <HAL_GPIO_DeInit>
 8005b96:	e000      	b.n	8005b9a <HAL_FSMC_MspDeInit+0x36>
    return;
 8005b98:	bf00      	nop
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7);

  /* USER CODE BEGIN FSMC_MspDeInit 1 */

  /* USER CODE END FSMC_MspDeInit 1 */
}
 8005b9a:	bd80      	pop	{r7, pc}
 8005b9c:	2000097c 	.word	0x2000097c
 8005ba0:	40023800 	.word	0x40023800
 8005ba4:	40021000 	.word	0x40021000
 8005ba8:	40020c00 	.word	0x40020c00

08005bac <HAL_SRAM_MspDeInit>:

void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* hsram){
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b082      	sub	sp, #8
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspDeInit 0 */

  /* USER CODE END SRAM_MspDeInit 0 */
  HAL_FSMC_MspDeInit();
 8005bb4:	f7ff ffd6 	bl	8005b64 <HAL_FSMC_MspDeInit>
  /* USER CODE BEGIN SRAM_MspDeInit 1 */

  /* USER CODE END SRAM_MspDeInit 1 */
}
 8005bb8:	bf00      	nop
 8005bba:	3708      	adds	r7, #8
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}

08005bc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005bc4:	e7fe      	b.n	8005bc4 <NMI_Handler+0x4>

08005bc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005bc6:	b480      	push	{r7}
 8005bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005bca:	e7fe      	b.n	8005bca <HardFault_Handler+0x4>

08005bcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005bd0:	e7fe      	b.n	8005bd0 <MemManage_Handler+0x4>

08005bd2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005bd2:	b480      	push	{r7}
 8005bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005bd6:	e7fe      	b.n	8005bd6 <BusFault_Handler+0x4>

08005bd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005bdc:	e7fe      	b.n	8005bdc <UsageFault_Handler+0x4>

08005bde <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005bde:	b480      	push	{r7}
 8005be0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005be2:	bf00      	nop
 8005be4:	46bd      	mov	sp, r7
 8005be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bea:	4770      	bx	lr

08005bec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005bec:	b480      	push	{r7}
 8005bee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005bf0:	bf00      	nop
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr

08005bfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005bfa:	b480      	push	{r7}
 8005bfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005bfe:	bf00      	nop
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr

08005c08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005c0c:	f000 fbb0 	bl	8006370 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005c10:	bf00      	nop
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8005c18:	4802      	ldr	r0, [pc, #8]	; (8005c24 <DMA1_Stream3_IRQHandler+0x10>)
 8005c1a:	f001 ffef 	bl	8007bfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8005c1e:	bf00      	nop
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	20000478 	.word	0x20000478

08005c28 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8005c2c:	4802      	ldr	r0, [pc, #8]	; (8005c38 <DMA1_Stream4_IRQHandler+0x10>)
 8005c2e:	f001 ffe5 	bl	8007bfc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8005c32:	bf00      	nop
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	20000418 	.word	0x20000418

08005c3c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8005c40:	4802      	ldr	r0, [pc, #8]	; (8005c4c <I2C1_EV_IRQHandler+0x10>)
 8005c42:	f008 fed9 	bl	800e9f8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8005c46:	bf00      	nop
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	bf00      	nop
 8005c4c:	200002bc 	.word	0x200002bc

08005c50 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8005c54:	4802      	ldr	r0, [pc, #8]	; (8005c60 <I2C1_ER_IRQHandler+0x10>)
 8005c56:	f009 f840 	bl	800ecda <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8005c5a:	bf00      	nop
 8005c5c:	bd80      	pop	{r7, pc}
 8005c5e:	bf00      	nop
 8005c60:	200002bc 	.word	0x200002bc

08005c64 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005c68:	4802      	ldr	r0, [pc, #8]	; (8005c74 <USART1_IRQHandler+0x10>)
 8005c6a:	f010 fd99 	bl	80167a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005c6e:	bf00      	nop
 8005c70:	bd80      	pop	{r7, pc}
 8005c72:	bf00      	nop
 8005c74:	200004d8 	.word	0x200004d8

08005c78 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 8005c78:	b480      	push	{r7}
 8005c7a:	af00      	add	r7, sp, #0
}
 8005c7c:	bf00      	nop
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr

08005c86 <_getpid>:

int _getpid(void)
{
 8005c86:	b480      	push	{r7}
 8005c88:	af00      	add	r7, sp, #0
	return 1;
 8005c8a:	2301      	movs	r3, #1
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr

08005c96 <_kill>:

int _kill(int pid, int sig)
{
 8005c96:	b580      	push	{r7, lr}
 8005c98:	b082      	sub	sp, #8
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
 8005c9e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005ca0:	f013 fb98 	bl	80193d4 <__errno>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	2216      	movs	r2, #22
 8005ca8:	601a      	str	r2, [r3, #0]
	return -1;
 8005caa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3708      	adds	r7, #8
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}

08005cb6 <_exit>:

void _exit (int status)
{
 8005cb6:	b580      	push	{r7, lr}
 8005cb8:	b082      	sub	sp, #8
 8005cba:	af00      	add	r7, sp, #0
 8005cbc:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005cbe:	f04f 31ff 	mov.w	r1, #4294967295
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f7ff ffe7 	bl	8005c96 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005cc8:	e7fe      	b.n	8005cc8 <_exit+0x12>

08005cca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005cca:	b580      	push	{r7, lr}
 8005ccc:	b086      	sub	sp, #24
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	60f8      	str	r0, [r7, #12]
 8005cd2:	60b9      	str	r1, [r7, #8]
 8005cd4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	617b      	str	r3, [r7, #20]
 8005cda:	e00a      	b.n	8005cf2 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005cdc:	f3af 8000 	nop.w
 8005ce0:	4601      	mov	r1, r0
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	1c5a      	adds	r2, r3, #1
 8005ce6:	60ba      	str	r2, [r7, #8]
 8005ce8:	b2ca      	uxtb	r2, r1
 8005cea:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	3301      	adds	r3, #1
 8005cf0:	617b      	str	r3, [r7, #20]
 8005cf2:	697a      	ldr	r2, [r7, #20]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	dbf0      	blt.n	8005cdc <_read+0x12>
	}

return len;
 8005cfa:	687b      	ldr	r3, [r7, #4]
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3718      	adds	r7, #24
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b086      	sub	sp, #24
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	60b9      	str	r1, [r7, #8]
 8005d0e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d10:	2300      	movs	r3, #0
 8005d12:	617b      	str	r3, [r7, #20]
 8005d14:	e009      	b.n	8005d2a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	1c5a      	adds	r2, r3, #1
 8005d1a:	60ba      	str	r2, [r7, #8]
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	4618      	mov	r0, r3
 8005d20:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	3301      	adds	r3, #1
 8005d28:	617b      	str	r3, [r7, #20]
 8005d2a:	697a      	ldr	r2, [r7, #20]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	429a      	cmp	r2, r3
 8005d30:	dbf1      	blt.n	8005d16 <_write+0x12>
	}
	return len;
 8005d32:	687b      	ldr	r3, [r7, #4]
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3718      	adds	r7, #24
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}

08005d3c <_close>:

int _close(int file)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b083      	sub	sp, #12
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
	return -1;
 8005d44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	370c      	adds	r7, #12
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr

08005d54 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b083      	sub	sp, #12
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005d64:	605a      	str	r2, [r3, #4]
	return 0;
 8005d66:	2300      	movs	r3, #0
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	370c      	adds	r7, #12
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <_isatty>:

int _isatty(int file)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b083      	sub	sp, #12
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
	return 1;
 8005d7c:	2301      	movs	r3, #1
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	370c      	adds	r7, #12
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr

08005d8a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005d8a:	b480      	push	{r7}
 8005d8c:	b085      	sub	sp, #20
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	60f8      	str	r0, [r7, #12]
 8005d92:	60b9      	str	r1, [r7, #8]
 8005d94:	607a      	str	r2, [r7, #4]
	return 0;
 8005d96:	2300      	movs	r3, #0
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	3714      	adds	r7, #20
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <_open>:

int _open(char *path, int flags, ...)
{
 8005da4:	b40e      	push	{r1, r2, r3}
 8005da6:	b480      	push	{r7}
 8005da8:	b082      	sub	sp, #8
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	6078      	str	r0, [r7, #4]
	/* Pretend like we always fail */
	return -1;
 8005dae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	3708      	adds	r7, #8
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	b003      	add	sp, #12
 8005dbe:	4770      	bx	lr

08005dc0 <_wait>:

int _wait(int *status)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
	errno = ECHILD;
 8005dc8:	f013 fb04 	bl	80193d4 <__errno>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	220a      	movs	r2, #10
 8005dd0:	601a      	str	r2, [r3, #0]
	return -1;
 8005dd2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3708      	adds	r7, #8
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}

08005dde <_unlink>:

int _unlink(char *name)
{
 8005dde:	b580      	push	{r7, lr}
 8005de0:	b082      	sub	sp, #8
 8005de2:	af00      	add	r7, sp, #0
 8005de4:	6078      	str	r0, [r7, #4]
	errno = ENOENT;
 8005de6:	f013 faf5 	bl	80193d4 <__errno>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2202      	movs	r2, #2
 8005dee:	601a      	str	r2, [r3, #0]
	return -1;
 8005df0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3708      	adds	r7, #8
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <_times>:

int _times(struct tms *buf)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b083      	sub	sp, #12
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
	return -1;
 8005e04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	370c      	adds	r7, #12
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr

08005e14 <_stat>:

int _stat(char *file, struct stat *st)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b083      	sub	sp, #12
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
 8005e1c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005e24:	605a      	str	r2, [r3, #4]
	return 0;
 8005e26:	2300      	movs	r3, #0
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	370c      	adds	r7, #12
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e32:	4770      	bx	lr

08005e34 <_link>:

int _link(char *old, char *new)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b082      	sub	sp, #8
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
 8005e3c:	6039      	str	r1, [r7, #0]
	errno = EMLINK;
 8005e3e:	f013 fac9 	bl	80193d4 <__errno>
 8005e42:	4603      	mov	r3, r0
 8005e44:	221f      	movs	r2, #31
 8005e46:	601a      	str	r2, [r3, #0]
	return -1;
 8005e48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3708      	adds	r7, #8
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}

08005e54 <_fork>:

int _fork(void)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	af00      	add	r7, sp, #0
	errno = EAGAIN;
 8005e58:	f013 fabc 	bl	80193d4 <__errno>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	220b      	movs	r2, #11
 8005e60:	601a      	str	r2, [r3, #0]
	return -1;
 8005e62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	bd80      	pop	{r7, pc}

08005e6a <_execve>:

int _execve(char *name, char **argv, char **env)
{
 8005e6a:	b580      	push	{r7, lr}
 8005e6c:	b084      	sub	sp, #16
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	60f8      	str	r0, [r7, #12]
 8005e72:	60b9      	str	r1, [r7, #8]
 8005e74:	607a      	str	r2, [r7, #4]
	errno = ENOMEM;
 8005e76:	f013 faad 	bl	80193d4 <__errno>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	220c      	movs	r2, #12
 8005e7e:	601a      	str	r2, [r3, #0]
	return -1;
 8005e80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3710      	adds	r7, #16
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b086      	sub	sp, #24
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005e94:	4a14      	ldr	r2, [pc, #80]	; (8005ee8 <_sbrk+0x5c>)
 8005e96:	4b15      	ldr	r3, [pc, #84]	; (8005eec <_sbrk+0x60>)
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005ea0:	4b13      	ldr	r3, [pc, #76]	; (8005ef0 <_sbrk+0x64>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d102      	bne.n	8005eae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005ea8:	4b11      	ldr	r3, [pc, #68]	; (8005ef0 <_sbrk+0x64>)
 8005eaa:	4a12      	ldr	r2, [pc, #72]	; (8005ef4 <_sbrk+0x68>)
 8005eac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005eae:	4b10      	ldr	r3, [pc, #64]	; (8005ef0 <_sbrk+0x64>)
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	4413      	add	r3, r2
 8005eb6:	693a      	ldr	r2, [r7, #16]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d207      	bcs.n	8005ecc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005ebc:	f013 fa8a 	bl	80193d4 <__errno>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	220c      	movs	r2, #12
 8005ec4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8005eca:	e009      	b.n	8005ee0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005ecc:	4b08      	ldr	r3, [pc, #32]	; (8005ef0 <_sbrk+0x64>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005ed2:	4b07      	ldr	r3, [pc, #28]	; (8005ef0 <_sbrk+0x64>)
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4413      	add	r3, r2
 8005eda:	4a05      	ldr	r2, [pc, #20]	; (8005ef0 <_sbrk+0x64>)
 8005edc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005ede:	68fb      	ldr	r3, [r7, #12]
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	3718      	adds	r7, #24
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}
 8005ee8:	20020000 	.word	0x20020000
 8005eec:	00000400 	.word	0x00000400
 8005ef0:	20000984 	.word	0x20000984
 8005ef4:	200009c0 	.word	0x200009c0

08005ef8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005efc:	4b06      	ldr	r3, [pc, #24]	; (8005f18 <SystemInit+0x20>)
 8005efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f02:	4a05      	ldr	r2, [pc, #20]	; (8005f18 <SystemInit+0x20>)
 8005f04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005f08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005f0c:	bf00      	nop
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr
 8005f16:	bf00      	nop
 8005f18:	e000ed00 	.word	0xe000ed00

08005f1c <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b087      	sub	sp, #28
 8005f20:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8005f22:	2300      	movs	r3, #0
 8005f24:	613b      	str	r3, [r7, #16]
 8005f26:	2300      	movs	r3, #0
 8005f28:	617b      	str	r3, [r7, #20]
 8005f2a:	2302      	movs	r3, #2
 8005f2c:	60fb      	str	r3, [r7, #12]
 8005f2e:	2300      	movs	r3, #0
 8005f30:	60bb      	str	r3, [r7, #8]
 8005f32:	2302      	movs	r3, #2
 8005f34:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8005f36:	4b34      	ldr	r3, [pc, #208]	; (8006008 <SystemCoreClockUpdate+0xec>)
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	f003 030c 	and.w	r3, r3, #12
 8005f3e:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	2b08      	cmp	r3, #8
 8005f44:	d011      	beq.n	8005f6a <SystemCoreClockUpdate+0x4e>
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	2b08      	cmp	r3, #8
 8005f4a:	d844      	bhi.n	8005fd6 <SystemCoreClockUpdate+0xba>
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d003      	beq.n	8005f5a <SystemCoreClockUpdate+0x3e>
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	2b04      	cmp	r3, #4
 8005f56:	d004      	beq.n	8005f62 <SystemCoreClockUpdate+0x46>
 8005f58:	e03d      	b.n	8005fd6 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8005f5a:	4b2c      	ldr	r3, [pc, #176]	; (800600c <SystemCoreClockUpdate+0xf0>)
 8005f5c:	4a2c      	ldr	r2, [pc, #176]	; (8006010 <SystemCoreClockUpdate+0xf4>)
 8005f5e:	601a      	str	r2, [r3, #0]
      break;
 8005f60:	e03d      	b.n	8005fde <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8005f62:	4b2a      	ldr	r3, [pc, #168]	; (800600c <SystemCoreClockUpdate+0xf0>)
 8005f64:	4a2b      	ldr	r2, [pc, #172]	; (8006014 <SystemCoreClockUpdate+0xf8>)
 8005f66:	601a      	str	r2, [r3, #0]
      break;
 8005f68:	e039      	b.n	8005fde <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8005f6a:	4b27      	ldr	r3, [pc, #156]	; (8006008 <SystemCoreClockUpdate+0xec>)
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	0d9b      	lsrs	r3, r3, #22
 8005f70:	f003 0301 	and.w	r3, r3, #1
 8005f74:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f76:	4b24      	ldr	r3, [pc, #144]	; (8006008 <SystemCoreClockUpdate+0xec>)
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f7e:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d00c      	beq.n	8005fa0 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8005f86:	4a23      	ldr	r2, [pc, #140]	; (8006014 <SystemCoreClockUpdate+0xf8>)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f8e:	4a1e      	ldr	r2, [pc, #120]	; (8006008 <SystemCoreClockUpdate+0xec>)
 8005f90:	6852      	ldr	r2, [r2, #4]
 8005f92:	0992      	lsrs	r2, r2, #6
 8005f94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f98:	fb02 f303 	mul.w	r3, r2, r3
 8005f9c:	617b      	str	r3, [r7, #20]
 8005f9e:	e00b      	b.n	8005fb8 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8005fa0:	4a1b      	ldr	r2, [pc, #108]	; (8006010 <SystemCoreClockUpdate+0xf4>)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fa8:	4a17      	ldr	r2, [pc, #92]	; (8006008 <SystemCoreClockUpdate+0xec>)
 8005faa:	6852      	ldr	r2, [r2, #4]
 8005fac:	0992      	lsrs	r2, r2, #6
 8005fae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fb2:	fb02 f303 	mul.w	r3, r2, r3
 8005fb6:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8005fb8:	4b13      	ldr	r3, [pc, #76]	; (8006008 <SystemCoreClockUpdate+0xec>)
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	0c1b      	lsrs	r3, r3, #16
 8005fbe:	f003 0303 	and.w	r3, r3, #3
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	005b      	lsls	r3, r3, #1
 8005fc6:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8005fc8:	697a      	ldr	r2, [r7, #20]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fd0:	4a0e      	ldr	r2, [pc, #56]	; (800600c <SystemCoreClockUpdate+0xf0>)
 8005fd2:	6013      	str	r3, [r2, #0]
      break;
 8005fd4:	e003      	b.n	8005fde <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8005fd6:	4b0d      	ldr	r3, [pc, #52]	; (800600c <SystemCoreClockUpdate+0xf0>)
 8005fd8:	4a0d      	ldr	r2, [pc, #52]	; (8006010 <SystemCoreClockUpdate+0xf4>)
 8005fda:	601a      	str	r2, [r3, #0]
      break;
 8005fdc:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8005fde:	4b0a      	ldr	r3, [pc, #40]	; (8006008 <SystemCoreClockUpdate+0xec>)
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	091b      	lsrs	r3, r3, #4
 8005fe4:	f003 030f 	and.w	r3, r3, #15
 8005fe8:	4a0b      	ldr	r2, [pc, #44]	; (8006018 <SystemCoreClockUpdate+0xfc>)
 8005fea:	5cd3      	ldrb	r3, [r2, r3]
 8005fec:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8005fee:	4b07      	ldr	r3, [pc, #28]	; (800600c <SystemCoreClockUpdate+0xf0>)
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	fa22 f303 	lsr.w	r3, r2, r3
 8005ff8:	4a04      	ldr	r2, [pc, #16]	; (800600c <SystemCoreClockUpdate+0xf0>)
 8005ffa:	6013      	str	r3, [r2, #0]
}
 8005ffc:	bf00      	nop
 8005ffe:	371c      	adds	r7, #28
 8006000:	46bd      	mov	sp, r7
 8006002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006006:	4770      	bx	lr
 8006008:	40023800 	.word	0x40023800
 800600c:	20000058 	.word	0x20000058
 8006010:	00f42400 	.word	0x00f42400
 8006014:	007a1200 	.word	0x007a1200
 8006018:	08051a78 	.word	0x08051a78

0800601c <remap>:
#include "xpt2046.h"

extern SPI_HandleTypeDef XPT2046_SPI;

inline static float remap(float x, float in_min, float in_max, float out_min, float out_max)
{
 800601c:	b480      	push	{r7}
 800601e:	b087      	sub	sp, #28
 8006020:	af00      	add	r7, sp, #0
 8006022:	ed87 0a05 	vstr	s0, [r7, #20]
 8006026:	edc7 0a04 	vstr	s1, [r7, #16]
 800602a:	ed87 1a03 	vstr	s2, [r7, #12]
 800602e:	edc7 1a02 	vstr	s3, [r7, #8]
 8006032:	ed87 2a01 	vstr	s4, [r7, #4]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8006036:	ed97 7a05 	vldr	s14, [r7, #20]
 800603a:	edd7 7a04 	vldr	s15, [r7, #16]
 800603e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006042:	edd7 6a01 	vldr	s13, [r7, #4]
 8006046:	edd7 7a02 	vldr	s15, [r7, #8]
 800604a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800604e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8006052:	ed97 7a03 	vldr	s14, [r7, #12]
 8006056:	edd7 7a04 	vldr	s15, [r7, #16]
 800605a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800605e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006062:	edd7 7a02 	vldr	s15, [r7, #8]
 8006066:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800606a:	eeb0 0a67 	vmov.f32	s0, s15
 800606e:	371c      	adds	r7, #28
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <XPT2046_Init>:

void XPT2046_Init(void)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	af00      	add	r7, sp, #0
	if (XPT2046_NSS_SOFT)	HAL_GPIO_WritePin(XPT2046_NSS_PORT, XPT2046_NSS_PIN, GPIO_PIN_RESET);
	HAL_SPI_Transmit(&XPT2046_SPI, (uint8_t*)XPT2046_ADDR_I, 1, 1000);
 800607c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006080:	2201      	movs	r2, #1
 8006082:	2180      	movs	r1, #128	; 0x80
 8006084:	4809      	ldr	r0, [pc, #36]	; (80060ac <XPT2046_Init+0x34>)
 8006086:	f00c fb3c 	bl	8012702 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&XPT2046_SPI, 0x00, 1, 1000);
 800608a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800608e:	2201      	movs	r2, #1
 8006090:	2100      	movs	r1, #0
 8006092:	4806      	ldr	r0, [pc, #24]	; (80060ac <XPT2046_Init+0x34>)
 8006094:	f00c fb35 	bl	8012702 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&XPT2046_SPI, 0x00, 1, 1000);
 8006098:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800609c:	2201      	movs	r2, #1
 800609e:	2100      	movs	r1, #0
 80060a0:	4802      	ldr	r0, [pc, #8]	; (80060ac <XPT2046_Init+0x34>)
 80060a2:	f00c fb2e 	bl	8012702 <HAL_SPI_Transmit>
	if (XPT2046_NSS_SOFT)	HAL_GPIO_WritePin(XPT2046_NSS_PORT, XPT2046_NSS_PIN, GPIO_PIN_SET);
}
 80060a6:	bf00      	nop
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop
 80060ac:	20000368 	.word	0x20000368

080060b0 <getRaw>:

uint16_t getRaw(uint8_t address)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af02      	add	r7, sp, #8
 80060b6:	4603      	mov	r3, r0
 80060b8:	71fb      	strb	r3, [r7, #7]
	uint8_t data;
	uint16_t LSB, MSB;
	if (XPT2046_NSS_SOFT)	HAL_GPIO_WritePin(XPT2046_NSS_PORT, XPT2046_NSS_PIN, GPIO_PIN_RESET);
	HAL_Delay(1);
 80060ba:	2001      	movs	r0, #1
 80060bc:	f000 f9b8 	bl	8006430 <HAL_Delay>
	HAL_SPI_Transmit(&XPT2046_SPI, &address, 1, 1000);
 80060c0:	1df9      	adds	r1, r7, #7
 80060c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80060c6:	2201      	movs	r2, #1
 80060c8:	4814      	ldr	r0, [pc, #80]	; (800611c <getRaw+0x6c>)
 80060ca:	f00c fb1a 	bl	8012702 <HAL_SPI_Transmit>
	address = 0x00;
 80060ce:	2300      	movs	r3, #0
 80060d0:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_TransmitReceive(&XPT2046_SPI, &address, &data, sizeof(data), 1000);   
 80060d2:	f107 020b 	add.w	r2, r7, #11
 80060d6:	1df9      	adds	r1, r7, #7
 80060d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80060dc:	9300      	str	r3, [sp, #0]
 80060de:	2301      	movs	r3, #1
 80060e0:	480e      	ldr	r0, [pc, #56]	; (800611c <getRaw+0x6c>)
 80060e2:	f00c fd5b 	bl	8012b9c <HAL_SPI_TransmitReceive>
	MSB = data;   
 80060e6:	7afb      	ldrb	r3, [r7, #11]
 80060e8:	81fb      	strh	r3, [r7, #14]
	address = 0x00;
 80060ea:	2300      	movs	r3, #0
 80060ec:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_TransmitReceive(&XPT2046_SPI, &address, &data, sizeof(data), 1000);   
 80060ee:	f107 020b 	add.w	r2, r7, #11
 80060f2:	1df9      	adds	r1, r7, #7
 80060f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80060f8:	9300      	str	r3, [sp, #0]
 80060fa:	2301      	movs	r3, #1
 80060fc:	4807      	ldr	r0, [pc, #28]	; (800611c <getRaw+0x6c>)
 80060fe:	f00c fd4d 	bl	8012b9c <HAL_SPI_TransmitReceive>
	LSB = data;
 8006102:	7afb      	ldrb	r3, [r7, #11]
 8006104:	81bb      	strh	r3, [r7, #12]
	if (XPT2046_NSS_SOFT)	HAL_GPIO_WritePin(XPT2046_NSS_PORT, XPT2046_NSS_PIN, GPIO_PIN_SET);
	return ((MSB << 8) | (LSB)) >> 3;
 8006106:	89fb      	ldrh	r3, [r7, #14]
 8006108:	021a      	lsls	r2, r3, #8
 800610a:	89bb      	ldrh	r3, [r7, #12]
 800610c:	4313      	orrs	r3, r2
 800610e:	10db      	asrs	r3, r3, #3
 8006110:	b29b      	uxth	r3, r3
 8006112:	bf00      	nop
}
 8006114:	4618      	mov	r0, r3
 8006116:	3710      	adds	r7, #16
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}
 800611c:	20000368 	.word	0x20000368

08006120 <X>:

inline static uint16_t X(void)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b082      	sub	sp, #8
 8006124:	af00      	add	r7, sp, #0
	uint16_t x;
	x = (uint16_t) remap(getRaw(XPT2046_ADDR_X), RAW_MIN_X, RAW_MAX_X, OUT_MIN_X, OUT_MAX_X);
 8006126:	20d0      	movs	r0, #208	; 0xd0
 8006128:	f7ff ffc2 	bl	80060b0 <getRaw>
 800612c:	4603      	mov	r3, r0
 800612e:	ee07 3a90 	vmov	s15, r3
 8006132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006136:	ed9f 2a13 	vldr	s4, [pc, #76]	; 8006184 <X+0x64>
 800613a:	eddf 1a13 	vldr	s3, [pc, #76]	; 8006188 <X+0x68>
 800613e:	ed9f 1a13 	vldr	s2, [pc, #76]	; 800618c <X+0x6c>
 8006142:	eddf 0a13 	vldr	s1, [pc, #76]	; 8006190 <X+0x70>
 8006146:	eeb0 0a67 	vmov.f32	s0, s15
 800614a:	f7ff ff67 	bl	800601c <remap>
 800614e:	eef0 7a40 	vmov.f32	s15, s0
 8006152:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006156:	ee17 3a90 	vmov	r3, s15
 800615a:	80fb      	strh	r3, [r7, #6]
	if (XPT2046_MIRROR_X) x = OUT_MAX_X - x;
 800615c:	88fb      	ldrh	r3, [r7, #6]
 800615e:	f5c3 7347 	rsb	r3, r3, #796	; 0x31c
 8006162:	3303      	adds	r3, #3
 8006164:	80fb      	strh	r3, [r7, #6]
	if (x > OUT_MIN_X && x < OUT_MAX_X) return x;
 8006166:	88fb      	ldrh	r3, [r7, #6]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d006      	beq.n	800617a <X+0x5a>
 800616c:	88fb      	ldrh	r3, [r7, #6]
 800616e:	f240 321e 	movw	r2, #798	; 0x31e
 8006172:	4293      	cmp	r3, r2
 8006174:	d801      	bhi.n	800617a <X+0x5a>
 8006176:	88fb      	ldrh	r3, [r7, #6]
 8006178:	e000      	b.n	800617c <X+0x5c>
	else return 0;
 800617a:	2300      	movs	r3, #0
}
 800617c:	4618      	mov	r0, r3
 800617e:	3708      	adds	r7, #8
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}
 8006184:	4447c000 	.word	0x4447c000
 8006188:	00000000 	.word	0x00000000
 800618c:	457a0000 	.word	0x457a0000
 8006190:	43480000 	.word	0x43480000

08006194 <Y>:

inline static uint16_t Y(void)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b082      	sub	sp, #8
 8006198:	af00      	add	r7, sp, #0
	uint16_t y;
	y = (uint16_t) remap(getRaw(XPT2046_ADDR_Y), RAW_MIN_Y, RAW_MAX_Y, OUT_MIN_Y, OUT_MAX_Y);
 800619a:	2090      	movs	r0, #144	; 0x90
 800619c:	f7ff ff88 	bl	80060b0 <getRaw>
 80061a0:	4603      	mov	r3, r0
 80061a2:	ee07 3a90 	vmov	s15, r3
 80061a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061aa:	ed9f 2a10 	vldr	s4, [pc, #64]	; 80061ec <Y+0x58>
 80061ae:	eddf 1a10 	vldr	s3, [pc, #64]	; 80061f0 <Y+0x5c>
 80061b2:	ed9f 1a10 	vldr	s2, [pc, #64]	; 80061f4 <Y+0x60>
 80061b6:	eddf 0a10 	vldr	s1, [pc, #64]	; 80061f8 <Y+0x64>
 80061ba:	eeb0 0a67 	vmov.f32	s0, s15
 80061be:	f7ff ff2d 	bl	800601c <remap>
 80061c2:	eef0 7a40 	vmov.f32	s15, s0
 80061c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80061ca:	ee17 3a90 	vmov	r3, s15
 80061ce:	80fb      	strh	r3, [r7, #6]
	if (XPT2046_MIRROR_Y) y = OUT_MAX_Y - y;
	if (y > OUT_MIN_Y && y < OUT_MAX_Y) return y;
 80061d0:	88fb      	ldrh	r3, [r7, #6]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d005      	beq.n	80061e2 <Y+0x4e>
 80061d6:	88fb      	ldrh	r3, [r7, #6]
 80061d8:	f5b3 7fef 	cmp.w	r3, #478	; 0x1de
 80061dc:	d801      	bhi.n	80061e2 <Y+0x4e>
 80061de:	88fb      	ldrh	r3, [r7, #6]
 80061e0:	e000      	b.n	80061e4 <Y+0x50>
	else return 0;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3708      	adds	r7, #8
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	43ef8000 	.word	0x43ef8000
 80061f0:	00000000 	.word	0x00000000
 80061f4:	456d8000 	.word	0x456d8000
 80061f8:	43480000 	.word	0x43480000

080061fc <getX>:

uint16_t getX(void)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b082      	sub	sp, #8
 8006200:	af00      	add	r7, sp, #0
	if (XPT2046_ACCURACY)
	{
		uint16_t x[2] = { 1, 2 };
 8006202:	4b0a      	ldr	r3, [pc, #40]	; (800622c <getX+0x30>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	607b      	str	r3, [r7, #4]
		while (x[0] != x[1])
 8006208:	e007      	b.n	800621a <getX+0x1e>
		{
			if (XPT2046_REVERSED) { x[0] = Y(); x[1] = Y(); }
			else { x[0] = X(); x[1] = X(); }
 800620a:	f7ff ff89 	bl	8006120 <X>
 800620e:	4603      	mov	r3, r0
 8006210:	80bb      	strh	r3, [r7, #4]
 8006212:	f7ff ff85 	bl	8006120 <X>
 8006216:	4603      	mov	r3, r0
 8006218:	80fb      	strh	r3, [r7, #6]
		while (x[0] != x[1])
 800621a:	88ba      	ldrh	r2, [r7, #4]
 800621c:	88fb      	ldrh	r3, [r7, #6]
 800621e:	429a      	cmp	r2, r3
 8006220:	d1f3      	bne.n	800620a <getX+0xe>
		}
		return x[0];
 8006222:	88bb      	ldrh	r3, [r7, #4]
	} 
	else if (XPT2046_REVERSED) return Y(); else return X();
}
 8006224:	4618      	mov	r0, r3
 8006226:	3708      	adds	r7, #8
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}
 800622c:	08051a90 	.word	0x08051a90

08006230 <getY>:

uint16_t getY(void)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b082      	sub	sp, #8
 8006234:	af00      	add	r7, sp, #0
	if (XPT2046_ACCURACY)
	{
		uint16_t y[2] = { 1, 2 };
 8006236:	4b0a      	ldr	r3, [pc, #40]	; (8006260 <getY+0x30>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	607b      	str	r3, [r7, #4]
		while (y[0] != y[1])
 800623c:	e007      	b.n	800624e <getY+0x1e>
		{
			if (XPT2046_REVERSED) { y[0] = X(); y[1] = X(); }
			else { y[0] = Y(); y[1] = Y(); }
 800623e:	f7ff ffa9 	bl	8006194 <Y>
 8006242:	4603      	mov	r3, r0
 8006244:	80bb      	strh	r3, [r7, #4]
 8006246:	f7ff ffa5 	bl	8006194 <Y>
 800624a:	4603      	mov	r3, r0
 800624c:	80fb      	strh	r3, [r7, #6]
		while (y[0] != y[1])
 800624e:	88ba      	ldrh	r2, [r7, #4]
 8006250:	88fb      	ldrh	r3, [r7, #6]
 8006252:	429a      	cmp	r2, r3
 8006254:	d1f3      	bne.n	800623e <getY+0xe>
		}
		return y[0];
 8006256:	88bb      	ldrh	r3, [r7, #4]
	}
	else if (XPT2046_REVERSED) return X(); else return Y();
}
 8006258:	4618      	mov	r0, r3
 800625a:	3708      	adds	r7, #8
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}
 8006260:	08051a90 	.word	0x08051a90

08006264 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006268:	4b0e      	ldr	r3, [pc, #56]	; (80062a4 <HAL_Init+0x40>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a0d      	ldr	r2, [pc, #52]	; (80062a4 <HAL_Init+0x40>)
 800626e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006272:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006274:	4b0b      	ldr	r3, [pc, #44]	; (80062a4 <HAL_Init+0x40>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a0a      	ldr	r2, [pc, #40]	; (80062a4 <HAL_Init+0x40>)
 800627a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800627e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006280:	4b08      	ldr	r3, [pc, #32]	; (80062a4 <HAL_Init+0x40>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a07      	ldr	r2, [pc, #28]	; (80062a4 <HAL_Init+0x40>)
 8006286:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800628a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800628c:	2003      	movs	r0, #3
 800628e:	f000 fbbb 	bl	8006a08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006292:	2000      	movs	r0, #0
 8006294:	f000 f83b 	bl	800630e <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006298:	f7ff f904 	bl	80054a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800629c:	2300      	movs	r3, #0
}
 800629e:	4618      	mov	r0, r3
 80062a0:	bd80      	pop	{r7, pc}
 80062a2:	bf00      	nop
 80062a4:	40023c00 	.word	0x40023c00

080062a8 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 80062ac:	4b13      	ldr	r3, [pc, #76]	; (80062fc <HAL_DeInit+0x54>)
 80062ae:	f04f 32ff 	mov.w	r2, #4294967295
 80062b2:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 80062b4:	4b11      	ldr	r3, [pc, #68]	; (80062fc <HAL_DeInit+0x54>)
 80062b6:	2200      	movs	r2, #0
 80062b8:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 80062ba:	4b10      	ldr	r3, [pc, #64]	; (80062fc <HAL_DeInit+0x54>)
 80062bc:	f04f 32ff 	mov.w	r2, #4294967295
 80062c0:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 80062c2:	4b0e      	ldr	r3, [pc, #56]	; (80062fc <HAL_DeInit+0x54>)
 80062c4:	2200      	movs	r2, #0
 80062c6:	625a      	str	r2, [r3, #36]	; 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 80062c8:	4b0c      	ldr	r3, [pc, #48]	; (80062fc <HAL_DeInit+0x54>)
 80062ca:	f04f 32ff 	mov.w	r2, #4294967295
 80062ce:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 80062d0:	4b0a      	ldr	r3, [pc, #40]	; (80062fc <HAL_DeInit+0x54>)
 80062d2:	2200      	movs	r2, #0
 80062d4:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 80062d6:	4b09      	ldr	r3, [pc, #36]	; (80062fc <HAL_DeInit+0x54>)
 80062d8:	f04f 32ff 	mov.w	r2, #4294967295
 80062dc:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80062de:	4b07      	ldr	r3, [pc, #28]	; (80062fc <HAL_DeInit+0x54>)
 80062e0:	2200      	movs	r2, #0
 80062e2:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 80062e4:	4b05      	ldr	r3, [pc, #20]	; (80062fc <HAL_DeInit+0x54>)
 80062e6:	f04f 32ff 	mov.w	r2, #4294967295
 80062ea:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80062ec:	4b03      	ldr	r3, [pc, #12]	; (80062fc <HAL_DeInit+0x54>)
 80062ee:	2200      	movs	r2, #0
 80062f0:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80062f2:	f000 f805 	bl	8006300 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 80062f6:	2300      	movs	r3, #0
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	bd80      	pop	{r7, pc}
 80062fc:	40023800 	.word	0x40023800

08006300 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8006300:	b480      	push	{r7}
 8006302:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8006304:	bf00      	nop
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr

0800630e <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800630e:	b580      	push	{r7, lr}
 8006310:	b082      	sub	sp, #8
 8006312:	af00      	add	r7, sp, #0
 8006314:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006316:	4b13      	ldr	r3, [pc, #76]	; (8006364 <HAL_InitTick+0x56>)
 8006318:	681a      	ldr	r2, [r3, #0]
 800631a:	4b13      	ldr	r3, [pc, #76]	; (8006368 <HAL_InitTick+0x5a>)
 800631c:	781b      	ldrb	r3, [r3, #0]
 800631e:	4619      	mov	r1, r3
 8006320:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006324:	fbb3 f3f1 	udiv	r3, r3, r1
 8006328:	fbb2 f3f3 	udiv	r3, r2, r3
 800632c:	4618      	mov	r0, r3
 800632e:	f000 fbb2 	bl	8006a96 <HAL_SYSTICK_Config>
 8006332:	4603      	mov	r3, r0
 8006334:	2b00      	cmp	r3, #0
 8006336:	d001      	beq.n	800633c <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006338:	2301      	movs	r3, #1
 800633a:	e00e      	b.n	800635a <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2b0f      	cmp	r3, #15
 8006340:	d80a      	bhi.n	8006358 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006342:	2200      	movs	r2, #0
 8006344:	6879      	ldr	r1, [r7, #4]
 8006346:	f04f 30ff 	mov.w	r0, #4294967295
 800634a:	f000 fb68 	bl	8006a1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800634e:	4a07      	ldr	r2, [pc, #28]	; (800636c <HAL_InitTick+0x5e>)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006354:	2300      	movs	r3, #0
 8006356:	e000      	b.n	800635a <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006358:	2301      	movs	r3, #1
}
 800635a:	4618      	mov	r0, r3
 800635c:	3708      	adds	r7, #8
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	20000058 	.word	0x20000058
 8006368:	20000060 	.word	0x20000060
 800636c:	2000005c 	.word	0x2000005c

08006370 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006370:	b480      	push	{r7}
 8006372:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006374:	4b06      	ldr	r3, [pc, #24]	; (8006390 <HAL_IncTick+0x20>)
 8006376:	781b      	ldrb	r3, [r3, #0]
 8006378:	461a      	mov	r2, r3
 800637a:	4b06      	ldr	r3, [pc, #24]	; (8006394 <HAL_IncTick+0x24>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4413      	add	r3, r2
 8006380:	4a04      	ldr	r2, [pc, #16]	; (8006394 <HAL_IncTick+0x24>)
 8006382:	6013      	str	r3, [r2, #0]
}
 8006384:	bf00      	nop
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	20000060 	.word	0x20000060
 8006394:	20000988 	.word	0x20000988

08006398 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006398:	b480      	push	{r7}
 800639a:	af00      	add	r7, sp, #0
  return uwTick;
 800639c:	4b03      	ldr	r3, [pc, #12]	; (80063ac <HAL_GetTick+0x14>)
 800639e:	681b      	ldr	r3, [r3, #0]
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr
 80063aa:	bf00      	nop
 80063ac:	20000988 	.word	0x20000988

080063b0 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 80063b0:	b480      	push	{r7}
 80063b2:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80063b4:	4b03      	ldr	r3, [pc, #12]	; (80063c4 <HAL_GetTickPrio+0x14>)
 80063b6:	681b      	ldr	r3, [r3, #0]
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	46bd      	mov	sp, r7
 80063bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c0:	4770      	bx	lr
 80063c2:	bf00      	nop
 80063c4:	2000005c 	.word	0x2000005c

080063c8 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval Status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b084      	sub	sp, #16
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	4603      	mov	r3, r0
 80063d0:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status  = HAL_OK;
 80063d2:	2300      	movs	r3, #0
 80063d4:	73fb      	strb	r3, [r7, #15]
  HAL_TickFreqTypeDef prevTickFreq;

  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 80063d6:	4b0e      	ldr	r3, [pc, #56]	; (8006410 <HAL_SetTickFreq+0x48>)
 80063d8:	781b      	ldrb	r3, [r3, #0]
 80063da:	79fa      	ldrb	r2, [r7, #7]
 80063dc:	429a      	cmp	r2, r3
 80063de:	d012      	beq.n	8006406 <HAL_SetTickFreq+0x3e>
  {
    /* Back up uwTickFreq frequency */
    prevTickFreq = uwTickFreq;
 80063e0:	4b0b      	ldr	r3, [pc, #44]	; (8006410 <HAL_SetTickFreq+0x48>)
 80063e2:	781b      	ldrb	r3, [r3, #0]
 80063e4:	73bb      	strb	r3, [r7, #14]

    /* Update uwTickFreq global variable used by HAL_InitTick() */
    uwTickFreq = Freq;
 80063e6:	4a0a      	ldr	r2, [pc, #40]	; (8006410 <HAL_SetTickFreq+0x48>)
 80063e8:	79fb      	ldrb	r3, [r7, #7]
 80063ea:	7013      	strb	r3, [r2, #0]

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 80063ec:	4b09      	ldr	r3, [pc, #36]	; (8006414 <HAL_SetTickFreq+0x4c>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4618      	mov	r0, r3
 80063f2:	f7ff ff8c 	bl	800630e <HAL_InitTick>
 80063f6:	4603      	mov	r3, r0
 80063f8:	73fb      	strb	r3, [r7, #15]

    if (status != HAL_OK)
 80063fa:	7bfb      	ldrb	r3, [r7, #15]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d002      	beq.n	8006406 <HAL_SetTickFreq+0x3e>
    {
      /* Restore previous tick frequency */
      uwTickFreq = prevTickFreq;
 8006400:	4a03      	ldr	r2, [pc, #12]	; (8006410 <HAL_SetTickFreq+0x48>)
 8006402:	7bbb      	ldrb	r3, [r7, #14]
 8006404:	7013      	strb	r3, [r2, #0]
    }
  }

  return status;
 8006406:	7bfb      	ldrb	r3, [r7, #15]
}
 8006408:	4618      	mov	r0, r3
 800640a:	3710      	adds	r7, #16
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}
 8006410:	20000060 	.word	0x20000060
 8006414:	2000005c 	.word	0x2000005c

08006418 <HAL_GetTickFreq>:
/**
  * @brief Return tick frequency.
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8006418:	b480      	push	{r7}
 800641a:	af00      	add	r7, sp, #0
  return uwTickFreq;
 800641c:	4b03      	ldr	r3, [pc, #12]	; (800642c <HAL_GetTickFreq+0x14>)
 800641e:	781b      	ldrb	r3, [r3, #0]
}
 8006420:	4618      	mov	r0, r3
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr
 800642a:	bf00      	nop
 800642c:	20000060 	.word	0x20000060

08006430 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b084      	sub	sp, #16
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006438:	f7ff ffae 	bl	8006398 <HAL_GetTick>
 800643c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006448:	d005      	beq.n	8006456 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800644a:	4b0a      	ldr	r3, [pc, #40]	; (8006474 <HAL_Delay+0x44>)
 800644c:	781b      	ldrb	r3, [r3, #0]
 800644e:	461a      	mov	r2, r3
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	4413      	add	r3, r2
 8006454:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006456:	bf00      	nop
 8006458:	f7ff ff9e 	bl	8006398 <HAL_GetTick>
 800645c:	4602      	mov	r2, r0
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	1ad3      	subs	r3, r2, r3
 8006462:	68fa      	ldr	r2, [r7, #12]
 8006464:	429a      	cmp	r2, r3
 8006466:	d8f7      	bhi.n	8006458 <HAL_Delay+0x28>
  {
  }
}
 8006468:	bf00      	nop
 800646a:	bf00      	nop
 800646c:	3710      	adds	r7, #16
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}
 8006472:	bf00      	nop
 8006474:	20000060 	.word	0x20000060

08006478 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8006478:	b480      	push	{r7}
 800647a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 800647c:	4b05      	ldr	r3, [pc, #20]	; (8006494 <HAL_SuspendTick+0x1c>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a04      	ldr	r2, [pc, #16]	; (8006494 <HAL_SuspendTick+0x1c>)
 8006482:	f023 0302 	bic.w	r3, r3, #2
 8006486:	6013      	str	r3, [r2, #0]
}
 8006488:	bf00      	nop
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr
 8006492:	bf00      	nop
 8006494:	e000e010 	.word	0xe000e010

08006498 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8006498:	b480      	push	{r7}
 800649a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 800649c:	4b05      	ldr	r3, [pc, #20]	; (80064b4 <HAL_ResumeTick+0x1c>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a04      	ldr	r2, [pc, #16]	; (80064b4 <HAL_ResumeTick+0x1c>)
 80064a2:	f043 0302 	orr.w	r3, r3, #2
 80064a6:	6013      	str	r3, [r2, #0]
}
 80064a8:	bf00      	nop
 80064aa:	46bd      	mov	sp, r7
 80064ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b0:	4770      	bx	lr
 80064b2:	bf00      	nop
 80064b4:	e000e010 	.word	0xe000e010

080064b8 <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 80064b8:	b480      	push	{r7}
 80064ba:	af00      	add	r7, sp, #0
  return __STM32F4xx_HAL_VERSION;
 80064bc:	4b02      	ldr	r3, [pc, #8]	; (80064c8 <HAL_GetHalVersion+0x10>)
}
 80064be:	4618      	mov	r0, r3
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr
 80064c8:	01070d00 	.word	0x01070d00

080064cc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80064cc:	b480      	push	{r7}
 80064ce:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) >> 16U);
 80064d0:	4b03      	ldr	r3, [pc, #12]	; (80064e0 <HAL_GetREVID+0x14>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	0c1b      	lsrs	r3, r3, #16
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	46bd      	mov	sp, r7
 80064da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064de:	4770      	bx	lr
 80064e0:	e0042000 	.word	0xe0042000

080064e4 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 80064e4:	b480      	push	{r7}
 80064e6:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 80064e8:	4b04      	ldr	r3, [pc, #16]	; (80064fc <HAL_GetDEVID+0x18>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	46bd      	mov	sp, r7
 80064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f8:	4770      	bx	lr
 80064fa:	bf00      	nop
 80064fc:	e0042000 	.word	0xe0042000

08006500 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8006500:	b480      	push	{r7}
 8006502:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8006504:	4b05      	ldr	r3, [pc, #20]	; (800651c <HAL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	4a04      	ldr	r2, [pc, #16]	; (800651c <HAL_DBGMCU_EnableDBGSleepMode+0x1c>)
 800650a:	f043 0301 	orr.w	r3, r3, #1
 800650e:	6053      	str	r3, [r2, #4]
}
 8006510:	bf00      	nop
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr
 800651a:	bf00      	nop
 800651c:	e0042000 	.word	0xe0042000

08006520 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8006520:	b480      	push	{r7}
 8006522:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8006524:	4b05      	ldr	r3, [pc, #20]	; (800653c <HAL_DBGMCU_DisableDBGSleepMode+0x1c>)
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	4a04      	ldr	r2, [pc, #16]	; (800653c <HAL_DBGMCU_DisableDBGSleepMode+0x1c>)
 800652a:	f023 0301 	bic.w	r3, r3, #1
 800652e:	6053      	str	r3, [r2, #4]
}
 8006530:	bf00      	nop
 8006532:	46bd      	mov	sp, r7
 8006534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006538:	4770      	bx	lr
 800653a:	bf00      	nop
 800653c:	e0042000 	.word	0xe0042000

08006540 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8006540:	b480      	push	{r7}
 8006542:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8006544:	4b05      	ldr	r3, [pc, #20]	; (800655c <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	4a04      	ldr	r2, [pc, #16]	; (800655c <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
 800654a:	f043 0302 	orr.w	r3, r3, #2
 800654e:	6053      	str	r3, [r2, #4]
}
 8006550:	bf00      	nop
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr
 800655a:	bf00      	nop
 800655c:	e0042000 	.word	0xe0042000

08006560 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8006560:	b480      	push	{r7}
 8006562:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8006564:	4b05      	ldr	r3, [pc, #20]	; (800657c <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	4a04      	ldr	r2, [pc, #16]	; (800657c <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
 800656a:	f023 0302 	bic.w	r3, r3, #2
 800656e:	6053      	str	r3, [r2, #4]
}
 8006570:	bf00      	nop
 8006572:	46bd      	mov	sp, r7
 8006574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006578:	4770      	bx	lr
 800657a:	bf00      	nop
 800657c:	e0042000 	.word	0xe0042000

08006580 <HAL_DBGMCU_EnableDBGStandbyMode>:
/**
  * @brief  Enable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8006580:	b480      	push	{r7}
 8006582:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8006584:	4b05      	ldr	r3, [pc, #20]	; (800659c <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	4a04      	ldr	r2, [pc, #16]	; (800659c <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
 800658a:	f043 0304 	orr.w	r3, r3, #4
 800658e:	6053      	str	r3, [r2, #4]
}
 8006590:	bf00      	nop
 8006592:	46bd      	mov	sp, r7
 8006594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006598:	4770      	bx	lr
 800659a:	bf00      	nop
 800659c:	e0042000 	.word	0xe0042000

080065a0 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 80065a0:	b480      	push	{r7}
 80065a2:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80065a4:	4b05      	ldr	r3, [pc, #20]	; (80065bc <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	4a04      	ldr	r2, [pc, #16]	; (80065bc <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
 80065aa:	f023 0304 	bic.w	r3, r3, #4
 80065ae:	6053      	str	r3, [r2, #4]
}
 80065b0:	bf00      	nop
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr
 80065ba:	bf00      	nop
 80065bc:	e0042000 	.word	0xe0042000

080065c0 <HAL_EnableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
 80065c0:	b480      	push	{r7}
 80065c2:	af00      	add	r7, sp, #0
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)ENABLE;
 80065c4:	4b03      	ldr	r3, [pc, #12]	; (80065d4 <HAL_EnableCompensationCell+0x14>)
 80065c6:	2201      	movs	r2, #1
 80065c8:	601a      	str	r2, [r3, #0]
}
 80065ca:	bf00      	nop
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr
 80065d4:	42270400 	.word	0x42270400

080065d8 <HAL_DisableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_DisableCompensationCell(void)
{
 80065d8:	b480      	push	{r7}
 80065da:	af00      	add	r7, sp, #0
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)DISABLE;
 80065dc:	4b03      	ldr	r3, [pc, #12]	; (80065ec <HAL_DisableCompensationCell+0x14>)
 80065de:	2200      	movs	r2, #0
 80065e0:	601a      	str	r2, [r3, #0]
}
 80065e2:	bf00      	nop
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr
 80065ec:	42270400 	.word	0x42270400

080065f0 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 80065f0:	b480      	push	{r7}
 80065f2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 80065f4:	4b03      	ldr	r3, [pc, #12]	; (8006604 <HAL_GetUIDw0+0x14>)
 80065f6:	681b      	ldr	r3, [r3, #0]
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr
 8006602:	bf00      	nop
 8006604:	1fff7a10 	.word	0x1fff7a10

08006608 <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8006608:	b480      	push	{r7}
 800660a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 800660c:	4b03      	ldr	r3, [pc, #12]	; (800661c <HAL_GetUIDw1+0x14>)
 800660e:	681b      	ldr	r3, [r3, #0]
}
 8006610:	4618      	mov	r0, r3
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr
 800661a:	bf00      	nop
 800661c:	1fff7a14 	.word	0x1fff7a14

08006620 <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8006620:	b480      	push	{r7}
 8006622:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8006624:	4b03      	ldr	r3, [pc, #12]	; (8006634 <HAL_GetUIDw2+0x14>)
 8006626:	681b      	ldr	r3, [r3, #0]
}
 8006628:	4618      	mov	r0, r3
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	1fff7a18 	.word	0x1fff7a18

08006638 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006638:	b480      	push	{r7}
 800663a:	b085      	sub	sp, #20
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f003 0307 	and.w	r3, r3, #7
 8006646:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006648:	4b0c      	ldr	r3, [pc, #48]	; (800667c <__NVIC_SetPriorityGrouping+0x44>)
 800664a:	68db      	ldr	r3, [r3, #12]
 800664c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800664e:	68ba      	ldr	r2, [r7, #8]
 8006650:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006654:	4013      	ands	r3, r2
 8006656:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006660:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006664:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006668:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800666a:	4a04      	ldr	r2, [pc, #16]	; (800667c <__NVIC_SetPriorityGrouping+0x44>)
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	60d3      	str	r3, [r2, #12]
}
 8006670:	bf00      	nop
 8006672:	3714      	adds	r7, #20
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr
 800667c:	e000ed00 	.word	0xe000ed00

08006680 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006680:	b480      	push	{r7}
 8006682:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006684:	4b04      	ldr	r3, [pc, #16]	; (8006698 <__NVIC_GetPriorityGrouping+0x18>)
 8006686:	68db      	ldr	r3, [r3, #12]
 8006688:	0a1b      	lsrs	r3, r3, #8
 800668a:	f003 0307 	and.w	r3, r3, #7
}
 800668e:	4618      	mov	r0, r3
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr
 8006698:	e000ed00 	.word	0xe000ed00

0800669c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800669c:	b480      	push	{r7}
 800669e:	b083      	sub	sp, #12
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	4603      	mov	r3, r0
 80066a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80066a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	db0b      	blt.n	80066c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80066ae:	79fb      	ldrb	r3, [r7, #7]
 80066b0:	f003 021f 	and.w	r2, r3, #31
 80066b4:	4907      	ldr	r1, [pc, #28]	; (80066d4 <__NVIC_EnableIRQ+0x38>)
 80066b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066ba:	095b      	lsrs	r3, r3, #5
 80066bc:	2001      	movs	r0, #1
 80066be:	fa00 f202 	lsl.w	r2, r0, r2
 80066c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80066c6:	bf00      	nop
 80066c8:	370c      	adds	r7, #12
 80066ca:	46bd      	mov	sp, r7
 80066cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d0:	4770      	bx	lr
 80066d2:	bf00      	nop
 80066d4:	e000e100 	.word	0xe000e100

080066d8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80066d8:	b480      	push	{r7}
 80066da:	b083      	sub	sp, #12
 80066dc:	af00      	add	r7, sp, #0
 80066de:	4603      	mov	r3, r0
 80066e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80066e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	db12      	blt.n	8006710 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80066ea:	79fb      	ldrb	r3, [r7, #7]
 80066ec:	f003 021f 	and.w	r2, r3, #31
 80066f0:	490a      	ldr	r1, [pc, #40]	; (800671c <__NVIC_DisableIRQ+0x44>)
 80066f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066f6:	095b      	lsrs	r3, r3, #5
 80066f8:	2001      	movs	r0, #1
 80066fa:	fa00 f202 	lsl.w	r2, r0, r2
 80066fe:	3320      	adds	r3, #32
 8006700:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8006704:	f3bf 8f4f 	dsb	sy
}
 8006708:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800670a:	f3bf 8f6f 	isb	sy
}
 800670e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8006710:	bf00      	nop
 8006712:	370c      	adds	r7, #12
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr
 800671c:	e000e100 	.word	0xe000e100

08006720 <__NVIC_GetPendingIRQ>:
  \return             0  Interrupt status is not pending.
  \return             1  Interrupt status is pending.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 8006720:	b480      	push	{r7}
 8006722:	b083      	sub	sp, #12
 8006724:	af00      	add	r7, sp, #0
 8006726:	4603      	mov	r3, r0
 8006728:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800672a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800672e:	2b00      	cmp	r3, #0
 8006730:	db0e      	blt.n	8006750 <__NVIC_GetPendingIRQ+0x30>
  {
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8006732:	4a0b      	ldr	r2, [pc, #44]	; (8006760 <__NVIC_GetPendingIRQ+0x40>)
 8006734:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006738:	095b      	lsrs	r3, r3, #5
 800673a:	3340      	adds	r3, #64	; 0x40
 800673c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006740:	79fb      	ldrb	r3, [r7, #7]
 8006742:	f003 031f 	and.w	r3, r3, #31
 8006746:	fa22 f303 	lsr.w	r3, r2, r3
 800674a:	f003 0301 	and.w	r3, r3, #1
 800674e:	e000      	b.n	8006752 <__NVIC_GetPendingIRQ+0x32>
  }
  else
  {
    return(0U);
 8006750:	2300      	movs	r3, #0
  }
}
 8006752:	4618      	mov	r0, r3
 8006754:	370c      	adds	r7, #12
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr
 800675e:	bf00      	nop
 8006760:	e000e100 	.word	0xe000e100

08006764 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	4603      	mov	r3, r0
 800676c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800676e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006772:	2b00      	cmp	r3, #0
 8006774:	db0c      	blt.n	8006790 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006776:	79fb      	ldrb	r3, [r7, #7]
 8006778:	f003 021f 	and.w	r2, r3, #31
 800677c:	4907      	ldr	r1, [pc, #28]	; (800679c <__NVIC_SetPendingIRQ+0x38>)
 800677e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006782:	095b      	lsrs	r3, r3, #5
 8006784:	2001      	movs	r0, #1
 8006786:	fa00 f202 	lsl.w	r2, r0, r2
 800678a:	3340      	adds	r3, #64	; 0x40
 800678c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006790:	bf00      	nop
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr
 800679c:	e000e100 	.word	0xe000e100

080067a0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	4603      	mov	r3, r0
 80067a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80067aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	db0c      	blt.n	80067cc <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80067b2:	79fb      	ldrb	r3, [r7, #7]
 80067b4:	f003 021f 	and.w	r2, r3, #31
 80067b8:	4907      	ldr	r1, [pc, #28]	; (80067d8 <__NVIC_ClearPendingIRQ+0x38>)
 80067ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067be:	095b      	lsrs	r3, r3, #5
 80067c0:	2001      	movs	r0, #1
 80067c2:	fa00 f202 	lsl.w	r2, r0, r2
 80067c6:	3360      	adds	r3, #96	; 0x60
 80067c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80067cc:	bf00      	nop
 80067ce:	370c      	adds	r7, #12
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr
 80067d8:	e000e100 	.word	0xe000e100

080067dc <__NVIC_GetActive>:
  \return             0  Interrupt status is not active.
  \return             1  Interrupt status is active.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
{
 80067dc:	b480      	push	{r7}
 80067de:	b083      	sub	sp, #12
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	4603      	mov	r3, r0
 80067e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80067e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	db0e      	blt.n	800680c <__NVIC_GetActive+0x30>
  {
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 80067ee:	4a0b      	ldr	r2, [pc, #44]	; (800681c <__NVIC_GetActive+0x40>)
 80067f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067f4:	095b      	lsrs	r3, r3, #5
 80067f6:	3380      	adds	r3, #128	; 0x80
 80067f8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80067fc:	79fb      	ldrb	r3, [r7, #7]
 80067fe:	f003 031f 	and.w	r3, r3, #31
 8006802:	fa22 f303 	lsr.w	r3, r2, r3
 8006806:	f003 0301 	and.w	r3, r3, #1
 800680a:	e000      	b.n	800680e <__NVIC_GetActive+0x32>
  }
  else
  {
    return(0U);
 800680c:	2300      	movs	r3, #0
  }
}
 800680e:	4618      	mov	r0, r3
 8006810:	370c      	adds	r7, #12
 8006812:	46bd      	mov	sp, r7
 8006814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006818:	4770      	bx	lr
 800681a:	bf00      	nop
 800681c:	e000e100 	.word	0xe000e100

08006820 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006820:	b480      	push	{r7}
 8006822:	b083      	sub	sp, #12
 8006824:	af00      	add	r7, sp, #0
 8006826:	4603      	mov	r3, r0
 8006828:	6039      	str	r1, [r7, #0]
 800682a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800682c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006830:	2b00      	cmp	r3, #0
 8006832:	db0a      	blt.n	800684a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	b2da      	uxtb	r2, r3
 8006838:	490c      	ldr	r1, [pc, #48]	; (800686c <__NVIC_SetPriority+0x4c>)
 800683a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800683e:	0112      	lsls	r2, r2, #4
 8006840:	b2d2      	uxtb	r2, r2
 8006842:	440b      	add	r3, r1
 8006844:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006848:	e00a      	b.n	8006860 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	b2da      	uxtb	r2, r3
 800684e:	4908      	ldr	r1, [pc, #32]	; (8006870 <__NVIC_SetPriority+0x50>)
 8006850:	79fb      	ldrb	r3, [r7, #7]
 8006852:	f003 030f 	and.w	r3, r3, #15
 8006856:	3b04      	subs	r3, #4
 8006858:	0112      	lsls	r2, r2, #4
 800685a:	b2d2      	uxtb	r2, r2
 800685c:	440b      	add	r3, r1
 800685e:	761a      	strb	r2, [r3, #24]
}
 8006860:	bf00      	nop
 8006862:	370c      	adds	r7, #12
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr
 800686c:	e000e100 	.word	0xe000e100
 8006870:	e000ed00 	.word	0xe000ed00

08006874 <__NVIC_GetPriority>:
  \param [in]   IRQn  Interrupt number.
  \return             Interrupt Priority.
                      Value is aligned automatically to the implemented priority bits of the microcontroller.
 */
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{
 8006874:	b480      	push	{r7}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
 800687a:	4603      	mov	r3, r0
 800687c:	71fb      	strb	r3, [r7, #7]

  if ((int32_t)(IRQn) >= 0)
 800687e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006882:	2b00      	cmp	r3, #0
 8006884:	db09      	blt.n	800689a <__NVIC_GetPriority+0x26>
  {
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 8006886:	4a0d      	ldr	r2, [pc, #52]	; (80068bc <__NVIC_GetPriority+0x48>)
 8006888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800688c:	4413      	add	r3, r2
 800688e:	f893 3300 	ldrb.w	r3, [r3, #768]	; 0x300
 8006892:	b2db      	uxtb	r3, r3
 8006894:	091b      	lsrs	r3, r3, #4
 8006896:	b2db      	uxtb	r3, r3
 8006898:	e009      	b.n	80068ae <__NVIC_GetPriority+0x3a>
  }
  else
  {
    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 800689a:	4a09      	ldr	r2, [pc, #36]	; (80068c0 <__NVIC_GetPriority+0x4c>)
 800689c:	79fb      	ldrb	r3, [r7, #7]
 800689e:	f003 030f 	and.w	r3, r3, #15
 80068a2:	3b04      	subs	r3, #4
 80068a4:	4413      	add	r3, r2
 80068a6:	7e1b      	ldrb	r3, [r3, #24]
 80068a8:	b2db      	uxtb	r3, r3
 80068aa:	091b      	lsrs	r3, r3, #4
 80068ac:	b2db      	uxtb	r3, r3
  }
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	370c      	adds	r7, #12
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr
 80068ba:	bf00      	nop
 80068bc:	e000e100 	.word	0xe000e100
 80068c0:	e000ed00 	.word	0xe000ed00

080068c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b089      	sub	sp, #36	; 0x24
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	60b9      	str	r1, [r7, #8]
 80068ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f003 0307 	and.w	r3, r3, #7
 80068d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80068d8:	69fb      	ldr	r3, [r7, #28]
 80068da:	f1c3 0307 	rsb	r3, r3, #7
 80068de:	2b04      	cmp	r3, #4
 80068e0:	bf28      	it	cs
 80068e2:	2304      	movcs	r3, #4
 80068e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80068e6:	69fb      	ldr	r3, [r7, #28]
 80068e8:	3304      	adds	r3, #4
 80068ea:	2b06      	cmp	r3, #6
 80068ec:	d902      	bls.n	80068f4 <NVIC_EncodePriority+0x30>
 80068ee:	69fb      	ldr	r3, [r7, #28]
 80068f0:	3b03      	subs	r3, #3
 80068f2:	e000      	b.n	80068f6 <NVIC_EncodePriority+0x32>
 80068f4:	2300      	movs	r3, #0
 80068f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80068f8:	f04f 32ff 	mov.w	r2, #4294967295
 80068fc:	69bb      	ldr	r3, [r7, #24]
 80068fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006902:	43da      	mvns	r2, r3
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	401a      	ands	r2, r3
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800690c:	f04f 31ff 	mov.w	r1, #4294967295
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	fa01 f303 	lsl.w	r3, r1, r3
 8006916:	43d9      	mvns	r1, r3
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800691c:	4313      	orrs	r3, r2
         );
}
 800691e:	4618      	mov	r0, r3
 8006920:	3724      	adds	r7, #36	; 0x24
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr

0800692a <NVIC_DecodePriority>:
  \param [in]     PriorityGroup  Used priority group.
  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
  \param [out]     pSubPriority  Subpriority value (starting from 0).
 */
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
 800692a:	b480      	push	{r7}
 800692c:	b089      	sub	sp, #36	; 0x24
 800692e:	af00      	add	r7, sp, #0
 8006930:	60f8      	str	r0, [r7, #12]
 8006932:	60b9      	str	r1, [r7, #8]
 8006934:	607a      	str	r2, [r7, #4]
 8006936:	603b      	str	r3, [r7, #0]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	f003 0307 	and.w	r3, r3, #7
 800693e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006940:	69fb      	ldr	r3, [r7, #28]
 8006942:	f1c3 0307 	rsb	r3, r3, #7
 8006946:	2b04      	cmp	r3, #4
 8006948:	bf28      	it	cs
 800694a:	2304      	movcs	r3, #4
 800694c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800694e:	69fb      	ldr	r3, [r7, #28]
 8006950:	3304      	adds	r3, #4
 8006952:	2b06      	cmp	r3, #6
 8006954:	d902      	bls.n	800695c <NVIC_DecodePriority+0x32>
 8006956:	69fb      	ldr	r3, [r7, #28]
 8006958:	3b03      	subs	r3, #3
 800695a:	e000      	b.n	800695e <NVIC_DecodePriority+0x34>
 800695c:	2300      	movs	r3, #0
 800695e:	617b      	str	r3, [r7, #20]

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 8006960:	68fa      	ldr	r2, [r7, #12]
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	40da      	lsrs	r2, r3
 8006966:	f04f 31ff 	mov.w	r1, #4294967295
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	fa01 f303 	lsl.w	r3, r1, r3
 8006970:	43db      	mvns	r3, r3
 8006972:	401a      	ands	r2, r3
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	601a      	str	r2, [r3, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 8006978:	f04f 32ff 	mov.w	r2, #4294967295
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	fa02 f303 	lsl.w	r3, r2, r3
 8006982:	43da      	mvns	r2, r3
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	401a      	ands	r2, r3
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	601a      	str	r2, [r3, #0]
}
 800698c:	bf00      	nop
 800698e:	3724      	adds	r7, #36	; 0x24
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr

08006998 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8006998:	b480      	push	{r7}
 800699a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800699c:	f3bf 8f4f 	dsb	sy
}
 80069a0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80069a2:	4b06      	ldr	r3, [pc, #24]	; (80069bc <__NVIC_SystemReset+0x24>)
 80069a4:	68db      	ldr	r3, [r3, #12]
 80069a6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80069aa:	4904      	ldr	r1, [pc, #16]	; (80069bc <__NVIC_SystemReset+0x24>)
 80069ac:	4b04      	ldr	r3, [pc, #16]	; (80069c0 <__NVIC_SystemReset+0x28>)
 80069ae:	4313      	orrs	r3, r2
 80069b0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80069b2:	f3bf 8f4f 	dsb	sy
}
 80069b6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80069b8:	bf00      	nop
 80069ba:	e7fd      	b.n	80069b8 <__NVIC_SystemReset+0x20>
 80069bc:	e000ed00 	.word	0xe000ed00
 80069c0:	05fa0004 	.word	0x05fa0004

080069c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b082      	sub	sp, #8
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	3b01      	subs	r3, #1
 80069d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80069d4:	d301      	bcc.n	80069da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80069d6:	2301      	movs	r3, #1
 80069d8:	e00f      	b.n	80069fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80069da:	4a0a      	ldr	r2, [pc, #40]	; (8006a04 <SysTick_Config+0x40>)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	3b01      	subs	r3, #1
 80069e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80069e2:	210f      	movs	r1, #15
 80069e4:	f04f 30ff 	mov.w	r0, #4294967295
 80069e8:	f7ff ff1a 	bl	8006820 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80069ec:	4b05      	ldr	r3, [pc, #20]	; (8006a04 <SysTick_Config+0x40>)
 80069ee:	2200      	movs	r2, #0
 80069f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80069f2:	4b04      	ldr	r3, [pc, #16]	; (8006a04 <SysTick_Config+0x40>)
 80069f4:	2207      	movs	r2, #7
 80069f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80069f8:	2300      	movs	r3, #0
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3708      	adds	r7, #8
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}
 8006a02:	bf00      	nop
 8006a04:	e000e010 	.word	0xe000e010

08006a08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b082      	sub	sp, #8
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f7ff fe11 	bl	8006638 <__NVIC_SetPriorityGrouping>
}
 8006a16:	bf00      	nop
 8006a18:	3708      	adds	r7, #8
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}

08006a1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006a1e:	b580      	push	{r7, lr}
 8006a20:	b086      	sub	sp, #24
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	4603      	mov	r3, r0
 8006a26:	60b9      	str	r1, [r7, #8]
 8006a28:	607a      	str	r2, [r7, #4]
 8006a2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006a30:	f7ff fe26 	bl	8006680 <__NVIC_GetPriorityGrouping>
 8006a34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	68b9      	ldr	r1, [r7, #8]
 8006a3a:	6978      	ldr	r0, [r7, #20]
 8006a3c:	f7ff ff42 	bl	80068c4 <NVIC_EncodePriority>
 8006a40:	4602      	mov	r2, r0
 8006a42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a46:	4611      	mov	r1, r2
 8006a48:	4618      	mov	r0, r3
 8006a4a:	f7ff fee9 	bl	8006820 <__NVIC_SetPriority>
}
 8006a4e:	bf00      	nop
 8006a50:	3718      	adds	r7, #24
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}

08006a56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a56:	b580      	push	{r7, lr}
 8006a58:	b082      	sub	sp, #8
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006a60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a64:	4618      	mov	r0, r3
 8006a66:	f7ff fe19 	bl	800669c <__NVIC_EnableIRQ>
}
 8006a6a:	bf00      	nop
 8006a6c:	3708      	adds	r7, #8
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}

08006a72 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006a72:	b580      	push	{r7, lr}
 8006a74:	b082      	sub	sp, #8
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	4603      	mov	r3, r0
 8006a7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006a7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a80:	4618      	mov	r0, r3
 8006a82:	f7ff fe29 	bl	80066d8 <__NVIC_DisableIRQ>
}
 8006a86:	bf00      	nop
 8006a88:	3708      	adds	r7, #8
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}

08006a8e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8006a8e:	b580      	push	{r7, lr}
 8006a90:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8006a92:	f7ff ff81 	bl	8006998 <__NVIC_SystemReset>

08006a96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006a96:	b580      	push	{r7, lr}
 8006a98:	b082      	sub	sp, #8
 8006a9a:	af00      	add	r7, sp, #0
 8006a9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f7ff ff90 	bl	80069c4 <SysTick_Config>
 8006aa4:	4603      	mov	r3, r0
}
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	3708      	adds	r7, #8
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bd80      	pop	{r7, pc}

08006aae <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8006aae:	b480      	push	{r7}
 8006ab0:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8006ab2:	f3bf 8f5f 	dmb	sy
}
 8006ab6:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8006ab8:	4b06      	ldr	r3, [pc, #24]	; (8006ad4 <HAL_MPU_Disable+0x26>)
 8006aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006abc:	4a05      	ldr	r2, [pc, #20]	; (8006ad4 <HAL_MPU_Disable+0x26>)
 8006abe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ac2:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0U;
 8006ac4:	4b04      	ldr	r3, [pc, #16]	; (8006ad8 <HAL_MPU_Disable+0x2a>)
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	605a      	str	r2, [r3, #4]
}
 8006aca:	bf00      	nop
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr
 8006ad4:	e000ed00 	.word	0xe000ed00
 8006ad8:	e000ed90 	.word	0xe000ed90

08006adc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b083      	sub	sp, #12
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8006ae4:	4a0b      	ldr	r2, [pc, #44]	; (8006b14 <HAL_MPU_Enable+0x38>)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f043 0301 	orr.w	r3, r3, #1
 8006aec:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8006aee:	4b0a      	ldr	r3, [pc, #40]	; (8006b18 <HAL_MPU_Enable+0x3c>)
 8006af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006af2:	4a09      	ldr	r2, [pc, #36]	; (8006b18 <HAL_MPU_Enable+0x3c>)
 8006af4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006af8:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8006afa:	f3bf 8f4f 	dsb	sy
}
 8006afe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006b00:	f3bf 8f6f 	isb	sy
}
 8006b04:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8006b06:	bf00      	nop
 8006b08:	370c      	adds	r7, #12
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr
 8006b12:	bf00      	nop
 8006b14:	e000ed90 	.word	0xe000ed90
 8006b18:	e000ed00 	.word	0xe000ed00

08006b1c <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b083      	sub	sp, #12
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	785a      	ldrb	r2, [r3, #1]
 8006b28:	4b1d      	ldr	r3, [pc, #116]	; (8006ba0 <HAL_MPU_ConfigRegion+0x84>)
 8006b2a:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	781b      	ldrb	r3, [r3, #0]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d029      	beq.n	8006b88 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 8006b34:	4a1a      	ldr	r2, [pc, #104]	; (8006ba0 <HAL_MPU_ConfigRegion+0x84>)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	7b1b      	ldrb	r3, [r3, #12]
 8006b40:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	7adb      	ldrb	r3, [r3, #11]
 8006b46:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006b48:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	7a9b      	ldrb	r3, [r3, #10]
 8006b4e:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006b50:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	7b5b      	ldrb	r3, [r3, #13]
 8006b56:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006b58:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	7b9b      	ldrb	r3, [r3, #14]
 8006b5e:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006b60:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	7bdb      	ldrb	r3, [r3, #15]
 8006b66:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006b68:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	7a5b      	ldrb	r3, [r3, #9]
 8006b6e:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006b70:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	7a1b      	ldrb	r3, [r3, #8]
 8006b76:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8006b78:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8006b7a:	687a      	ldr	r2, [r7, #4]
 8006b7c:	7812      	ldrb	r2, [r2, #0]
 8006b7e:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006b80:	4a07      	ldr	r2, [pc, #28]	; (8006ba0 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006b82:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006b84:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00U;
    MPU->RASR = 0x00U;
  }
}
 8006b86:	e005      	b.n	8006b94 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00U;
 8006b88:	4b05      	ldr	r3, [pc, #20]	; (8006ba0 <HAL_MPU_ConfigRegion+0x84>)
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00U;
 8006b8e:	4b04      	ldr	r3, [pc, #16]	; (8006ba0 <HAL_MPU_ConfigRegion+0x84>)
 8006b90:	2200      	movs	r2, #0
 8006b92:	611a      	str	r2, [r3, #16]
}
 8006b94:	bf00      	nop
 8006b96:	370c      	adds	r7, #12
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr
 8006ba0:	e000ed90 	.word	0xe000ed90

08006ba4 <HAL_NVIC_GetPriorityGrouping>:
/**
  * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
  * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	af00      	add	r7, sp, #0
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
 8006ba8:	f7ff fd6a 	bl	8006680 <__NVIC_GetPriorityGrouping>
 8006bac:	4603      	mov	r3, r0
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	bd80      	pop	{r7, pc}

08006bb2 <HAL_NVIC_GetPriority>:
  * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
  * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
{
 8006bb2:	b580      	push	{r7, lr}
 8006bb4:	b084      	sub	sp, #16
 8006bb6:	af00      	add	r7, sp, #0
 8006bb8:	60b9      	str	r1, [r7, #8]
 8006bba:	607a      	str	r2, [r7, #4]
 8006bbc:	603b      	str	r3, [r7, #0]
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 8006bc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f7ff fe54 	bl	8006874 <__NVIC_GetPriority>
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	68b9      	ldr	r1, [r7, #8]
 8006bd2:	f7ff feaa 	bl	800692a <NVIC_DecodePriority>
}
 8006bd6:	bf00      	nop
 8006bd8:	3710      	adds	r7, #16
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}

08006bde <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8006bde:	b580      	push	{r7, lr}
 8006be0:	b082      	sub	sp, #8
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	4603      	mov	r3, r0
 8006be6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8006be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bec:	4618      	mov	r0, r3
 8006bee:	f7ff fdb9 	bl	8006764 <__NVIC_SetPendingIRQ>
}
 8006bf2:	bf00      	nop
 8006bf4:	3708      	adds	r7, #8
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}

08006bfa <HAL_NVIC_GetPendingIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 8006bfa:	b580      	push	{r7, lr}
 8006bfc:	b082      	sub	sp, #8
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	4603      	mov	r3, r0
 8006c02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
 8006c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f7ff fd89 	bl	8006720 <__NVIC_GetPendingIRQ>
 8006c0e:	4603      	mov	r3, r0
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3708      	adds	r7, #8
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}

08006c18 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b082      	sub	sp, #8
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	4603      	mov	r3, r0
 8006c20:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8006c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c26:	4618      	mov	r0, r3
 8006c28:	f7ff fdba 	bl	80067a0 <__NVIC_ClearPendingIRQ>
}
 8006c2c:	bf00      	nop
 8006c2e:	3708      	adds	r7, #8
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}

08006c34 <HAL_NVIC_GetActive>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b082      	sub	sp, #8
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
 8006c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c42:	4618      	mov	r0, r3
 8006c44:	f7ff fdca 	bl	80067dc <__NVIC_GetActive>
 8006c48:	4603      	mov	r3, r0
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3708      	adds	r7, #8
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}

08006c52 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8006c52:	b480      	push	{r7}
 8006c54:	b083      	sub	sp, #12
 8006c56:	af00      	add	r7, sp, #0
 8006c58:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2b04      	cmp	r3, #4
 8006c5e:	d106      	bne.n	8006c6e <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8006c60:	4b09      	ldr	r3, [pc, #36]	; (8006c88 <HAL_SYSTICK_CLKSourceConfig+0x36>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a08      	ldr	r2, [pc, #32]	; (8006c88 <HAL_SYSTICK_CLKSourceConfig+0x36>)
 8006c66:	f043 0304 	orr.w	r3, r3, #4
 8006c6a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8006c6c:	e005      	b.n	8006c7a <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8006c6e:	4b06      	ldr	r3, [pc, #24]	; (8006c88 <HAL_SYSTICK_CLKSourceConfig+0x36>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4a05      	ldr	r2, [pc, #20]	; (8006c88 <HAL_SYSTICK_CLKSourceConfig+0x36>)
 8006c74:	f023 0304 	bic.w	r3, r3, #4
 8006c78:	6013      	str	r3, [r2, #0]
}
 8006c7a:	bf00      	nop
 8006c7c:	370c      	adds	r7, #12
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c84:	4770      	bx	lr
 8006c86:	bf00      	nop
 8006c88:	e000e010 	.word	0xe000e010

08006c8c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8006c90:	f000 f802 	bl	8006c98 <HAL_SYSTICK_Callback>
}
 8006c94:	bf00      	nop
 8006c96:	bd80      	pop	{r7, pc}

08006c98 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8006c9c:	bf00      	nop
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca4:	4770      	bx	lr

08006ca6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8006ca6:	b580      	push	{r7, lr}
 8006ca8:	b082      	sub	sp, #8
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d101      	bne.n	8006cb8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	e014      	b.n	8006ce2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	791b      	ldrb	r3, [r3, #4]
 8006cbc:	b2db      	uxtb	r3, r3
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d105      	bne.n	8006cce <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f7fe fc13 	bl	80054f4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2202      	movs	r2, #2
 8006cd2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2201      	movs	r2, #1
 8006cde:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8006ce0:	2300      	movs	r3, #0
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3708      	adds	r7, #8
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}

08006cea <HAL_DAC_DeInit>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_DeInit(DAC_HandleTypeDef *hdac)
{
 8006cea:	b580      	push	{r7, lr}
 8006cec:	b082      	sub	sp, #8
 8006cee:	af00      	add	r7, sp, #0
 8006cf0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d101      	bne.n	8006cfc <HAL_DAC_DeInit+0x12>
  {
    return HAL_ERROR;
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	e00f      	b.n	8006d1c <HAL_DAC_DeInit+0x32>

  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2202      	movs	r2, #2
 8006d00:	711a      	strb	r2, [r3, #4]
  }
  /* DeInit the low level hardware */
  hdac->MspDeInitCallback(hdac);
#else
  /* DeInit the low level hardware */
  HAL_DAC_MspDeInit(hdac);
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f7fe fc3a 	bl	800557c <HAL_DAC_MspDeInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	611a      	str	r2, [r3, #16]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_RESET;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2200      	movs	r2, #0
 8006d12:	711a      	strb	r2, [r3, #4]

  /* Release Lock */
  __HAL_UNLOCK(hdac);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2200      	movs	r2, #0
 8006d18:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006d1a:	2300      	movs	r3, #0
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3708      	adds	r7, #8
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}

08006d24 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b083      	sub	sp, #12
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
 8006d2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	795b      	ldrb	r3, [r3, #5]
 8006d32:	2b01      	cmp	r3, #1
 8006d34:	d101      	bne.n	8006d3a <HAL_DAC_Start+0x16>
 8006d36:	2302      	movs	r3, #2
 8006d38:	e040      	b.n	8006dbc <HAL_DAC_Start+0x98>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2202      	movs	r2, #2
 8006d44:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	6819      	ldr	r1, [r3, #0]
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	f003 0310 	and.w	r3, r3, #16
 8006d52:	2201      	movs	r2, #1
 8006d54:	409a      	lsls	r2, r3
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	430a      	orrs	r2, r1
 8006d5c:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d10f      	bne.n	8006d84 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8006d6e:	2b3c      	cmp	r3, #60	; 0x3c
 8006d70:	d11d      	bne.n	8006dae <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	685a      	ldr	r2, [r3, #4]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f042 0201 	orr.w	r2, r2, #1
 8006d80:	605a      	str	r2, [r3, #4]
 8006d82:	e014      	b.n	8006dae <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	f003 0310 	and.w	r3, r3, #16
 8006d94:	213c      	movs	r1, #60	; 0x3c
 8006d96:	fa01 f303 	lsl.w	r3, r1, r3
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	d107      	bne.n	8006dae <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	685a      	ldr	r2, [r3, #4]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f042 0202 	orr.w	r2, r2, #2
 8006dac:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2201      	movs	r2, #1
 8006db2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2200      	movs	r2, #0
 8006db8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006dba:	2300      	movs	r3, #0
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	370c      	adds	r7, #12
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr

08006dc8 <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b083      	sub	sp, #12
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	6819      	ldr	r1, [r3, #0]
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	f003 0310 	and.w	r3, r3, #16
 8006dde:	2201      	movs	r2, #1
 8006de0:	fa02 f303 	lsl.w	r3, r2, r3
 8006de4:	43da      	mvns	r2, r3
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	400a      	ands	r2, r1
 8006dec:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2201      	movs	r2, #1
 8006df2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8006df4:	2300      	movs	r3, #0
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	370c      	adds	r7, #12
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e00:	4770      	bx	lr

08006e02 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8006e02:	b580      	push	{r7, lr}
 8006e04:	b086      	sub	sp, #24
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	60f8      	str	r0, [r7, #12]
 8006e0a:	60b9      	str	r1, [r7, #8]
 8006e0c:	607a      	str	r2, [r7, #4]
 8006e0e:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e10:	2300      	movs	r3, #0
 8006e12:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0U;
 8006e14:	2300      	movs	r3, #0
 8006e16:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	795b      	ldrb	r3, [r3, #5]
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	d101      	bne.n	8006e24 <HAL_DAC_Start_DMA+0x22>
 8006e20:	2302      	movs	r3, #2
 8006e22:	e0ab      	b.n	8006f7c <HAL_DAC_Start_DMA+0x17a>
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2201      	movs	r2, #1
 8006e28:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2202      	movs	r2, #2
 8006e2e:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d12f      	bne.n	8006e96 <HAL_DAC_Start_DMA+0x94>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	689b      	ldr	r3, [r3, #8]
 8006e3a:	4a52      	ldr	r2, [pc, #328]	; (8006f84 <HAL_DAC_Start_DMA+0x182>)
 8006e3c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	4a51      	ldr	r2, [pc, #324]	; (8006f88 <HAL_DAC_Start_DMA+0x186>)
 8006e44:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	689b      	ldr	r3, [r3, #8]
 8006e4a:	4a50      	ldr	r2, [pc, #320]	; (8006f8c <HAL_DAC_Start_DMA+0x18a>)
 8006e4c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	681a      	ldr	r2, [r3, #0]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006e5c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8006e5e:	6a3b      	ldr	r3, [r7, #32]
 8006e60:	2b08      	cmp	r3, #8
 8006e62:	d013      	beq.n	8006e8c <HAL_DAC_Start_DMA+0x8a>
 8006e64:	6a3b      	ldr	r3, [r7, #32]
 8006e66:	2b08      	cmp	r3, #8
 8006e68:	d845      	bhi.n	8006ef6 <HAL_DAC_Start_DMA+0xf4>
 8006e6a:	6a3b      	ldr	r3, [r7, #32]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d003      	beq.n	8006e78 <HAL_DAC_Start_DMA+0x76>
 8006e70:	6a3b      	ldr	r3, [r7, #32]
 8006e72:	2b04      	cmp	r3, #4
 8006e74:	d005      	beq.n	8006e82 <HAL_DAC_Start_DMA+0x80>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8006e76:	e03e      	b.n	8006ef6 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	3308      	adds	r3, #8
 8006e7e:	613b      	str	r3, [r7, #16]
        break;
 8006e80:	e03c      	b.n	8006efc <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	330c      	adds	r3, #12
 8006e88:	613b      	str	r3, [r7, #16]
        break;
 8006e8a:	e037      	b.n	8006efc <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	3310      	adds	r3, #16
 8006e92:	613b      	str	r3, [r7, #16]
        break;
 8006e94:	e032      	b.n	8006efc <HAL_DAC_Start_DMA+0xfa>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	68db      	ldr	r3, [r3, #12]
 8006e9a:	4a3d      	ldr	r2, [pc, #244]	; (8006f90 <HAL_DAC_Start_DMA+0x18e>)
 8006e9c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	68db      	ldr	r3, [r3, #12]
 8006ea2:	4a3c      	ldr	r2, [pc, #240]	; (8006f94 <HAL_DAC_Start_DMA+0x192>)
 8006ea4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	68db      	ldr	r3, [r3, #12]
 8006eaa:	4a3b      	ldr	r2, [pc, #236]	; (8006f98 <HAL_DAC_Start_DMA+0x196>)
 8006eac:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006ebc:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8006ebe:	6a3b      	ldr	r3, [r7, #32]
 8006ec0:	2b08      	cmp	r3, #8
 8006ec2:	d013      	beq.n	8006eec <HAL_DAC_Start_DMA+0xea>
 8006ec4:	6a3b      	ldr	r3, [r7, #32]
 8006ec6:	2b08      	cmp	r3, #8
 8006ec8:	d817      	bhi.n	8006efa <HAL_DAC_Start_DMA+0xf8>
 8006eca:	6a3b      	ldr	r3, [r7, #32]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d003      	beq.n	8006ed8 <HAL_DAC_Start_DMA+0xd6>
 8006ed0:	6a3b      	ldr	r3, [r7, #32]
 8006ed2:	2b04      	cmp	r3, #4
 8006ed4:	d005      	beq.n	8006ee2 <HAL_DAC_Start_DMA+0xe0>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8006ed6:	e010      	b.n	8006efa <HAL_DAC_Start_DMA+0xf8>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	3314      	adds	r3, #20
 8006ede:	613b      	str	r3, [r7, #16]
        break;
 8006ee0:	e00c      	b.n	8006efc <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	3318      	adds	r3, #24
 8006ee8:	613b      	str	r3, [r7, #16]
        break;
 8006eea:	e007      	b.n	8006efc <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	331c      	adds	r3, #28
 8006ef2:	613b      	str	r3, [r7, #16]
        break;
 8006ef4:	e002      	b.n	8006efc <HAL_DAC_Start_DMA+0xfa>
        break;
 8006ef6:	bf00      	nop
 8006ef8:	e000      	b.n	8006efc <HAL_DAC_Start_DMA+0xfa>
        break;
 8006efa:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d111      	bne.n	8006f26 <HAL_DAC_Start_DMA+0x124>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	681a      	ldr	r2, [r3, #0]
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006f10:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	6898      	ldr	r0, [r3, #8]
 8006f16:	6879      	ldr	r1, [r7, #4]
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	693a      	ldr	r2, [r7, #16]
 8006f1c:	f000 fca5 	bl	800786a <HAL_DMA_Start_IT>
 8006f20:	4603      	mov	r3, r0
 8006f22:	75fb      	strb	r3, [r7, #23]
 8006f24:	e010      	b.n	8006f48 <HAL_DAC_Start_DMA+0x146>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	681a      	ldr	r2, [r3, #0]
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8006f34:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	68d8      	ldr	r0, [r3, #12]
 8006f3a:	6879      	ldr	r1, [r7, #4]
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	693a      	ldr	r2, [r7, #16]
 8006f40:	f000 fc93 	bl	800786a <HAL_DMA_Start_IT>
 8006f44:	4603      	mov	r3, r0
 8006f46:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8006f4e:	7dfb      	ldrb	r3, [r7, #23]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d10c      	bne.n	8006f6e <HAL_DAC_Start_DMA+0x16c>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	6819      	ldr	r1, [r3, #0]
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	f003 0310 	and.w	r3, r3, #16
 8006f60:	2201      	movs	r2, #1
 8006f62:	409a      	lsls	r2, r3
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	430a      	orrs	r2, r1
 8006f6a:	601a      	str	r2, [r3, #0]
 8006f6c:	e005      	b.n	8006f7a <HAL_DAC_Start_DMA+0x178>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	691b      	ldr	r3, [r3, #16]
 8006f72:	f043 0204 	orr.w	r2, r3, #4
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8006f7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3718      	adds	r7, #24
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}
 8006f84:	0800727f 	.word	0x0800727f
 8006f88:	080072a1 	.word	0x080072a1
 8006f8c:	080072bd 	.word	0x080072bd
 8006f90:	08007571 	.word	0x08007571
 8006f94:	08007593 	.word	0x08007593
 8006f98:	080075af 	.word	0x080075af

08006f9c <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b082      	sub	sp, #8
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	6819      	ldr	r1, [r3, #0]
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	f003 0310 	and.w	r3, r3, #16
 8006fb2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8006fba:	43da      	mvns	r2, r3
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	400a      	ands	r2, r1
 8006fc2:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	6819      	ldr	r1, [r3, #0]
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	f003 0310 	and.w	r3, r3, #16
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8006fd6:	43da      	mvns	r2, r3
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	400a      	ands	r2, r1
 8006fde:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d10d      	bne.n	8007002 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	689b      	ldr	r3, [r3, #8]
 8006fea:	4618      	mov	r0, r3
 8006fec:	f000 fc95 	bl	800791a <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	681a      	ldr	r2, [r3, #0]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ffe:	601a      	str	r2, [r3, #0]
 8007000:	e00c      	b.n	800701c <HAL_DAC_Stop_DMA+0x80>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	68db      	ldr	r3, [r3, #12]
 8007006:	4618      	mov	r0, r3
 8007008:	f000 fc87 	bl	800791a <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	681a      	ldr	r2, [r3, #0]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800701a:	601a      	str	r2, [r3, #0]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2201      	movs	r2, #1
 8007020:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007022:	2300      	movs	r3, #0
}
 8007024:	4618      	mov	r0, r3
 8007026:	3708      	adds	r7, #8
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}

0800702c <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b082      	sub	sp, #8
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800703e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007042:	d120      	bne.n	8007086 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800704a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800704e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007052:	d118      	bne.n	8007086 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2204      	movs	r2, #4
 8007058:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	691b      	ldr	r3, [r3, #16]
 800705e:	f043 0201 	orr.w	r2, r3, #1
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800706e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	681a      	ldr	r2, [r3, #0]
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800707e:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f000 f870 	bl	8007166 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007090:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007094:	d120      	bne.n	80070d8 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800709c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80070a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80070a4:	d118      	bne.n	80070d8 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2204      	movs	r2, #4
 80070aa:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	691b      	ldr	r3, [r3, #16]
 80070b0:	f043 0202 	orr.w	r2, r3, #2
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80070c0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	681a      	ldr	r2, [r3, #0]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80070d0:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f000 fa28 	bl	8007528 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 80070d8:	bf00      	nop
 80070da:	3708      	adds	r7, #8
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd80      	pop	{r7, pc}

080070e0 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b087      	sub	sp, #28
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	60f8      	str	r0, [r7, #12]
 80070e8:	60b9      	str	r1, [r7, #8]
 80070ea:	607a      	str	r2, [r7, #4]
 80070ec:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80070ee:	2300      	movs	r3, #0
 80070f0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d105      	bne.n	800710a <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80070fe:	697a      	ldr	r2, [r7, #20]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	4413      	add	r3, r2
 8007104:	3308      	adds	r3, #8
 8007106:	617b      	str	r3, [r7, #20]
 8007108:	e004      	b.n	8007114 <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800710a:	697a      	ldr	r2, [r7, #20]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	4413      	add	r3, r2
 8007110:	3314      	adds	r3, #20
 8007112:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	461a      	mov	r2, r3
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800711c:	2300      	movs	r3, #0
}
 800711e:	4618      	mov	r0, r3
 8007120:	371c      	adds	r7, #28
 8007122:	46bd      	mov	sp, r7
 8007124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007128:	4770      	bx	lr

0800712a <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800712a:	b480      	push	{r7}
 800712c:	b083      	sub	sp, #12
 800712e:	af00      	add	r7, sp, #0
 8007130:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8007132:	bf00      	nop
 8007134:	370c      	adds	r7, #12
 8007136:	46bd      	mov	sp, r7
 8007138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713c:	4770      	bx	lr

0800713e <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800713e:	b480      	push	{r7}
 8007140:	b083      	sub	sp, #12
 8007142:	af00      	add	r7, sp, #0
 8007144:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8007146:	bf00      	nop
 8007148:	370c      	adds	r7, #12
 800714a:	46bd      	mov	sp, r7
 800714c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007150:	4770      	bx	lr

08007152 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007152:	b480      	push	{r7}
 8007154:	b083      	sub	sp, #12
 8007156:	af00      	add	r7, sp, #0
 8007158:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800715a:	bf00      	nop
 800715c:	370c      	adds	r7, #12
 800715e:	46bd      	mov	sp, r7
 8007160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007164:	4770      	bx	lr

08007166 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007166:	b480      	push	{r7}
 8007168:	b083      	sub	sp, #12
 800716a:	af00      	add	r7, sp, #0
 800716c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800716e:	bf00      	nop
 8007170:	370c      	adds	r7, #12
 8007172:	46bd      	mov	sp, r7
 8007174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007178:	4770      	bx	lr

0800717a <HAL_DAC_GetValue>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800717a:	b480      	push	{r7}
 800717c:	b085      	sub	sp, #20
 800717e:	af00      	add	r7, sp, #0
 8007180:	6078      	str	r0, [r7, #4]
 8007182:	6039      	str	r1, [r7, #0]
  uint32_t result = 0;
 8007184:	2300      	movs	r3, #0
 8007186:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  if (Channel == DAC_CHANNEL_1)
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d104      	bne.n	8007198 <HAL_DAC_GetValue+0x1e>
  {
    result = hdac->Instance->DOR1;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007194:	60fb      	str	r3, [r7, #12]
 8007196:	e003      	b.n	80071a0 <HAL_DAC_GetValue+0x26>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    result = hdac->Instance->DOR2;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800719e:	60fb      	str	r3, [r7, #12]
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  /* Returns the DAC channel data output register value */
  return result;
 80071a0:	68fb      	ldr	r3, [r7, #12]
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3714      	adds	r7, #20
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr

080071ae <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80071ae:	b480      	push	{r7}
 80071b0:	b087      	sub	sp, #28
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	60f8      	str	r0, [r7, #12]
 80071b6:	60b9      	str	r1, [r7, #8]
 80071b8:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	795b      	ldrb	r3, [r3, #5]
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d101      	bne.n	80071c6 <HAL_DAC_ConfigChannel+0x18>
 80071c2:	2302      	movs	r3, #2
 80071c4:	e03c      	b.n	8007240 <HAL_DAC_ConfigChannel+0x92>
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	2201      	movs	r2, #1
 80071ca:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2202      	movs	r2, #2
 80071d0:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f003 0310 	and.w	r3, r3, #16
 80071e0:	f640 72fe 	movw	r2, #4094	; 0xffe
 80071e4:	fa02 f303 	lsl.w	r3, r2, r3
 80071e8:	43db      	mvns	r3, r3
 80071ea:	697a      	ldr	r2, [r7, #20]
 80071ec:	4013      	ands	r3, r2
 80071ee:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	681a      	ldr	r2, [r3, #0]
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	4313      	orrs	r3, r2
 80071fa:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f003 0310 	and.w	r3, r3, #16
 8007202:	693a      	ldr	r2, [r7, #16]
 8007204:	fa02 f303 	lsl.w	r3, r2, r3
 8007208:	697a      	ldr	r2, [r7, #20]
 800720a:	4313      	orrs	r3, r2
 800720c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	697a      	ldr	r2, [r7, #20]
 8007214:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	6819      	ldr	r1, [r3, #0]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f003 0310 	and.w	r3, r3, #16
 8007222:	22c0      	movs	r2, #192	; 0xc0
 8007224:	fa02 f303 	lsl.w	r3, r2, r3
 8007228:	43da      	mvns	r2, r3
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	400a      	ands	r2, r1
 8007230:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2201      	movs	r2, #1
 8007236:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2200      	movs	r2, #0
 800723c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800723e:	2300      	movs	r3, #0
}
 8007240:	4618      	mov	r0, r3
 8007242:	371c      	adds	r7, #28
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <HAL_DAC_GetState>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL state
  */
HAL_DAC_StateTypeDef HAL_DAC_GetState(DAC_HandleTypeDef *hdac)
{
 800724c:	b480      	push	{r7}
 800724e:	b083      	sub	sp, #12
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  /* Return DAC handle state */
  return hdac->State;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	791b      	ldrb	r3, [r3, #4]
 8007258:	b2db      	uxtb	r3, r3
}
 800725a:	4618      	mov	r0, r3
 800725c:	370c      	adds	r7, #12
 800725e:	46bd      	mov	sp, r7
 8007260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007264:	4770      	bx	lr

08007266 <HAL_DAC_GetError>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval DAC Error Code
  */
uint32_t HAL_DAC_GetError(DAC_HandleTypeDef *hdac)
{
 8007266:	b480      	push	{r7}
 8007268:	b083      	sub	sp, #12
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
  return hdac->ErrorCode;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	691b      	ldr	r3, [r3, #16]
}
 8007272:	4618      	mov	r0, r3
 8007274:	370c      	adds	r7, #12
 8007276:	46bd      	mov	sp, r7
 8007278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727c:	4770      	bx	lr

0800727e <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800727e:	b580      	push	{r7, lr}
 8007280:	b084      	sub	sp, #16
 8007282:	af00      	add	r7, sp, #0
 8007284:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800728a:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800728c:	68f8      	ldr	r0, [r7, #12]
 800728e:	f7ff ff4c 	bl	800712a <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2201      	movs	r2, #1
 8007296:	711a      	strb	r2, [r3, #4]
}
 8007298:	bf00      	nop
 800729a:	3710      	adds	r7, #16
 800729c:	46bd      	mov	sp, r7
 800729e:	bd80      	pop	{r7, pc}

080072a0 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b084      	sub	sp, #16
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072ac:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80072ae:	68f8      	ldr	r0, [r7, #12]
 80072b0:	f7ff ff45 	bl	800713e <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80072b4:	bf00      	nop
 80072b6:	3710      	adds	r7, #16
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bd80      	pop	{r7, pc}

080072bc <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b084      	sub	sp, #16
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072c8:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	691b      	ldr	r3, [r3, #16]
 80072ce:	f043 0204 	orr.w	r2, r3, #4
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80072d6:	68f8      	ldr	r0, [r7, #12]
 80072d8:	f7ff ff3b 	bl	8007152 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2201      	movs	r2, #1
 80072e0:	711a      	strb	r2, [r3, #4]
}
 80072e2:	bf00      	nop
 80072e4:	3710      	adds	r7, #16
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}

080072ea <HAL_DACEx_DualStart>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_DualStart(DAC_HandleTypeDef *hdac)
{
 80072ea:	b480      	push	{r7}
 80072ec:	b085      	sub	sp, #20
 80072ee:	af00      	add	r7, sp, #0
 80072f0:	6078      	str	r0, [r7, #4]
  uint32_t tmp_swtrig = 0UL;
 80072f2:	2300      	movs	r3, #0
 80072f4:	60fb      	str	r3, [r7, #12]


  /* Process locked */
  __HAL_LOCK(hdac);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	795b      	ldrb	r3, [r3, #5]
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d101      	bne.n	8007302 <HAL_DACEx_DualStart+0x18>
 80072fe:	2302      	movs	r3, #2
 8007300:	e03b      	b.n	800737a <HAL_DACEx_DualStart+0x90>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2201      	movs	r2, #1
 8007306:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2202      	movs	r2, #2
 800730c:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, DAC_CHANNEL_1);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	681a      	ldr	r2, [r3, #0]
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f042 0201 	orr.w	r2, r2, #1
 800731c:	601a      	str	r2, [r3, #0]
  __HAL_DAC_ENABLE(hdac, DAC_CHANNEL_2);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	681a      	ldr	r2, [r3, #0]
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800732c:	601a      	str	r2, [r3, #0]

  /* Check if software trigger enabled */
  if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8007338:	2b3c      	cmp	r3, #60	; 0x3c
 800733a:	d103      	bne.n	8007344 <HAL_DACEx_DualStart+0x5a>
  {
    tmp_swtrig |= DAC_SWTRIGR_SWTRIG1;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f043 0301 	orr.w	r3, r3, #1
 8007342:	60fb      	str	r3, [r7, #12]
  }
  if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (DAC_CHANNEL_2 & 0x10UL)))
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800734e:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 8007352:	d103      	bne.n	800735c <HAL_DACEx_DualStart+0x72>
  {
    tmp_swtrig |= DAC_SWTRIGR_SWTRIG2;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	f043 0302 	orr.w	r3, r3, #2
 800735a:	60fb      	str	r3, [r7, #12]
  }
  /* Enable the selected DAC software conversion*/
  SET_BIT(hdac->Instance->SWTRIGR, tmp_swtrig);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	6859      	ldr	r1, [r3, #4]
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	68fa      	ldr	r2, [r7, #12]
 8007368:	430a      	orrs	r2, r1
 800736a:	605a      	str	r2, [r3, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2201      	movs	r2, #1
 8007370:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2200      	movs	r2, #0
 8007376:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007378:	2300      	movs	r3, #0
}
 800737a:	4618      	mov	r0, r3
 800737c:	3714      	adds	r7, #20
 800737e:	46bd      	mov	sp, r7
 8007380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007384:	4770      	bx	lr

08007386 <HAL_DACEx_DualStop>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_DualStop(DAC_HandleTypeDef *hdac)
{
 8007386:	b480      	push	{r7}
 8007388:	b083      	sub	sp, #12
 800738a:	af00      	add	r7, sp, #0
 800738c:	6078      	str	r0, [r7, #4]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, DAC_CHANNEL_1);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	681a      	ldr	r2, [r3, #0]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f022 0201 	bic.w	r2, r2, #1
 800739c:	601a      	str	r2, [r3, #0]
  __HAL_DAC_DISABLE(hdac, DAC_CHANNEL_2);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80073ac:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2201      	movs	r2, #1
 80073b2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80073b4:	2300      	movs	r3, #0
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	370c      	adds	r7, #12
 80073ba:	46bd      	mov	sp, r7
 80073bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c0:	4770      	bx	lr

080073c2 <HAL_DACEx_TriangleWaveGenerate>:
  *            @arg DAC_TRIANGLEAMPLITUDE_2047: Select max triangle amplitude of 2047
  *            @arg DAC_TRIANGLEAMPLITUDE_4095: Select max triangle amplitude of 4095
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_TriangleWaveGenerate(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Amplitude)
{
 80073c2:	b480      	push	{r7}
 80073c4:	b085      	sub	sp, #20
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	60f8      	str	r0, [r7, #12]
 80073ca:	60b9      	str	r1, [r7, #8]
 80073cc:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(Amplitude));

  /* Process locked */
  __HAL_LOCK(hdac);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	795b      	ldrb	r3, [r3, #5]
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d101      	bne.n	80073da <HAL_DACEx_TriangleWaveGenerate+0x18>
 80073d6:	2302      	movs	r3, #2
 80073d8:	e024      	b.n	8007424 <HAL_DACEx_TriangleWaveGenerate+0x62>
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	2201      	movs	r2, #1
 80073de:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2202      	movs	r2, #2
 80073e4:	711a      	strb	r2, [r3, #4]

  /* Enable the triangle wave generation for the selected DAC channel */
  MODIFY_REG(hdac->Instance->CR, ((DAC_CR_WAVE1) | (DAC_CR_MAMP1)) << (Channel & 0x10UL),
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	f003 0310 	and.w	r3, r3, #16
 80073f2:	f44f 617c 	mov.w	r1, #4032	; 0xfc0
 80073f6:	fa01 f303 	lsl.w	r3, r1, r3
 80073fa:	43db      	mvns	r3, r3
 80073fc:	ea02 0103 	and.w	r1, r2, r3
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	f003 0310 	and.w	r3, r3, #16
 800740c:	409a      	lsls	r2, r3
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	430a      	orrs	r2, r1
 8007414:	601a      	str	r2, [r3, #0]
             (DAC_CR_WAVE1_1 | Amplitude) << (Channel & 0x10UL));

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	2201      	movs	r2, #1
 800741a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2200      	movs	r2, #0
 8007420:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007422:	2300      	movs	r3, #0
}
 8007424:	4618      	mov	r0, r3
 8007426:	3714      	adds	r7, #20
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr

08007430 <HAL_DACEx_NoiseWaveGenerate>:
  *            @arg DAC_LFSRUNMASK_BITS10_0: Unmask DAC channel LFSR bit[10:0] for noise wave generation
  *            @arg DAC_LFSRUNMASK_BITS11_0: Unmask DAC channel LFSR bit[11:0] for noise wave generation
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_NoiseWaveGenerate(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Amplitude)
{
 8007430:	b480      	push	{r7}
 8007432:	b085      	sub	sp, #20
 8007434:	af00      	add	r7, sp, #0
 8007436:	60f8      	str	r0, [r7, #12]
 8007438:	60b9      	str	r1, [r7, #8]
 800743a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(Amplitude));

  /* Process locked */
  __HAL_LOCK(hdac);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	795b      	ldrb	r3, [r3, #5]
 8007440:	2b01      	cmp	r3, #1
 8007442:	d101      	bne.n	8007448 <HAL_DACEx_NoiseWaveGenerate+0x18>
 8007444:	2302      	movs	r3, #2
 8007446:	e024      	b.n	8007492 <HAL_DACEx_NoiseWaveGenerate+0x62>
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2201      	movs	r2, #1
 800744c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2202      	movs	r2, #2
 8007452:	711a      	strb	r2, [r3, #4]

  /* Enable the noise wave generation for the selected DAC channel */
  MODIFY_REG(hdac->Instance->CR, ((DAC_CR_WAVE1) | (DAC_CR_MAMP1)) << (Channel & 0x10UL),
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	681a      	ldr	r2, [r3, #0]
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	f003 0310 	and.w	r3, r3, #16
 8007460:	f44f 617c 	mov.w	r1, #4032	; 0xfc0
 8007464:	fa01 f303 	lsl.w	r3, r1, r3
 8007468:	43db      	mvns	r3, r3
 800746a:	ea02 0103 	and.w	r1, r2, r3
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	f003 0310 	and.w	r3, r3, #16
 800747a:	409a      	lsls	r2, r3
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	430a      	orrs	r2, r1
 8007482:	601a      	str	r2, [r3, #0]
             (DAC_CR_WAVE1_0 | Amplitude) << (Channel & 0x10UL));

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2201      	movs	r2, #1
 8007488:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	2200      	movs	r2, #0
 800748e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007490:	2300      	movs	r3, #0
}
 8007492:	4618      	mov	r0, r3
 8007494:	3714      	adds	r7, #20
 8007496:	46bd      	mov	sp, r7
 8007498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749c:	4770      	bx	lr

0800749e <HAL_DACEx_DualSetValue>:
  * @note   In dual mode, a unique register access is required to write in both
  *          DAC channels at the same time.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_DualSetValue(DAC_HandleTypeDef *hdac, uint32_t Alignment, uint32_t Data1, uint32_t Data2)
{
 800749e:	b480      	push	{r7}
 80074a0:	b087      	sub	sp, #28
 80074a2:	af00      	add	r7, sp, #0
 80074a4:	60f8      	str	r0, [r7, #12]
 80074a6:	60b9      	str	r1, [r7, #8]
 80074a8:	607a      	str	r2, [r7, #4]
 80074aa:	603b      	str	r3, [r7, #0]
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));

  /* Calculate and set dual DAC data holding register value */
  if (Alignment == DAC_ALIGN_8B_R)
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	2b08      	cmp	r3, #8
 80074b0:	d105      	bne.n	80074be <HAL_DACEx_DualSetValue+0x20>
  {
    data = ((uint32_t)Data2 << 8U) | Data1;
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	021b      	lsls	r3, r3, #8
 80074b6:	687a      	ldr	r2, [r7, #4]
 80074b8:	4313      	orrs	r3, r2
 80074ba:	617b      	str	r3, [r7, #20]
 80074bc:	e004      	b.n	80074c8 <HAL_DACEx_DualSetValue+0x2a>
  }
  else
  {
    data = ((uint32_t)Data2 << 16U) | Data1;
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	041b      	lsls	r3, r3, #16
 80074c2:	687a      	ldr	r2, [r7, #4]
 80074c4:	4313      	orrs	r3, r2
 80074c6:	617b      	str	r3, [r7, #20]
  }

  tmp = (uint32_t)hdac->Instance;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	613b      	str	r3, [r7, #16]
  tmp += DAC_DHR12RD_ALIGNMENT(Alignment);
 80074ce:	68ba      	ldr	r2, [r7, #8]
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	4413      	add	r3, r2
 80074d4:	3320      	adds	r3, #32
 80074d6:	613b      	str	r3, [r7, #16]

  /* Set the dual DAC selected data holding register */
  *(__IO uint32_t *)tmp = data;
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	697a      	ldr	r2, [r7, #20]
 80074dc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80074de:	2300      	movs	r3, #0
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	371c      	adds	r7, #28
 80074e4:	46bd      	mov	sp, r7
 80074e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ea:	4770      	bx	lr

080074ec <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b083      	sub	sp, #12
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80074f4:	bf00      	nop
 80074f6:	370c      	adds	r7, #12
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr

08007500 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8007500:	b480      	push	{r7}
 8007502:	b083      	sub	sp, #12
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8007508:	bf00      	nop
 800750a:	370c      	adds	r7, #12
 800750c:	46bd      	mov	sp, r7
 800750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007512:	4770      	bx	lr

08007514 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800751c:	bf00      	nop
 800751e:	370c      	adds	r7, #12
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr

08007528 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8007528:	b480      	push	{r7}
 800752a:	b083      	sub	sp, #12
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8007530:	bf00      	nop
 8007532:	370c      	adds	r7, #12
 8007534:	46bd      	mov	sp, r7
 8007536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753a:	4770      	bx	lr

0800753c <HAL_DACEx_DualGetValue>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DACEx_DualGetValue(DAC_HandleTypeDef *hdac)
{
 800753c:	b480      	push	{r7}
 800753e:	b085      	sub	sp, #20
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0UL;
 8007544:	2300      	movs	r3, #0
 8007546:	60fb      	str	r3, [r7, #12]

  tmp |= hdac->Instance->DOR1;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800754e:	68fa      	ldr	r2, [r7, #12]
 8007550:	4313      	orrs	r3, r2
 8007552:	60fb      	str	r3, [r7, #12]

  tmp |= hdac->Instance->DOR2 << 16UL;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800755a:	041b      	lsls	r3, r3, #16
 800755c:	68fa      	ldr	r2, [r7, #12]
 800755e:	4313      	orrs	r3, r2
 8007560:	60fb      	str	r3, [r7, #12]

  /* Returns the DAC channel data output register value */
  return tmp;
 8007562:	68fb      	ldr	r3, [r7, #12]
}
 8007564:	4618      	mov	r0, r3
 8007566:	3714      	adds	r7, #20
 8007568:	46bd      	mov	sp, r7
 800756a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756e:	4770      	bx	lr

08007570 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b084      	sub	sp, #16
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800757c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800757e:	68f8      	ldr	r0, [r7, #12]
 8007580:	f7ff ffb4 	bl	80074ec <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2201      	movs	r2, #1
 8007588:	711a      	strb	r2, [r3, #4]
}
 800758a:	bf00      	nop
 800758c:	3710      	adds	r7, #16
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}

08007592 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8007592:	b580      	push	{r7, lr}
 8007594:	b084      	sub	sp, #16
 8007596:	af00      	add	r7, sp, #0
 8007598:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800759e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80075a0:	68f8      	ldr	r0, [r7, #12]
 80075a2:	f7ff ffad 	bl	8007500 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80075a6:	bf00      	nop
 80075a8:	3710      	adds	r7, #16
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}

080075ae <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80075ae:	b580      	push	{r7, lr}
 80075b0:	b084      	sub	sp, #16
 80075b2:	af00      	add	r7, sp, #0
 80075b4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075ba:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	691b      	ldr	r3, [r3, #16]
 80075c0:	f043 0204 	orr.w	r2, r3, #4
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80075c8:	68f8      	ldr	r0, [r7, #12]
 80075ca:	f7ff ffa3 	bl	8007514 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2201      	movs	r2, #1
 80075d2:	711a      	strb	r2, [r3, #4]
}
 80075d4:	bf00      	nop
 80075d6:	3710      	adds	r7, #16
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}

080075dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b086      	sub	sp, #24
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80075e4:	2300      	movs	r3, #0
 80075e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80075e8:	f7fe fed6 	bl	8006398 <HAL_GetTick>
 80075ec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d101      	bne.n	80075f8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80075f4:	2301      	movs	r3, #1
 80075f6:	e099      	b.n	800772c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2202      	movs	r2, #2
 80075fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2200      	movs	r2, #0
 8007604:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	681a      	ldr	r2, [r3, #0]
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f022 0201 	bic.w	r2, r2, #1
 8007616:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007618:	e00f      	b.n	800763a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800761a:	f7fe febd 	bl	8006398 <HAL_GetTick>
 800761e:	4602      	mov	r2, r0
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	1ad3      	subs	r3, r2, r3
 8007624:	2b05      	cmp	r3, #5
 8007626:	d908      	bls.n	800763a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2220      	movs	r2, #32
 800762c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2203      	movs	r2, #3
 8007632:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8007636:	2303      	movs	r3, #3
 8007638:	e078      	b.n	800772c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f003 0301 	and.w	r3, r3, #1
 8007644:	2b00      	cmp	r3, #0
 8007646:	d1e8      	bne.n	800761a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007650:	697a      	ldr	r2, [r7, #20]
 8007652:	4b38      	ldr	r3, [pc, #224]	; (8007734 <HAL_DMA_Init+0x158>)
 8007654:	4013      	ands	r3, r2
 8007656:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	685a      	ldr	r2, [r3, #4]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007666:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	691b      	ldr	r3, [r3, #16]
 800766c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007672:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	699b      	ldr	r3, [r3, #24]
 8007678:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800767e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6a1b      	ldr	r3, [r3, #32]
 8007684:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007686:	697a      	ldr	r2, [r7, #20]
 8007688:	4313      	orrs	r3, r2
 800768a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007690:	2b04      	cmp	r3, #4
 8007692:	d107      	bne.n	80076a4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800769c:	4313      	orrs	r3, r2
 800769e:	697a      	ldr	r2, [r7, #20]
 80076a0:	4313      	orrs	r3, r2
 80076a2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	697a      	ldr	r2, [r7, #20]
 80076aa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	695b      	ldr	r3, [r3, #20]
 80076b2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80076b4:	697b      	ldr	r3, [r7, #20]
 80076b6:	f023 0307 	bic.w	r3, r3, #7
 80076ba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076c0:	697a      	ldr	r2, [r7, #20]
 80076c2:	4313      	orrs	r3, r2
 80076c4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ca:	2b04      	cmp	r3, #4
 80076cc:	d117      	bne.n	80076fe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076d2:	697a      	ldr	r2, [r7, #20]
 80076d4:	4313      	orrs	r3, r2
 80076d6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d00e      	beq.n	80076fe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	f000 fd4d 	bl	8008180 <DMA_CheckFifoParam>
 80076e6:	4603      	mov	r3, r0
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d008      	beq.n	80076fe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2240      	movs	r2, #64	; 0x40
 80076f0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2201      	movs	r2, #1
 80076f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80076fa:	2301      	movs	r3, #1
 80076fc:	e016      	b.n	800772c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	697a      	ldr	r2, [r7, #20]
 8007704:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 fd05 	bl	8008116 <DMA_CalcBaseAndBitshift>
 800770c:	4603      	mov	r3, r0
 800770e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007714:	223f      	movs	r2, #63	; 0x3f
 8007716:	409a      	lsls	r2, r3
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2200      	movs	r2, #0
 8007720:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2201      	movs	r2, #1
 8007726:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800772a:	2300      	movs	r3, #0
}
 800772c:	4618      	mov	r0, r3
 800772e:	3718      	adds	r7, #24
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}
 8007734:	f010803f 	.word	0xf010803f

08007738 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b084      	sub	sp, #16
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d101      	bne.n	800774a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8007746:	2301      	movs	r3, #1
 8007748:	e050      	b.n	80077ec <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007750:	b2db      	uxtb	r3, r3
 8007752:	2b02      	cmp	r3, #2
 8007754:	d101      	bne.n	800775a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8007756:	2302      	movs	r3, #2
 8007758:	e048      	b.n	80077ec <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f022 0201 	bic.w	r2, r2, #1
 8007768:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	2200      	movs	r2, #0
 8007770:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	2200      	movs	r2, #0
 8007778:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	2200      	movs	r2, #0
 8007780:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	2200      	movs	r2, #0
 8007788:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	2200      	movs	r2, #0
 8007790:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	2221      	movs	r2, #33	; 0x21
 8007798:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f000 fcbb 	bl	8008116 <DMA_CalcBaseAndBitshift>
 80077a0:	4603      	mov	r3, r0
 80077a2:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2200      	movs	r2, #0
 80077a8:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2200      	movs	r2, #0
 80077ae:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2200      	movs	r2, #0
 80077b4:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2200      	movs	r2, #0
 80077ba:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2200      	movs	r2, #0
 80077c0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2200      	movs	r2, #0
 80077c6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077cc:	223f      	movs	r2, #63	; 0x3f
 80077ce:	409a      	lsls	r2, r3
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2200      	movs	r2, #0
 80077d8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2200      	movs	r2, #0
 80077de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2200      	movs	r2, #0
 80077e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80077ea:	2300      	movs	r3, #0
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	3710      	adds	r7, #16
 80077f0:	46bd      	mov	sp, r7
 80077f2:	bd80      	pop	{r7, pc}

080077f4 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b086      	sub	sp, #24
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	60f8      	str	r0, [r7, #12]
 80077fc:	60b9      	str	r1, [r7, #8]
 80077fe:	607a      	str	r2, [r7, #4]
 8007800:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007802:	2300      	movs	r3, #0
 8007804:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800780c:	2b01      	cmp	r3, #1
 800780e:	d101      	bne.n	8007814 <HAL_DMA_Start+0x20>
 8007810:	2302      	movs	r3, #2
 8007812:	e026      	b.n	8007862 <HAL_DMA_Start+0x6e>
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	2201      	movs	r2, #1
 8007818:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007822:	b2db      	uxtb	r3, r3
 8007824:	2b01      	cmp	r3, #1
 8007826:	d115      	bne.n	8007854 <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2202      	movs	r2, #2
 800782c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2200      	movs	r2, #0
 8007834:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	687a      	ldr	r2, [r7, #4]
 800783a:	68b9      	ldr	r1, [r7, #8]
 800783c:	68f8      	ldr	r0, [r7, #12]
 800783e:	f000 fc3c 	bl	80080ba <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	681a      	ldr	r2, [r3, #0]
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f042 0201 	orr.w	r2, r2, #1
 8007850:	601a      	str	r2, [r3, #0]
 8007852:	e005      	b.n	8007860 <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2200      	movs	r2, #0
 8007858:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800785c:	2302      	movs	r3, #2
 800785e:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 8007860:	7dfb      	ldrb	r3, [r7, #23]
}
 8007862:	4618      	mov	r0, r3
 8007864:	3718      	adds	r7, #24
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}

0800786a <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800786a:	b580      	push	{r7, lr}
 800786c:	b086      	sub	sp, #24
 800786e:	af00      	add	r7, sp, #0
 8007870:	60f8      	str	r0, [r7, #12]
 8007872:	60b9      	str	r1, [r7, #8]
 8007874:	607a      	str	r2, [r7, #4]
 8007876:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007878:	2300      	movs	r3, #0
 800787a:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007880:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007888:	2b01      	cmp	r3, #1
 800788a:	d101      	bne.n	8007890 <HAL_DMA_Start_IT+0x26>
 800788c:	2302      	movs	r3, #2
 800788e:	e040      	b.n	8007912 <HAL_DMA_Start_IT+0xa8>
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2201      	movs	r2, #1
 8007894:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800789e:	b2db      	uxtb	r3, r3
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	d12f      	bne.n	8007904 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2202      	movs	r2, #2
 80078a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2200      	movs	r2, #0
 80078b0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	687a      	ldr	r2, [r7, #4]
 80078b6:	68b9      	ldr	r1, [r7, #8]
 80078b8:	68f8      	ldr	r0, [r7, #12]
 80078ba:	f000 fbfe 	bl	80080ba <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80078c2:	223f      	movs	r2, #63	; 0x3f
 80078c4:	409a      	lsls	r2, r3
 80078c6:	693b      	ldr	r3, [r7, #16]
 80078c8:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	681a      	ldr	r2, [r3, #0]
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f042 0216 	orr.w	r2, r2, #22
 80078d8:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d007      	beq.n	80078f2 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	681a      	ldr	r2, [r3, #0]
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f042 0208 	orr.w	r2, r2, #8
 80078f0:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	681a      	ldr	r2, [r3, #0]
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f042 0201 	orr.w	r2, r2, #1
 8007900:	601a      	str	r2, [r3, #0]
 8007902:	e005      	b.n	8007910 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2200      	movs	r2, #0
 8007908:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800790c:	2302      	movs	r3, #2
 800790e:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007910:	7dfb      	ldrb	r3, [r7, #23]
}
 8007912:	4618      	mov	r0, r3
 8007914:	3718      	adds	r7, #24
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}

0800791a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800791a:	b580      	push	{r7, lr}
 800791c:	b084      	sub	sp, #16
 800791e:	af00      	add	r7, sp, #0
 8007920:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007926:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8007928:	f7fe fd36 	bl	8006398 <HAL_GetTick>
 800792c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007934:	b2db      	uxtb	r3, r3
 8007936:	2b02      	cmp	r3, #2
 8007938:	d008      	beq.n	800794c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2280      	movs	r2, #128	; 0x80
 800793e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2200      	movs	r2, #0
 8007944:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	e052      	b.n	80079f2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	681a      	ldr	r2, [r3, #0]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f022 0216 	bic.w	r2, r2, #22
 800795a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	695a      	ldr	r2, [r3, #20]
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800796a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007970:	2b00      	cmp	r3, #0
 8007972:	d103      	bne.n	800797c <HAL_DMA_Abort+0x62>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007978:	2b00      	cmp	r3, #0
 800797a:	d007      	beq.n	800798c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	681a      	ldr	r2, [r3, #0]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f022 0208 	bic.w	r2, r2, #8
 800798a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	681a      	ldr	r2, [r3, #0]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f022 0201 	bic.w	r2, r2, #1
 800799a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800799c:	e013      	b.n	80079c6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800799e:	f7fe fcfb 	bl	8006398 <HAL_GetTick>
 80079a2:	4602      	mov	r2, r0
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	1ad3      	subs	r3, r2, r3
 80079a8:	2b05      	cmp	r3, #5
 80079aa:	d90c      	bls.n	80079c6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2220      	movs	r2, #32
 80079b0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2203      	movs	r2, #3
 80079b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2200      	movs	r2, #0
 80079be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80079c2:	2303      	movs	r3, #3
 80079c4:	e015      	b.n	80079f2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f003 0301 	and.w	r3, r3, #1
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d1e4      	bne.n	800799e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079d8:	223f      	movs	r2, #63	; 0x3f
 80079da:	409a      	lsls	r2, r3
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2201      	movs	r2, #1
 80079e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2200      	movs	r2, #0
 80079ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80079f0:	2300      	movs	r3, #0
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3710      	adds	r7, #16
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}

080079fa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80079fa:	b480      	push	{r7}
 80079fc:	b083      	sub	sp, #12
 80079fe:	af00      	add	r7, sp, #0
 8007a00:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007a08:	b2db      	uxtb	r3, r3
 8007a0a:	2b02      	cmp	r3, #2
 8007a0c:	d004      	beq.n	8007a18 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2280      	movs	r2, #128	; 0x80
 8007a12:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007a14:	2301      	movs	r3, #1
 8007a16:	e00c      	b.n	8007a32 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2205      	movs	r2, #5
 8007a1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	681a      	ldr	r2, [r3, #0]
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f022 0201 	bic.w	r2, r2, #1
 8007a2e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007a30:	2300      	movs	r3, #0
}
 8007a32:	4618      	mov	r0, r3
 8007a34:	370c      	adds	r7, #12
 8007a36:	46bd      	mov	sp, r7
 8007a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3c:	4770      	bx	lr

08007a3e <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 8007a3e:	b580      	push	{r7, lr}
 8007a40:	b08a      	sub	sp, #40	; 0x28
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	60f8      	str	r0, [r7, #12]
 8007a46:	460b      	mov	r3, r1
 8007a48:	607a      	str	r2, [r7, #4]
 8007a4a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 8007a50:	f7fe fca2 	bl	8006398 <HAL_GetTick>
 8007a54:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007a5c:	b2db      	uxtb	r3, r3
 8007a5e:	2b02      	cmp	r3, #2
 8007a60:	d008      	beq.n	8007a74 <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2280      	movs	r2, #128	; 0x80
 8007a66:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007a70:	2301      	movs	r3, #1
 8007a72:	e0bf      	b.n	8007bf4 <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d005      	beq.n	8007a8e <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007a88:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	e0b2      	b.n	8007bf4 <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8007a8e:	7afb      	ldrb	r3, [r7, #11]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d106      	bne.n	8007aa2 <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a98:	2220      	movs	r2, #32
 8007a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8007a9e:	627b      	str	r3, [r7, #36]	; 0x24
 8007aa0:	e005      	b.n	8007aae <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007aa6:	2210      	movs	r2, #16
 8007aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8007aac:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ab2:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8007aba:	e05a      	b.n	8007b72 <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ac2:	d017      	beq.n	8007af4 <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d007      	beq.n	8007ada <HAL_DMA_PollForTransfer+0x9c>
 8007aca:	f7fe fc65 	bl	8006398 <HAL_GetTick>
 8007ace:	4602      	mov	r2, r0
 8007ad0:	69bb      	ldr	r3, [r7, #24]
 8007ad2:	1ad3      	subs	r3, r2, r3
 8007ad4:	687a      	ldr	r2, [r7, #4]
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	d20c      	bcs.n	8007af4 <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	2220      	movs	r2, #32
 8007ade:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	2200      	movs	r2, #0
 8007aec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8007af0:	2303      	movs	r3, #3
 8007af2:	e07f      	b.n	8007bf4 <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007afe:	2208      	movs	r2, #8
 8007b00:	409a      	lsls	r2, r3
 8007b02:	6a3b      	ldr	r3, [r7, #32]
 8007b04:	4013      	ands	r3, r2
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d00b      	beq.n	8007b22 <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b0e:	f043 0201 	orr.w	r2, r3, #1
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b1a:	2208      	movs	r2, #8
 8007b1c:	409a      	lsls	r2, r3
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b26:	2201      	movs	r2, #1
 8007b28:	409a      	lsls	r2, r3
 8007b2a:	6a3b      	ldr	r3, [r7, #32]
 8007b2c:	4013      	ands	r3, r2
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d00b      	beq.n	8007b4a <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b36:	f043 0202 	orr.w	r2, r3, #2
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b42:	2201      	movs	r2, #1
 8007b44:	409a      	lsls	r2, r3
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b4e:	2204      	movs	r2, #4
 8007b50:	409a      	lsls	r2, r3
 8007b52:	6a3b      	ldr	r3, [r7, #32]
 8007b54:	4013      	ands	r3, r2
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d00b      	beq.n	8007b72 <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b5e:	f043 0204 	orr.w	r2, r3, #4
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b6a:	2204      	movs	r2, #4
 8007b6c:	409a      	lsls	r2, r3
 8007b6e:	697b      	ldr	r3, [r7, #20]
 8007b70:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8007b72:	6a3a      	ldr	r2, [r7, #32]
 8007b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b76:	4013      	ands	r3, r2
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d105      	bne.n	8007b88 <HAL_DMA_PollForTransfer+0x14a>
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b80:	f003 0301 	and.w	r3, r3, #1
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d099      	beq.n	8007abc <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d018      	beq.n	8007bc2 <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b94:	f003 0301 	and.w	r3, r3, #1
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d012      	beq.n	8007bc2 <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 8007b9c:	68f8      	ldr	r0, [r7, #12]
 8007b9e:	f7ff febc 	bl	800791a <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ba6:	2230      	movs	r2, #48	; 0x30
 8007ba8:	409a      	lsls	r2, r3
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	609a      	str	r2, [r3, #8]
    
      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	2201      	movs	r2, #1
 8007bb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e018      	b.n	8007bf4 <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8007bc2:	7afb      	ldrb	r3, [r7, #11]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d10e      	bne.n	8007be6 <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007bcc:	2230      	movs	r2, #48	; 0x30
 8007bce:	409a      	lsls	r2, r3
 8007bd0:	697b      	ldr	r3, [r7, #20]
 8007bd2:	609a      	str	r2, [r3, #8]
    
    hdma->State = HAL_DMA_STATE_READY;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	2200      	movs	r2, #0
 8007be0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8007be4:	e005      	b.n	8007bf2 <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007bea:	2210      	movs	r2, #16
 8007bec:	409a      	lsls	r2, r3
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 8007bf2:	7ffb      	ldrb	r3, [r7, #31]
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	3728      	adds	r7, #40	; 0x28
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	bd80      	pop	{r7, pc}

08007bfc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b086      	sub	sp, #24
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007c04:	2300      	movs	r3, #0
 8007c06:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007c08:	4b8e      	ldr	r3, [pc, #568]	; (8007e44 <HAL_DMA_IRQHandler+0x248>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a8e      	ldr	r2, [pc, #568]	; (8007e48 <HAL_DMA_IRQHandler+0x24c>)
 8007c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c12:	0a9b      	lsrs	r3, r3, #10
 8007c14:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c1a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007c1c:	693b      	ldr	r3, [r7, #16]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c26:	2208      	movs	r2, #8
 8007c28:	409a      	lsls	r2, r3
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	4013      	ands	r3, r2
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d01a      	beq.n	8007c68 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f003 0304 	and.w	r3, r3, #4
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d013      	beq.n	8007c68 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	681a      	ldr	r2, [r3, #0]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f022 0204 	bic.w	r2, r2, #4
 8007c4e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c54:	2208      	movs	r2, #8
 8007c56:	409a      	lsls	r2, r3
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c60:	f043 0201 	orr.w	r2, r3, #1
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	409a      	lsls	r2, r3
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	4013      	ands	r3, r2
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d012      	beq.n	8007c9e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	695b      	ldr	r3, [r3, #20]
 8007c7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d00b      	beq.n	8007c9e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	409a      	lsls	r2, r3
 8007c8e:	693b      	ldr	r3, [r7, #16]
 8007c90:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c96:	f043 0202 	orr.w	r2, r3, #2
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ca2:	2204      	movs	r2, #4
 8007ca4:	409a      	lsls	r2, r3
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	4013      	ands	r3, r2
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d012      	beq.n	8007cd4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f003 0302 	and.w	r3, r3, #2
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d00b      	beq.n	8007cd4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cc0:	2204      	movs	r2, #4
 8007cc2:	409a      	lsls	r2, r3
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ccc:	f043 0204 	orr.w	r2, r3, #4
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cd8:	2210      	movs	r2, #16
 8007cda:	409a      	lsls	r2, r3
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	4013      	ands	r3, r2
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d043      	beq.n	8007d6c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f003 0308 	and.w	r3, r3, #8
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d03c      	beq.n	8007d6c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cf6:	2210      	movs	r2, #16
 8007cf8:	409a      	lsls	r2, r3
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d018      	beq.n	8007d3e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d108      	bne.n	8007d2c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d024      	beq.n	8007d6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	4798      	blx	r3
 8007d2a:	e01f      	b.n	8007d6c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d01b      	beq.n	8007d6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	4798      	blx	r3
 8007d3c:	e016      	b.n	8007d6c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d107      	bne.n	8007d5c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	681a      	ldr	r2, [r3, #0]
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f022 0208 	bic.w	r2, r2, #8
 8007d5a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d003      	beq.n	8007d6c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d70:	2220      	movs	r2, #32
 8007d72:	409a      	lsls	r2, r3
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	4013      	ands	r3, r2
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	f000 808f 	beq.w	8007e9c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f003 0310 	and.w	r3, r3, #16
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	f000 8087 	beq.w	8007e9c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d92:	2220      	movs	r2, #32
 8007d94:	409a      	lsls	r2, r3
 8007d96:	693b      	ldr	r3, [r7, #16]
 8007d98:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007da0:	b2db      	uxtb	r3, r3
 8007da2:	2b05      	cmp	r3, #5
 8007da4:	d136      	bne.n	8007e14 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	681a      	ldr	r2, [r3, #0]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f022 0216 	bic.w	r2, r2, #22
 8007db4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	695a      	ldr	r2, [r3, #20]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007dc4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d103      	bne.n	8007dd6 <HAL_DMA_IRQHandler+0x1da>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d007      	beq.n	8007de6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f022 0208 	bic.w	r2, r2, #8
 8007de4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007dea:	223f      	movs	r2, #63	; 0x3f
 8007dec:	409a      	lsls	r2, r3
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2201      	movs	r2, #1
 8007df6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d07e      	beq.n	8007f08 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	4798      	blx	r3
        }
        return;
 8007e12:	e079      	b.n	8007f08 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d01d      	beq.n	8007e5e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d10d      	bne.n	8007e4c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d031      	beq.n	8007e9c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e3c:	6878      	ldr	r0, [r7, #4]
 8007e3e:	4798      	blx	r3
 8007e40:	e02c      	b.n	8007e9c <HAL_DMA_IRQHandler+0x2a0>
 8007e42:	bf00      	nop
 8007e44:	20000058 	.word	0x20000058
 8007e48:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d023      	beq.n	8007e9c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e58:	6878      	ldr	r0, [r7, #4]
 8007e5a:	4798      	blx	r3
 8007e5c:	e01e      	b.n	8007e9c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d10f      	bne.n	8007e8c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	681a      	ldr	r2, [r3, #0]
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f022 0210 	bic.w	r2, r2, #16
 8007e7a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2200      	movs	r2, #0
 8007e88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d003      	beq.n	8007e9c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d032      	beq.n	8007f0a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ea8:	f003 0301 	and.w	r3, r3, #1
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d022      	beq.n	8007ef6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2205      	movs	r2, #5
 8007eb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	681a      	ldr	r2, [r3, #0]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f022 0201 	bic.w	r2, r2, #1
 8007ec6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	3301      	adds	r3, #1
 8007ecc:	60bb      	str	r3, [r7, #8]
 8007ece:	697a      	ldr	r2, [r7, #20]
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	d307      	bcc.n	8007ee4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f003 0301 	and.w	r3, r3, #1
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d1f2      	bne.n	8007ec8 <HAL_DMA_IRQHandler+0x2cc>
 8007ee2:	e000      	b.n	8007ee6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007ee4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2201      	movs	r2, #1
 8007eea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d005      	beq.n	8007f0a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	4798      	blx	r3
 8007f06:	e000      	b.n	8007f0a <HAL_DMA_IRQHandler+0x30e>
        return;
 8007f08:	bf00      	nop
    }
  }
}
 8007f0a:	3718      	adds	r7, #24
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to 
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 8007f10:	b480      	push	{r7}
 8007f12:	b087      	sub	sp, #28
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	60f8      	str	r0, [r7, #12]
 8007f18:	460b      	mov	r3, r1
 8007f1a:	607a      	str	r2, [r7, #4]
 8007f1c:	72fb      	strb	r3, [r7, #11]

  HAL_StatusTypeDef status = HAL_OK;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	d101      	bne.n	8007f30 <HAL_DMA_RegisterCallback+0x20>
 8007f2c:	2302      	movs	r3, #2
 8007f2e:	e03c      	b.n	8007faa <HAL_DMA_RegisterCallback+0x9a>
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2201      	movs	r2, #1
 8007f34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007f3e:	b2db      	uxtb	r3, r3
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d129      	bne.n	8007f98 <HAL_DMA_RegisterCallback+0x88>
  {
    switch (CallbackID)
 8007f44:	7afb      	ldrb	r3, [r7, #11]
 8007f46:	2b05      	cmp	r3, #5
 8007f48:	d829      	bhi.n	8007f9e <HAL_DMA_RegisterCallback+0x8e>
 8007f4a:	a201      	add	r2, pc, #4	; (adr r2, 8007f50 <HAL_DMA_RegisterCallback+0x40>)
 8007f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f50:	08007f69 	.word	0x08007f69
 8007f54:	08007f71 	.word	0x08007f71
 8007f58:	08007f79 	.word	0x08007f79
 8007f5c:	08007f81 	.word	0x08007f81
 8007f60:	08007f89 	.word	0x08007f89
 8007f64:	08007f91 	.word	0x08007f91
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	687a      	ldr	r2, [r7, #4]
 8007f6c:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8007f6e:	e017      	b.n	8007fa0 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	687a      	ldr	r2, [r7, #4]
 8007f74:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8007f76:	e013      	b.n	8007fa0 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	687a      	ldr	r2, [r7, #4]
 8007f7c:	645a      	str	r2, [r3, #68]	; 0x44
      break;
 8007f7e:	e00f      	b.n	8007fa0 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	687a      	ldr	r2, [r7, #4]
 8007f84:	649a      	str	r2, [r3, #72]	; 0x48
      break;
 8007f86:	e00b      	b.n	8007fa0 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	687a      	ldr	r2, [r7, #4]
 8007f8c:	64da      	str	r2, [r3, #76]	; 0x4c
      break;
 8007f8e:	e007      	b.n	8007fa0 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	687a      	ldr	r2, [r7, #4]
 8007f94:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8007f96:	e003      	b.n	8007fa0 <HAL_DMA_RegisterCallback+0x90>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8007f98:	2301      	movs	r3, #1
 8007f9a:	75fb      	strb	r3, [r7, #23]
 8007f9c:	e000      	b.n	8007fa0 <HAL_DMA_RegisterCallback+0x90>
      break;
 8007f9e:	bf00      	nop
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return status;
 8007fa8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007faa:	4618      	mov	r0, r3
 8007fac:	371c      	adds	r7, #28
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb4:	4770      	bx	lr

08007fb6 <HAL_DMA_UnRegisterCallback>:
  * @param  CallbackID           User Callback identifer
  *                               a HAL_DMA_CallbackIDTypeDef ENUM as parameter.
  * @retval HAL status
  */              
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
{
 8007fb6:	b480      	push	{r7}
 8007fb8:	b085      	sub	sp, #20
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	6078      	str	r0, [r7, #4]
 8007fbe:	460b      	mov	r3, r1
 8007fc0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	73fb      	strb	r3, [r7, #15]
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007fcc:	2b01      	cmp	r3, #1
 8007fce:	d101      	bne.n	8007fd4 <HAL_DMA_UnRegisterCallback+0x1e>
 8007fd0:	2302      	movs	r3, #2
 8007fd2:	e052      	b.n	800807a <HAL_DMA_UnRegisterCallback+0xc4>
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007fe2:	b2db      	uxtb	r3, r3
 8007fe4:	2b01      	cmp	r3, #1
 8007fe6:	d141      	bne.n	800806c <HAL_DMA_UnRegisterCallback+0xb6>
  {
    switch (CallbackID)
 8007fe8:	78fb      	ldrb	r3, [r7, #3]
 8007fea:	2b06      	cmp	r3, #6
 8007fec:	d83b      	bhi.n	8008066 <HAL_DMA_UnRegisterCallback+0xb0>
 8007fee:	a201      	add	r2, pc, #4	; (adr r2, 8007ff4 <HAL_DMA_UnRegisterCallback+0x3e>)
 8007ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ff4:	08008011 	.word	0x08008011
 8007ff8:	08008019 	.word	0x08008019
 8007ffc:	08008021 	.word	0x08008021
 8008000:	08008029 	.word	0x08008029
 8008004:	08008031 	.word	0x08008031
 8008008:	08008039 	.word	0x08008039
 800800c:	08008041 	.word	0x08008041
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = NULL;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2200      	movs	r2, #0
 8008014:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8008016:	e02b      	b.n	8008070 <HAL_DMA_UnRegisterCallback+0xba>
      
    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = NULL;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2200      	movs	r2, #0
 800801c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800801e:	e027      	b.n	8008070 <HAL_DMA_UnRegisterCallback+0xba>
      
    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = NULL;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2200      	movs	r2, #0
 8008024:	645a      	str	r2, [r3, #68]	; 0x44
      break;
 8008026:	e023      	b.n	8008070 <HAL_DMA_UnRegisterCallback+0xba>
      
    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = NULL;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2200      	movs	r2, #0
 800802c:	649a      	str	r2, [r3, #72]	; 0x48
      break;
 800802e:	e01f      	b.n	8008070 <HAL_DMA_UnRegisterCallback+0xba>
      
    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = NULL;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2200      	movs	r2, #0
 8008034:	64da      	str	r2, [r3, #76]	; 0x4c
      break;
 8008036:	e01b      	b.n	8008070 <HAL_DMA_UnRegisterCallback+0xba>
      
    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = NULL;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2200      	movs	r2, #0
 800803c:	651a      	str	r2, [r3, #80]	; 0x50
      break; 
 800803e:	e017      	b.n	8008070 <HAL_DMA_UnRegisterCallback+0xba>
      
    case   HAL_DMA_XFER_ALL_CB_ID:
      hdma->XferCpltCallback = NULL;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2200      	movs	r2, #0
 8008044:	63da      	str	r2, [r3, #60]	; 0x3c
      hdma->XferHalfCpltCallback = NULL;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2200      	movs	r2, #0
 800804a:	641a      	str	r2, [r3, #64]	; 0x40
      hdma->XferM1CpltCallback = NULL;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2200      	movs	r2, #0
 8008050:	645a      	str	r2, [r3, #68]	; 0x44
      hdma->XferM1HalfCpltCallback = NULL;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2200      	movs	r2, #0
 8008056:	649a      	str	r2, [r3, #72]	; 0x48
      hdma->XferErrorCallback = NULL;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2200      	movs	r2, #0
 800805c:	64da      	str	r2, [r3, #76]	; 0x4c
      hdma->XferAbortCallback = NULL;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2200      	movs	r2, #0
 8008062:	651a      	str	r2, [r3, #80]	; 0x50
      break; 
 8008064:	e004      	b.n	8008070 <HAL_DMA_UnRegisterCallback+0xba>
      
    default:
      status = HAL_ERROR;
 8008066:	2301      	movs	r3, #1
 8008068:	73fb      	strb	r3, [r7, #15]
      break;
 800806a:	e001      	b.n	8008070 <HAL_DMA_UnRegisterCallback+0xba>
    }
  }
  else
  {
    status = HAL_ERROR;
 800806c:	2301      	movs	r3, #1
 800806e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return status;
 8008078:	7bfb      	ldrb	r3, [r7, #15]
}
 800807a:	4618      	mov	r0, r3
 800807c:	3714      	adds	r7, #20
 800807e:	46bd      	mov	sp, r7
 8008080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008084:	4770      	bx	lr

08008086 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8008086:	b480      	push	{r7}
 8008088:	b083      	sub	sp, #12
 800808a:	af00      	add	r7, sp, #0
 800808c:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008094:	b2db      	uxtb	r3, r3
}
 8008096:	4618      	mov	r0, r3
 8008098:	370c      	adds	r7, #12
 800809a:	46bd      	mov	sp, r7
 800809c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a0:	4770      	bx	lr

080080a2 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80080a2:	b480      	push	{r7}
 80080a4:	b083      	sub	sp, #12
 80080a6:	af00      	add	r7, sp, #0
 80080a8:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	370c      	adds	r7, #12
 80080b2:	46bd      	mov	sp, r7
 80080b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b8:	4770      	bx	lr

080080ba <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80080ba:	b480      	push	{r7}
 80080bc:	b085      	sub	sp, #20
 80080be:	af00      	add	r7, sp, #0
 80080c0:	60f8      	str	r0, [r7, #12]
 80080c2:	60b9      	str	r1, [r7, #8]
 80080c4:	607a      	str	r2, [r7, #4]
 80080c6:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	681a      	ldr	r2, [r3, #0]
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80080d6:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	683a      	ldr	r2, [r7, #0]
 80080de:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	689b      	ldr	r3, [r3, #8]
 80080e4:	2b40      	cmp	r3, #64	; 0x40
 80080e6:	d108      	bne.n	80080fa <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	687a      	ldr	r2, [r7, #4]
 80080ee:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	68ba      	ldr	r2, [r7, #8]
 80080f6:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80080f8:	e007      	b.n	800810a <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	68ba      	ldr	r2, [r7, #8]
 8008100:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	687a      	ldr	r2, [r7, #4]
 8008108:	60da      	str	r2, [r3, #12]
}
 800810a:	bf00      	nop
 800810c:	3714      	adds	r7, #20
 800810e:	46bd      	mov	sp, r7
 8008110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008114:	4770      	bx	lr

08008116 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008116:	b480      	push	{r7}
 8008118:	b085      	sub	sp, #20
 800811a:	af00      	add	r7, sp, #0
 800811c:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	b2db      	uxtb	r3, r3
 8008124:	3b10      	subs	r3, #16
 8008126:	4a14      	ldr	r2, [pc, #80]	; (8008178 <DMA_CalcBaseAndBitshift+0x62>)
 8008128:	fba2 2303 	umull	r2, r3, r2, r3
 800812c:	091b      	lsrs	r3, r3, #4
 800812e:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008130:	4a12      	ldr	r2, [pc, #72]	; (800817c <DMA_CalcBaseAndBitshift+0x66>)
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	4413      	add	r3, r2
 8008136:	781b      	ldrb	r3, [r3, #0]
 8008138:	461a      	mov	r2, r3
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	2b03      	cmp	r3, #3
 8008142:	d909      	bls.n	8008158 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800814c:	f023 0303 	bic.w	r3, r3, #3
 8008150:	1d1a      	adds	r2, r3, #4
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	659a      	str	r2, [r3, #88]	; 0x58
 8008156:	e007      	b.n	8008168 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008160:	f023 0303 	bic.w	r3, r3, #3
 8008164:	687a      	ldr	r2, [r7, #4]
 8008166:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800816c:	4618      	mov	r0, r3
 800816e:	3714      	adds	r7, #20
 8008170:	46bd      	mov	sp, r7
 8008172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008176:	4770      	bx	lr
 8008178:	aaaaaaab 	.word	0xaaaaaaab
 800817c:	08051a94 	.word	0x08051a94

08008180 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008180:	b480      	push	{r7}
 8008182:	b085      	sub	sp, #20
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008188:	2300      	movs	r3, #0
 800818a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008190:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	699b      	ldr	r3, [r3, #24]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d11f      	bne.n	80081da <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	2b03      	cmp	r3, #3
 800819e:	d856      	bhi.n	800824e <DMA_CheckFifoParam+0xce>
 80081a0:	a201      	add	r2, pc, #4	; (adr r2, 80081a8 <DMA_CheckFifoParam+0x28>)
 80081a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081a6:	bf00      	nop
 80081a8:	080081b9 	.word	0x080081b9
 80081ac:	080081cb 	.word	0x080081cb
 80081b0:	080081b9 	.word	0x080081b9
 80081b4:	0800824f 	.word	0x0800824f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d046      	beq.n	8008252 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80081c4:	2301      	movs	r3, #1
 80081c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80081c8:	e043      	b.n	8008252 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ce:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80081d2:	d140      	bne.n	8008256 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80081d4:	2301      	movs	r3, #1
 80081d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80081d8:	e03d      	b.n	8008256 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	699b      	ldr	r3, [r3, #24]
 80081de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081e2:	d121      	bne.n	8008228 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	2b03      	cmp	r3, #3
 80081e8:	d837      	bhi.n	800825a <DMA_CheckFifoParam+0xda>
 80081ea:	a201      	add	r2, pc, #4	; (adr r2, 80081f0 <DMA_CheckFifoParam+0x70>)
 80081ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081f0:	08008201 	.word	0x08008201
 80081f4:	08008207 	.word	0x08008207
 80081f8:	08008201 	.word	0x08008201
 80081fc:	08008219 	.word	0x08008219
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008200:	2301      	movs	r3, #1
 8008202:	73fb      	strb	r3, [r7, #15]
      break;
 8008204:	e030      	b.n	8008268 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800820a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800820e:	2b00      	cmp	r3, #0
 8008210:	d025      	beq.n	800825e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8008212:	2301      	movs	r3, #1
 8008214:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008216:	e022      	b.n	800825e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800821c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008220:	d11f      	bne.n	8008262 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8008222:	2301      	movs	r3, #1
 8008224:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008226:	e01c      	b.n	8008262 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	2b02      	cmp	r3, #2
 800822c:	d903      	bls.n	8008236 <DMA_CheckFifoParam+0xb6>
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	2b03      	cmp	r3, #3
 8008232:	d003      	beq.n	800823c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008234:	e018      	b.n	8008268 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8008236:	2301      	movs	r3, #1
 8008238:	73fb      	strb	r3, [r7, #15]
      break;
 800823a:	e015      	b.n	8008268 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008240:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008244:	2b00      	cmp	r3, #0
 8008246:	d00e      	beq.n	8008266 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8008248:	2301      	movs	r3, #1
 800824a:	73fb      	strb	r3, [r7, #15]
      break;
 800824c:	e00b      	b.n	8008266 <DMA_CheckFifoParam+0xe6>
      break;
 800824e:	bf00      	nop
 8008250:	e00a      	b.n	8008268 <DMA_CheckFifoParam+0xe8>
      break;
 8008252:	bf00      	nop
 8008254:	e008      	b.n	8008268 <DMA_CheckFifoParam+0xe8>
      break;
 8008256:	bf00      	nop
 8008258:	e006      	b.n	8008268 <DMA_CheckFifoParam+0xe8>
      break;
 800825a:	bf00      	nop
 800825c:	e004      	b.n	8008268 <DMA_CheckFifoParam+0xe8>
      break;
 800825e:	bf00      	nop
 8008260:	e002      	b.n	8008268 <DMA_CheckFifoParam+0xe8>
      break;   
 8008262:	bf00      	nop
 8008264:	e000      	b.n	8008268 <DMA_CheckFifoParam+0xe8>
      break;
 8008266:	bf00      	nop
    }
  } 
  
  return status; 
 8008268:	7bfb      	ldrb	r3, [r7, #15]
}
 800826a:	4618      	mov	r0, r3
 800826c:	3714      	adds	r7, #20
 800826e:	46bd      	mov	sp, r7
 8008270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008274:	4770      	bx	lr

08008276 <HAL_DMAEx_MultiBufferStart>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8008276:	b580      	push	{r7, lr}
 8008278:	b086      	sub	sp, #24
 800827a:	af00      	add	r7, sp, #0
 800827c:	60f8      	str	r0, [r7, #12]
 800827e:	60b9      	str	r1, [r7, #8]
 8008280:	607a      	str	r2, [r7, #4]
 8008282:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008284:	2300      	movs	r3, #0
 8008286:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	2b80      	cmp	r3, #128	; 0x80
 800828e:	d106      	bne.n	800829e <HAL_DMAEx_MultiBufferStart+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008296:	655a      	str	r2, [r3, #84]	; 0x54
    status = HAL_ERROR;
 8008298:	2301      	movs	r3, #1
 800829a:	75fb      	strb	r3, [r7, #23]
 800829c:	e031      	b.n	8008302 <HAL_DMAEx_MultiBufferStart+0x8c>
  }
  else
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d101      	bne.n	80082ac <HAL_DMAEx_MultiBufferStart+0x36>
 80082a8:	2302      	movs	r3, #2
 80082aa:	e02b      	b.n	8008304 <HAL_DMAEx_MultiBufferStart+0x8e>
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	2201      	movs	r2, #1
 80082b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    if(HAL_DMA_STATE_READY == hdma->State)
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80082ba:	b2db      	uxtb	r3, r3
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d11e      	bne.n	80082fe <HAL_DMAEx_MultiBufferStart+0x88>
    {
      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_BUSY; 
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	2202      	movs	r2, #2
 80082c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Enable the double buffer mode */
      hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	681a      	ldr	r2, [r3, #0]
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80082d6:	601a      	str	r2, [r3, #0]
      
      /* Configure DMA Stream destination address */
      hdma->Instance->M1AR = SecondMemAddress;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	683a      	ldr	r2, [r7, #0]
 80082de:	611a      	str	r2, [r3, #16]
      
      /* Configure the source, destination address and the data length */
      DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80082e0:	6a3b      	ldr	r3, [r7, #32]
 80082e2:	687a      	ldr	r2, [r7, #4]
 80082e4:	68b9      	ldr	r1, [r7, #8]
 80082e6:	68f8      	ldr	r0, [r7, #12]
 80082e8:	f001 f972 	bl	80095d0 <DMA_MultiBufferSetConfig>
      
      /* Enable the peripheral */
      __HAL_DMA_ENABLE(hdma);
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	681a      	ldr	r2, [r3, #0]
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f042 0201 	orr.w	r2, r2, #1
 80082fa:	601a      	str	r2, [r3, #0]
 80082fc:	e001      	b.n	8008302 <HAL_DMAEx_MultiBufferStart+0x8c>
    }
    else
    {
      /* Return error status */
      status = HAL_BUSY;
 80082fe:	2302      	movs	r3, #2
 8008300:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 8008302:	7dfb      	ldrb	r3, [r7, #23]
}
 8008304:	4618      	mov	r0, r3
 8008306:	3718      	adds	r7, #24
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b086      	sub	sp, #24
 8008310:	af00      	add	r7, sp, #0
 8008312:	60f8      	str	r0, [r7, #12]
 8008314:	60b9      	str	r1, [r7, #8]
 8008316:	607a      	str	r2, [r7, #4]
 8008318:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800831a:	2300      	movs	r3, #0
 800831c:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	689b      	ldr	r3, [r3, #8]
 8008322:	2b80      	cmp	r3, #128	; 0x80
 8008324:	d106      	bne.n	8008334 <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	f44f 7280 	mov.w	r2, #256	; 0x100
 800832c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800832e:	2301      	movs	r3, #1
 8008330:	f001 b911 	b.w	8009556 <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008338:	2b00      	cmp	r3, #0
 800833a:	d007      	beq.n	800834c <HAL_DMAEx_MultiBufferStart_IT+0x40>
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008340:	2b00      	cmp	r3, #0
 8008342:	d003      	beq.n	800834c <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008348:	2b00      	cmp	r3, #0
 800834a:	d105      	bne.n	8008358 <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2240      	movs	r2, #64	; 0x40
 8008350:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008352:	2301      	movs	r3, #1
 8008354:	f001 b8ff 	b.w	8009556 <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800835e:	2b01      	cmp	r3, #1
 8008360:	d102      	bne.n	8008368 <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 8008362:	2302      	movs	r3, #2
 8008364:	f001 b8f7 	b.w	8009556 <HAL_DMAEx_MultiBufferStart_IT+0x124a>
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	2201      	movs	r2, #1
 800836c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008376:	b2db      	uxtb	r3, r3
 8008378:	2b01      	cmp	r3, #1
 800837a:	f041 80e5 	bne.w	8009548 <HAL_DMAEx_MultiBufferStart_IT+0x123c>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2202      	movs	r2, #2
 8008382:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2200      	movs	r2, #0
 800838a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	681a      	ldr	r2, [r3, #0]
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800839a:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	683a      	ldr	r2, [r7, #0]
 80083a2:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 80083a4:	6a3b      	ldr	r3, [r7, #32]
 80083a6:	687a      	ldr	r2, [r7, #4]
 80083a8:	68b9      	ldr	r1, [r7, #8]
 80083aa:	68f8      	ldr	r0, [r7, #12]
 80083ac:	f001 f910 	bl	80095d0 <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	461a      	mov	r2, r3
 80083b6:	4b8d      	ldr	r3, [pc, #564]	; (80085ec <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 80083b8:	429a      	cmp	r2, r3
 80083ba:	d960      	bls.n	800847e <HAL_DMAEx_MultiBufferStart_IT+0x172>
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4a8b      	ldr	r2, [pc, #556]	; (80085f0 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d057      	beq.n	8008476 <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	4a8a      	ldr	r2, [pc, #552]	; (80085f4 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d050      	beq.n	8008472 <HAL_DMAEx_MultiBufferStart_IT+0x166>
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	4a88      	ldr	r2, [pc, #544]	; (80085f8 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d049      	beq.n	800846e <HAL_DMAEx_MultiBufferStart_IT+0x162>
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	4a87      	ldr	r2, [pc, #540]	; (80085fc <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d042      	beq.n	800846a <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	4a85      	ldr	r2, [pc, #532]	; (8008600 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 80083ea:	4293      	cmp	r3, r2
 80083ec:	d03a      	beq.n	8008464 <HAL_DMAEx_MultiBufferStart_IT+0x158>
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4a84      	ldr	r2, [pc, #528]	; (8008604 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 80083f4:	4293      	cmp	r3, r2
 80083f6:	d032      	beq.n	800845e <HAL_DMAEx_MultiBufferStart_IT+0x152>
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	4a82      	ldr	r2, [pc, #520]	; (8008608 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d02a      	beq.n	8008458 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a81      	ldr	r2, [pc, #516]	; (800860c <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d022      	beq.n	8008452 <HAL_DMAEx_MultiBufferStart_IT+0x146>
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a7f      	ldr	r2, [pc, #508]	; (8008610 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d01a      	beq.n	800844c <HAL_DMAEx_MultiBufferStart_IT+0x140>
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4a7e      	ldr	r2, [pc, #504]	; (8008614 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d012      	beq.n	8008446 <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4a7c      	ldr	r2, [pc, #496]	; (8008618 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d00a      	beq.n	8008440 <HAL_DMAEx_MultiBufferStart_IT+0x134>
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4a7b      	ldr	r2, [pc, #492]	; (800861c <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d102      	bne.n	800843a <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 8008434:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008438:	e01e      	b.n	8008478 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800843a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800843e:	e01b      	b.n	8008478 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8008440:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008444:	e018      	b.n	8008478 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8008446:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800844a:	e015      	b.n	8008478 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800844c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008450:	e012      	b.n	8008478 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8008452:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008456:	e00f      	b.n	8008478 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8008458:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800845c:	e00c      	b.n	8008478 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800845e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008462:	e009      	b.n	8008478 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8008464:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008468:	e006      	b.n	8008478 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800846a:	2320      	movs	r3, #32
 800846c:	e004      	b.n	8008478 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800846e:	2320      	movs	r3, #32
 8008470:	e002      	b.n	8008478 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8008472:	2320      	movs	r3, #32
 8008474:	e000      	b.n	8008478 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8008476:	2320      	movs	r3, #32
 8008478:	4a69      	ldr	r2, [pc, #420]	; (8008620 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 800847a:	60d3      	str	r3, [r2, #12]
 800847c:	e14f      	b.n	800871e <HAL_DMAEx_MultiBufferStart_IT+0x412>
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	461a      	mov	r2, r3
 8008484:	4b67      	ldr	r3, [pc, #412]	; (8008624 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8008486:	429a      	cmp	r2, r3
 8008488:	d960      	bls.n	800854c <HAL_DMAEx_MultiBufferStart_IT+0x240>
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	4a58      	ldr	r2, [pc, #352]	; (80085f0 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d057      	beq.n	8008544 <HAL_DMAEx_MultiBufferStart_IT+0x238>
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	4a56      	ldr	r2, [pc, #344]	; (80085f4 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 800849a:	4293      	cmp	r3, r2
 800849c:	d050      	beq.n	8008540 <HAL_DMAEx_MultiBufferStart_IT+0x234>
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4a55      	ldr	r2, [pc, #340]	; (80085f8 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d049      	beq.n	800853c <HAL_DMAEx_MultiBufferStart_IT+0x230>
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a53      	ldr	r2, [pc, #332]	; (80085fc <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d042      	beq.n	8008538 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a52      	ldr	r2, [pc, #328]	; (8008600 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d03a      	beq.n	8008532 <HAL_DMAEx_MultiBufferStart_IT+0x226>
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a50      	ldr	r2, [pc, #320]	; (8008604 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d032      	beq.n	800852c <HAL_DMAEx_MultiBufferStart_IT+0x220>
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a4f      	ldr	r2, [pc, #316]	; (8008608 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d02a      	beq.n	8008526 <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a4d      	ldr	r2, [pc, #308]	; (800860c <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d022      	beq.n	8008520 <HAL_DMAEx_MultiBufferStart_IT+0x214>
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a4c      	ldr	r2, [pc, #304]	; (8008610 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d01a      	beq.n	800851a <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a4a      	ldr	r2, [pc, #296]	; (8008614 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d012      	beq.n	8008514 <HAL_DMAEx_MultiBufferStart_IT+0x208>
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	4a49      	ldr	r2, [pc, #292]	; (8008618 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d00a      	beq.n	800850e <HAL_DMAEx_MultiBufferStart_IT+0x202>
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4a47      	ldr	r2, [pc, #284]	; (800861c <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d102      	bne.n	8008508 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 8008502:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008506:	e01e      	b.n	8008546 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8008508:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800850c:	e01b      	b.n	8008546 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800850e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008512:	e018      	b.n	8008546 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8008514:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008518:	e015      	b.n	8008546 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800851a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800851e:	e012      	b.n	8008546 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8008520:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008524:	e00f      	b.n	8008546 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8008526:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800852a:	e00c      	b.n	8008546 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800852c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008530:	e009      	b.n	8008546 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8008532:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008536:	e006      	b.n	8008546 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8008538:	2320      	movs	r3, #32
 800853a:	e004      	b.n	8008546 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800853c:	2320      	movs	r3, #32
 800853e:	e002      	b.n	8008546 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8008540:	2320      	movs	r3, #32
 8008542:	e000      	b.n	8008546 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8008544:	2320      	movs	r3, #32
 8008546:	4a36      	ldr	r2, [pc, #216]	; (8008620 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8008548:	6093      	str	r3, [r2, #8]
 800854a:	e0e8      	b.n	800871e <HAL_DMAEx_MultiBufferStart_IT+0x412>
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	461a      	mov	r2, r3
 8008552:	4b35      	ldr	r3, [pc, #212]	; (8008628 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8008554:	429a      	cmp	r2, r3
 8008556:	f240 8082 	bls.w	800865e <HAL_DMAEx_MultiBufferStart_IT+0x352>
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	4a24      	ldr	r2, [pc, #144]	; (80085f0 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d078      	beq.n	8008656 <HAL_DMAEx_MultiBufferStart_IT+0x34a>
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4a22      	ldr	r2, [pc, #136]	; (80085f4 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d071      	beq.n	8008652 <HAL_DMAEx_MultiBufferStart_IT+0x346>
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	4a21      	ldr	r2, [pc, #132]	; (80085f8 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8008574:	4293      	cmp	r3, r2
 8008576:	d06a      	beq.n	800864e <HAL_DMAEx_MultiBufferStart_IT+0x342>
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	4a1f      	ldr	r2, [pc, #124]	; (80085fc <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 800857e:	4293      	cmp	r3, r2
 8008580:	d063      	beq.n	800864a <HAL_DMAEx_MultiBufferStart_IT+0x33e>
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4a1e      	ldr	r2, [pc, #120]	; (8008600 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8008588:	4293      	cmp	r3, r2
 800858a:	d05b      	beq.n	8008644 <HAL_DMAEx_MultiBufferStart_IT+0x338>
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	4a1c      	ldr	r2, [pc, #112]	; (8008604 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8008592:	4293      	cmp	r3, r2
 8008594:	d053      	beq.n	800863e <HAL_DMAEx_MultiBufferStart_IT+0x332>
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	4a1b      	ldr	r2, [pc, #108]	; (8008608 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d04b      	beq.n	8008638 <HAL_DMAEx_MultiBufferStart_IT+0x32c>
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	4a19      	ldr	r2, [pc, #100]	; (800860c <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 80085a6:	4293      	cmp	r3, r2
 80085a8:	d043      	beq.n	8008632 <HAL_DMAEx_MultiBufferStart_IT+0x326>
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4a18      	ldr	r2, [pc, #96]	; (8008610 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d03b      	beq.n	800862c <HAL_DMAEx_MultiBufferStart_IT+0x320>
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	4a16      	ldr	r2, [pc, #88]	; (8008614 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d012      	beq.n	80085e4 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4a15      	ldr	r2, [pc, #84]	; (8008618 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d00a      	beq.n	80085de <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	4a13      	ldr	r2, [pc, #76]	; (800861c <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d102      	bne.n	80085d8 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 80085d2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80085d6:	e03f      	b.n	8008658 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80085d8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80085dc:	e03c      	b.n	8008658 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80085de:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80085e2:	e039      	b.n	8008658 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80085e4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80085e8:	e036      	b.n	8008658 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80085ea:	bf00      	nop
 80085ec:	40026458 	.word	0x40026458
 80085f0:	40026010 	.word	0x40026010
 80085f4:	40026410 	.word	0x40026410
 80085f8:	40026070 	.word	0x40026070
 80085fc:	40026470 	.word	0x40026470
 8008600:	40026028 	.word	0x40026028
 8008604:	40026428 	.word	0x40026428
 8008608:	40026088 	.word	0x40026088
 800860c:	40026488 	.word	0x40026488
 8008610:	40026040 	.word	0x40026040
 8008614:	40026440 	.word	0x40026440
 8008618:	400260a0 	.word	0x400260a0
 800861c:	400264a0 	.word	0x400264a0
 8008620:	40026400 	.word	0x40026400
 8008624:	400260b8 	.word	0x400260b8
 8008628:	40026058 	.word	0x40026058
 800862c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008630:	e012      	b.n	8008658 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8008632:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008636:	e00f      	b.n	8008658 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8008638:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800863c:	e00c      	b.n	8008658 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800863e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008642:	e009      	b.n	8008658 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8008644:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008648:	e006      	b.n	8008658 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800864a:	2320      	movs	r3, #32
 800864c:	e004      	b.n	8008658 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800864e:	2320      	movs	r3, #32
 8008650:	e002      	b.n	8008658 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8008652:	2320      	movs	r3, #32
 8008654:	e000      	b.n	8008658 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8008656:	2320      	movs	r3, #32
 8008658:	4a8c      	ldr	r2, [pc, #560]	; (800888c <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 800865a:	60d3      	str	r3, [r2, #12]
 800865c:	e05f      	b.n	800871e <HAL_DMAEx_MultiBufferStart_IT+0x412>
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4a8b      	ldr	r2, [pc, #556]	; (8008890 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d057      	beq.n	8008718 <HAL_DMAEx_MultiBufferStart_IT+0x40c>
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a89      	ldr	r2, [pc, #548]	; (8008894 <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d050      	beq.n	8008714 <HAL_DMAEx_MultiBufferStart_IT+0x408>
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4a88      	ldr	r2, [pc, #544]	; (8008898 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d049      	beq.n	8008710 <HAL_DMAEx_MultiBufferStart_IT+0x404>
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4a86      	ldr	r2, [pc, #536]	; (800889c <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d042      	beq.n	800870c <HAL_DMAEx_MultiBufferStart_IT+0x400>
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4a85      	ldr	r2, [pc, #532]	; (80088a0 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d03a      	beq.n	8008706 <HAL_DMAEx_MultiBufferStart_IT+0x3fa>
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a83      	ldr	r2, [pc, #524]	; (80088a4 <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d032      	beq.n	8008700 <HAL_DMAEx_MultiBufferStart_IT+0x3f4>
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	4a82      	ldr	r2, [pc, #520]	; (80088a8 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d02a      	beq.n	80086fa <HAL_DMAEx_MultiBufferStart_IT+0x3ee>
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4a80      	ldr	r2, [pc, #512]	; (80088ac <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d022      	beq.n	80086f4 <HAL_DMAEx_MultiBufferStart_IT+0x3e8>
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4a7f      	ldr	r2, [pc, #508]	; (80088b0 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d01a      	beq.n	80086ee <HAL_DMAEx_MultiBufferStart_IT+0x3e2>
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a7d      	ldr	r2, [pc, #500]	; (80088b4 <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d012      	beq.n	80086e8 <HAL_DMAEx_MultiBufferStart_IT+0x3dc>
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a7c      	ldr	r2, [pc, #496]	; (80088b8 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d00a      	beq.n	80086e2 <HAL_DMAEx_MultiBufferStart_IT+0x3d6>
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a7a      	ldr	r2, [pc, #488]	; (80088bc <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d102      	bne.n	80086dc <HAL_DMAEx_MultiBufferStart_IT+0x3d0>
 80086d6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80086da:	e01e      	b.n	800871a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80086dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80086e0:	e01b      	b.n	800871a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80086e2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80086e6:	e018      	b.n	800871a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80086e8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80086ec:	e015      	b.n	800871a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80086ee:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80086f2:	e012      	b.n	800871a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80086f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80086f8:	e00f      	b.n	800871a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80086fa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80086fe:	e00c      	b.n	800871a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8008700:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008704:	e009      	b.n	800871a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8008706:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800870a:	e006      	b.n	800871a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800870c:	2320      	movs	r3, #32
 800870e:	e004      	b.n	800871a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8008710:	2320      	movs	r3, #32
 8008712:	e002      	b.n	800871a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8008714:	2320      	movs	r3, #32
 8008716:	e000      	b.n	800871a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8008718:	2320      	movs	r3, #32
 800871a:	4a5c      	ldr	r2, [pc, #368]	; (800888c <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 800871c:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	461a      	mov	r2, r3
 8008724:	4b66      	ldr	r3, [pc, #408]	; (80088c0 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8008726:	429a      	cmp	r2, r3
 8008728:	d960      	bls.n	80087ec <HAL_DMAEx_MultiBufferStart_IT+0x4e0>
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	4a58      	ldr	r2, [pc, #352]	; (8008890 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d057      	beq.n	80087e4 <HAL_DMAEx_MultiBufferStart_IT+0x4d8>
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	4a56      	ldr	r2, [pc, #344]	; (8008894 <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 800873a:	4293      	cmp	r3, r2
 800873c:	d050      	beq.n	80087e0 <HAL_DMAEx_MultiBufferStart_IT+0x4d4>
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	4a55      	ldr	r2, [pc, #340]	; (8008898 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d049      	beq.n	80087dc <HAL_DMAEx_MultiBufferStart_IT+0x4d0>
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	4a53      	ldr	r2, [pc, #332]	; (800889c <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d042      	beq.n	80087d8 <HAL_DMAEx_MultiBufferStart_IT+0x4cc>
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	4a52      	ldr	r2, [pc, #328]	; (80088a0 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8008758:	4293      	cmp	r3, r2
 800875a:	d03a      	beq.n	80087d2 <HAL_DMAEx_MultiBufferStart_IT+0x4c6>
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a50      	ldr	r2, [pc, #320]	; (80088a4 <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d032      	beq.n	80087cc <HAL_DMAEx_MultiBufferStart_IT+0x4c0>
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4a4f      	ldr	r2, [pc, #316]	; (80088a8 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d02a      	beq.n	80087c6 <HAL_DMAEx_MultiBufferStart_IT+0x4ba>
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4a4d      	ldr	r2, [pc, #308]	; (80088ac <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d022      	beq.n	80087c0 <HAL_DMAEx_MultiBufferStart_IT+0x4b4>
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4a4c      	ldr	r2, [pc, #304]	; (80088b0 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d01a      	beq.n	80087ba <HAL_DMAEx_MultiBufferStart_IT+0x4ae>
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4a4a      	ldr	r2, [pc, #296]	; (80088b4 <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 800878a:	4293      	cmp	r3, r2
 800878c:	d012      	beq.n	80087b4 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a49      	ldr	r2, [pc, #292]	; (80088b8 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d00a      	beq.n	80087ae <HAL_DMAEx_MultiBufferStart_IT+0x4a2>
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a47      	ldr	r2, [pc, #284]	; (80088bc <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d102      	bne.n	80087a8 <HAL_DMAEx_MultiBufferStart_IT+0x49c>
 80087a2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80087a6:	e01e      	b.n	80087e6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80087a8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80087ac:	e01b      	b.n	80087e6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80087ae:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80087b2:	e018      	b.n	80087e6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80087b4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80087b8:	e015      	b.n	80087e6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80087ba:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80087be:	e012      	b.n	80087e6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80087c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80087c4:	e00f      	b.n	80087e6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80087c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80087ca:	e00c      	b.n	80087e6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80087cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80087d0:	e009      	b.n	80087e6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80087d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80087d6:	e006      	b.n	80087e6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80087d8:	2310      	movs	r3, #16
 80087da:	e004      	b.n	80087e6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80087dc:	2310      	movs	r3, #16
 80087de:	e002      	b.n	80087e6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80087e0:	2310      	movs	r3, #16
 80087e2:	e000      	b.n	80087e6 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 80087e4:	2310      	movs	r3, #16
 80087e6:	4a37      	ldr	r2, [pc, #220]	; (80088c4 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 80087e8:	60d3      	str	r3, [r2, #12]
 80087ea:	e14f      	b.n	8008a8c <HAL_DMAEx_MultiBufferStart_IT+0x780>
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	461a      	mov	r2, r3
 80087f2:	4b35      	ldr	r3, [pc, #212]	; (80088c8 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 80087f4:	429a      	cmp	r2, r3
 80087f6:	f240 8082 	bls.w	80088fe <HAL_DMAEx_MultiBufferStart_IT+0x5f2>
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4a24      	ldr	r2, [pc, #144]	; (8008890 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 8008800:	4293      	cmp	r3, r2
 8008802:	d078      	beq.n	80088f6 <HAL_DMAEx_MultiBufferStart_IT+0x5ea>
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	4a22      	ldr	r2, [pc, #136]	; (8008894 <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d071      	beq.n	80088f2 <HAL_DMAEx_MultiBufferStart_IT+0x5e6>
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	4a21      	ldr	r2, [pc, #132]	; (8008898 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 8008814:	4293      	cmp	r3, r2
 8008816:	d06a      	beq.n	80088ee <HAL_DMAEx_MultiBufferStart_IT+0x5e2>
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4a1f      	ldr	r2, [pc, #124]	; (800889c <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 800881e:	4293      	cmp	r3, r2
 8008820:	d063      	beq.n	80088ea <HAL_DMAEx_MultiBufferStart_IT+0x5de>
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	4a1e      	ldr	r2, [pc, #120]	; (80088a0 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8008828:	4293      	cmp	r3, r2
 800882a:	d05b      	beq.n	80088e4 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	4a1c      	ldr	r2, [pc, #112]	; (80088a4 <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 8008832:	4293      	cmp	r3, r2
 8008834:	d053      	beq.n	80088de <HAL_DMAEx_MultiBufferStart_IT+0x5d2>
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	4a1b      	ldr	r2, [pc, #108]	; (80088a8 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 800883c:	4293      	cmp	r3, r2
 800883e:	d04b      	beq.n	80088d8 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4a19      	ldr	r2, [pc, #100]	; (80088ac <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d043      	beq.n	80088d2 <HAL_DMAEx_MultiBufferStart_IT+0x5c6>
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	4a18      	ldr	r2, [pc, #96]	; (80088b0 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d03b      	beq.n	80088cc <HAL_DMAEx_MultiBufferStart_IT+0x5c0>
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	4a16      	ldr	r2, [pc, #88]	; (80088b4 <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 800885a:	4293      	cmp	r3, r2
 800885c:	d012      	beq.n	8008884 <HAL_DMAEx_MultiBufferStart_IT+0x578>
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4a15      	ldr	r2, [pc, #84]	; (80088b8 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d00a      	beq.n	800887e <HAL_DMAEx_MultiBufferStart_IT+0x572>
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	4a13      	ldr	r2, [pc, #76]	; (80088bc <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 800886e:	4293      	cmp	r3, r2
 8008870:	d102      	bne.n	8008878 <HAL_DMAEx_MultiBufferStart_IT+0x56c>
 8008872:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008876:	e03f      	b.n	80088f8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8008878:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800887c:	e03c      	b.n	80088f8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800887e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008882:	e039      	b.n	80088f8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8008884:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008888:	e036      	b.n	80088f8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800888a:	bf00      	nop
 800888c:	40026000 	.word	0x40026000
 8008890:	40026010 	.word	0x40026010
 8008894:	40026410 	.word	0x40026410
 8008898:	40026070 	.word	0x40026070
 800889c:	40026470 	.word	0x40026470
 80088a0:	40026028 	.word	0x40026028
 80088a4:	40026428 	.word	0x40026428
 80088a8:	40026088 	.word	0x40026088
 80088ac:	40026488 	.word	0x40026488
 80088b0:	40026040 	.word	0x40026040
 80088b4:	40026440 	.word	0x40026440
 80088b8:	400260a0 	.word	0x400260a0
 80088bc:	400264a0 	.word	0x400264a0
 80088c0:	40026458 	.word	0x40026458
 80088c4:	40026400 	.word	0x40026400
 80088c8:	400260b8 	.word	0x400260b8
 80088cc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80088d0:	e012      	b.n	80088f8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80088d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80088d6:	e00f      	b.n	80088f8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80088d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80088dc:	e00c      	b.n	80088f8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80088de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80088e2:	e009      	b.n	80088f8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80088e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80088e8:	e006      	b.n	80088f8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80088ea:	2310      	movs	r3, #16
 80088ec:	e004      	b.n	80088f8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80088ee:	2310      	movs	r3, #16
 80088f0:	e002      	b.n	80088f8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80088f2:	2310      	movs	r3, #16
 80088f4:	e000      	b.n	80088f8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80088f6:	2310      	movs	r3, #16
 80088f8:	4a8c      	ldr	r2, [pc, #560]	; (8008b2c <HAL_DMAEx_MultiBufferStart_IT+0x820>)
 80088fa:	6093      	str	r3, [r2, #8]
 80088fc:	e0c6      	b.n	8008a8c <HAL_DMAEx_MultiBufferStart_IT+0x780>
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	461a      	mov	r2, r3
 8008904:	4b8a      	ldr	r3, [pc, #552]	; (8008b30 <HAL_DMAEx_MultiBufferStart_IT+0x824>)
 8008906:	429a      	cmp	r2, r3
 8008908:	d960      	bls.n	80089cc <HAL_DMAEx_MultiBufferStart_IT+0x6c0>
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4a89      	ldr	r2, [pc, #548]	; (8008b34 <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d057      	beq.n	80089c4 <HAL_DMAEx_MultiBufferStart_IT+0x6b8>
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4a87      	ldr	r2, [pc, #540]	; (8008b38 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d050      	beq.n	80089c0 <HAL_DMAEx_MultiBufferStart_IT+0x6b4>
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4a86      	ldr	r2, [pc, #536]	; (8008b3c <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d049      	beq.n	80089bc <HAL_DMAEx_MultiBufferStart_IT+0x6b0>
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a84      	ldr	r2, [pc, #528]	; (8008b40 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d042      	beq.n	80089b8 <HAL_DMAEx_MultiBufferStart_IT+0x6ac>
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a83      	ldr	r2, [pc, #524]	; (8008b44 <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d03a      	beq.n	80089b2 <HAL_DMAEx_MultiBufferStart_IT+0x6a6>
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a81      	ldr	r2, [pc, #516]	; (8008b48 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d032      	beq.n	80089ac <HAL_DMAEx_MultiBufferStart_IT+0x6a0>
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	4a80      	ldr	r2, [pc, #512]	; (8008b4c <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 800894c:	4293      	cmp	r3, r2
 800894e:	d02a      	beq.n	80089a6 <HAL_DMAEx_MultiBufferStart_IT+0x69a>
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4a7e      	ldr	r2, [pc, #504]	; (8008b50 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d022      	beq.n	80089a0 <HAL_DMAEx_MultiBufferStart_IT+0x694>
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4a7d      	ldr	r2, [pc, #500]	; (8008b54 <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d01a      	beq.n	800899a <HAL_DMAEx_MultiBufferStart_IT+0x68e>
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a7b      	ldr	r2, [pc, #492]	; (8008b58 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d012      	beq.n	8008994 <HAL_DMAEx_MultiBufferStart_IT+0x688>
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4a7a      	ldr	r2, [pc, #488]	; (8008b5c <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d00a      	beq.n	800898e <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	4a78      	ldr	r2, [pc, #480]	; (8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d102      	bne.n	8008988 <HAL_DMAEx_MultiBufferStart_IT+0x67c>
 8008982:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008986:	e01e      	b.n	80089c6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8008988:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800898c:	e01b      	b.n	80089c6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800898e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008992:	e018      	b.n	80089c6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8008994:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008998:	e015      	b.n	80089c6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800899a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800899e:	e012      	b.n	80089c6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80089a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089a4:	e00f      	b.n	80089c6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80089a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089aa:	e00c      	b.n	80089c6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80089ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089b0:	e009      	b.n	80089c6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80089b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089b6:	e006      	b.n	80089c6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80089b8:	2310      	movs	r3, #16
 80089ba:	e004      	b.n	80089c6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80089bc:	2310      	movs	r3, #16
 80089be:	e002      	b.n	80089c6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80089c0:	2310      	movs	r3, #16
 80089c2:	e000      	b.n	80089c6 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80089c4:	2310      	movs	r3, #16
 80089c6:	4a67      	ldr	r2, [pc, #412]	; (8008b64 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 80089c8:	60d3      	str	r3, [r2, #12]
 80089ca:	e05f      	b.n	8008a8c <HAL_DMAEx_MultiBufferStart_IT+0x780>
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a58      	ldr	r2, [pc, #352]	; (8008b34 <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d057      	beq.n	8008a86 <HAL_DMAEx_MultiBufferStart_IT+0x77a>
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a57      	ldr	r2, [pc, #348]	; (8008b38 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d050      	beq.n	8008a82 <HAL_DMAEx_MultiBufferStart_IT+0x776>
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a55      	ldr	r2, [pc, #340]	; (8008b3c <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d049      	beq.n	8008a7e <HAL_DMAEx_MultiBufferStart_IT+0x772>
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4a54      	ldr	r2, [pc, #336]	; (8008b40 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d042      	beq.n	8008a7a <HAL_DMAEx_MultiBufferStart_IT+0x76e>
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	4a52      	ldr	r2, [pc, #328]	; (8008b44 <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d03a      	beq.n	8008a74 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4a51      	ldr	r2, [pc, #324]	; (8008b48 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d032      	beq.n	8008a6e <HAL_DMAEx_MultiBufferStart_IT+0x762>
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	4a4f      	ldr	r2, [pc, #316]	; (8008b4c <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d02a      	beq.n	8008a68 <HAL_DMAEx_MultiBufferStart_IT+0x75c>
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4a4e      	ldr	r2, [pc, #312]	; (8008b50 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d022      	beq.n	8008a62 <HAL_DMAEx_MultiBufferStart_IT+0x756>
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4a4c      	ldr	r2, [pc, #304]	; (8008b54 <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d01a      	beq.n	8008a5c <HAL_DMAEx_MultiBufferStart_IT+0x750>
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a4b      	ldr	r2, [pc, #300]	; (8008b58 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d012      	beq.n	8008a56 <HAL_DMAEx_MultiBufferStart_IT+0x74a>
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	4a49      	ldr	r2, [pc, #292]	; (8008b5c <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d00a      	beq.n	8008a50 <HAL_DMAEx_MultiBufferStart_IT+0x744>
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	4a48      	ldr	r2, [pc, #288]	; (8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	d102      	bne.n	8008a4a <HAL_DMAEx_MultiBufferStart_IT+0x73e>
 8008a44:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008a48:	e01e      	b.n	8008a88 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8008a4a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008a4e:	e01b      	b.n	8008a88 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8008a50:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008a54:	e018      	b.n	8008a88 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8008a56:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008a5a:	e015      	b.n	8008a88 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8008a5c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008a60:	e012      	b.n	8008a88 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8008a62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a66:	e00f      	b.n	8008a88 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8008a68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a6c:	e00c      	b.n	8008a88 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8008a6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a72:	e009      	b.n	8008a88 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8008a74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a78:	e006      	b.n	8008a88 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8008a7a:	2310      	movs	r3, #16
 8008a7c:	e004      	b.n	8008a88 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8008a7e:	2310      	movs	r3, #16
 8008a80:	e002      	b.n	8008a88 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8008a82:	2310      	movs	r3, #16
 8008a84:	e000      	b.n	8008a88 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8008a86:	2310      	movs	r3, #16
 8008a88:	4a36      	ldr	r2, [pc, #216]	; (8008b64 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8008a8a:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	461a      	mov	r2, r3
 8008a92:	4b35      	ldr	r3, [pc, #212]	; (8008b68 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8008a94:	429a      	cmp	r2, r3
 8008a96:	f240 8082 	bls.w	8008b9e <HAL_DMAEx_MultiBufferStart_IT+0x892>
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4a25      	ldr	r2, [pc, #148]	; (8008b34 <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d078      	beq.n	8008b96 <HAL_DMAEx_MultiBufferStart_IT+0x88a>
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a23      	ldr	r2, [pc, #140]	; (8008b38 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d071      	beq.n	8008b92 <HAL_DMAEx_MultiBufferStart_IT+0x886>
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4a22      	ldr	r2, [pc, #136]	; (8008b3c <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 8008ab4:	4293      	cmp	r3, r2
 8008ab6:	d06a      	beq.n	8008b8e <HAL_DMAEx_MultiBufferStart_IT+0x882>
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	4a20      	ldr	r2, [pc, #128]	; (8008b40 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d063      	beq.n	8008b8a <HAL_DMAEx_MultiBufferStart_IT+0x87e>
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	4a1f      	ldr	r2, [pc, #124]	; (8008b44 <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d05b      	beq.n	8008b84 <HAL_DMAEx_MultiBufferStart_IT+0x878>
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	4a1d      	ldr	r2, [pc, #116]	; (8008b48 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d053      	beq.n	8008b7e <HAL_DMAEx_MultiBufferStart_IT+0x872>
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	4a1c      	ldr	r2, [pc, #112]	; (8008b4c <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 8008adc:	4293      	cmp	r3, r2
 8008ade:	d04b      	beq.n	8008b78 <HAL_DMAEx_MultiBufferStart_IT+0x86c>
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	4a1a      	ldr	r2, [pc, #104]	; (8008b50 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d043      	beq.n	8008b72 <HAL_DMAEx_MultiBufferStart_IT+0x866>
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	4a19      	ldr	r2, [pc, #100]	; (8008b54 <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 8008af0:	4293      	cmp	r3, r2
 8008af2:	d03b      	beq.n	8008b6c <HAL_DMAEx_MultiBufferStart_IT+0x860>
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	4a17      	ldr	r2, [pc, #92]	; (8008b58 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 8008afa:	4293      	cmp	r3, r2
 8008afc:	d012      	beq.n	8008b24 <HAL_DMAEx_MultiBufferStart_IT+0x818>
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	4a16      	ldr	r2, [pc, #88]	; (8008b5c <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 8008b04:	4293      	cmp	r3, r2
 8008b06:	d00a      	beq.n	8008b1e <HAL_DMAEx_MultiBufferStart_IT+0x812>
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	4a14      	ldr	r2, [pc, #80]	; (8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d102      	bne.n	8008b18 <HAL_DMAEx_MultiBufferStart_IT+0x80c>
 8008b12:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008b16:	e03f      	b.n	8008b98 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8008b18:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008b1c:	e03c      	b.n	8008b98 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8008b1e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008b22:	e039      	b.n	8008b98 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8008b24:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008b28:	e036      	b.n	8008b98 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8008b2a:	bf00      	nop
 8008b2c:	40026400 	.word	0x40026400
 8008b30:	40026058 	.word	0x40026058
 8008b34:	40026010 	.word	0x40026010
 8008b38:	40026410 	.word	0x40026410
 8008b3c:	40026070 	.word	0x40026070
 8008b40:	40026470 	.word	0x40026470
 8008b44:	40026028 	.word	0x40026028
 8008b48:	40026428 	.word	0x40026428
 8008b4c:	40026088 	.word	0x40026088
 8008b50:	40026488 	.word	0x40026488
 8008b54:	40026040 	.word	0x40026040
 8008b58:	40026440 	.word	0x40026440
 8008b5c:	400260a0 	.word	0x400260a0
 8008b60:	400264a0 	.word	0x400264a0
 8008b64:	40026000 	.word	0x40026000
 8008b68:	40026458 	.word	0x40026458
 8008b6c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008b70:	e012      	b.n	8008b98 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8008b72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008b76:	e00f      	b.n	8008b98 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8008b78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008b7c:	e00c      	b.n	8008b98 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8008b7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008b82:	e009      	b.n	8008b98 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8008b84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008b88:	e006      	b.n	8008b98 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8008b8a:	2308      	movs	r3, #8
 8008b8c:	e004      	b.n	8008b98 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8008b8e:	2308      	movs	r3, #8
 8008b90:	e002      	b.n	8008b98 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8008b92:	2308      	movs	r3, #8
 8008b94:	e000      	b.n	8008b98 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8008b96:	2308      	movs	r3, #8
 8008b98:	4a8c      	ldr	r2, [pc, #560]	; (8008dcc <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 8008b9a:	60d3      	str	r3, [r2, #12]
 8008b9c:	e14e      	b.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	461a      	mov	r2, r3
 8008ba4:	4b8a      	ldr	r3, [pc, #552]	; (8008dd0 <HAL_DMAEx_MultiBufferStart_IT+0xac4>)
 8008ba6:	429a      	cmp	r2, r3
 8008ba8:	d960      	bls.n	8008c6c <HAL_DMAEx_MultiBufferStart_IT+0x960>
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	4a89      	ldr	r2, [pc, #548]	; (8008dd4 <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d057      	beq.n	8008c64 <HAL_DMAEx_MultiBufferStart_IT+0x958>
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	4a87      	ldr	r2, [pc, #540]	; (8008dd8 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d050      	beq.n	8008c60 <HAL_DMAEx_MultiBufferStart_IT+0x954>
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	4a86      	ldr	r2, [pc, #536]	; (8008ddc <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d049      	beq.n	8008c5c <HAL_DMAEx_MultiBufferStart_IT+0x950>
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	4a84      	ldr	r2, [pc, #528]	; (8008de0 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d042      	beq.n	8008c58 <HAL_DMAEx_MultiBufferStart_IT+0x94c>
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4a83      	ldr	r2, [pc, #524]	; (8008de4 <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	d03a      	beq.n	8008c52 <HAL_DMAEx_MultiBufferStart_IT+0x946>
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	4a81      	ldr	r2, [pc, #516]	; (8008de8 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d032      	beq.n	8008c4c <HAL_DMAEx_MultiBufferStart_IT+0x940>
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	4a80      	ldr	r2, [pc, #512]	; (8008dec <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d02a      	beq.n	8008c46 <HAL_DMAEx_MultiBufferStart_IT+0x93a>
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	4a7e      	ldr	r2, [pc, #504]	; (8008df0 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d022      	beq.n	8008c40 <HAL_DMAEx_MultiBufferStart_IT+0x934>
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	4a7d      	ldr	r2, [pc, #500]	; (8008df4 <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d01a      	beq.n	8008c3a <HAL_DMAEx_MultiBufferStart_IT+0x92e>
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	4a7b      	ldr	r2, [pc, #492]	; (8008df8 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d012      	beq.n	8008c34 <HAL_DMAEx_MultiBufferStart_IT+0x928>
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	4a7a      	ldr	r2, [pc, #488]	; (8008dfc <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d00a      	beq.n	8008c2e <HAL_DMAEx_MultiBufferStart_IT+0x922>
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4a78      	ldr	r2, [pc, #480]	; (8008e00 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d102      	bne.n	8008c28 <HAL_DMAEx_MultiBufferStart_IT+0x91c>
 8008c22:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008c26:	e01e      	b.n	8008c66 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8008c28:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008c2c:	e01b      	b.n	8008c66 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8008c2e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008c32:	e018      	b.n	8008c66 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8008c34:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008c38:	e015      	b.n	8008c66 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8008c3a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008c3e:	e012      	b.n	8008c66 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8008c40:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008c44:	e00f      	b.n	8008c66 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8008c46:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008c4a:	e00c      	b.n	8008c66 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8008c4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008c50:	e009      	b.n	8008c66 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8008c52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008c56:	e006      	b.n	8008c66 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8008c58:	2308      	movs	r3, #8
 8008c5a:	e004      	b.n	8008c66 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8008c5c:	2308      	movs	r3, #8
 8008c5e:	e002      	b.n	8008c66 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8008c60:	2308      	movs	r3, #8
 8008c62:	e000      	b.n	8008c66 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8008c64:	2308      	movs	r3, #8
 8008c66:	4a59      	ldr	r2, [pc, #356]	; (8008dcc <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 8008c68:	6093      	str	r3, [r2, #8]
 8008c6a:	e0e7      	b.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	461a      	mov	r2, r3
 8008c72:	4b64      	ldr	r3, [pc, #400]	; (8008e04 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8008c74:	429a      	cmp	r2, r3
 8008c76:	d960      	bls.n	8008d3a <HAL_DMAEx_MultiBufferStart_IT+0xa2e>
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4a55      	ldr	r2, [pc, #340]	; (8008dd4 <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d057      	beq.n	8008d32 <HAL_DMAEx_MultiBufferStart_IT+0xa26>
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a54      	ldr	r2, [pc, #336]	; (8008dd8 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d050      	beq.n	8008d2e <HAL_DMAEx_MultiBufferStart_IT+0xa22>
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4a52      	ldr	r2, [pc, #328]	; (8008ddc <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d049      	beq.n	8008d2a <HAL_DMAEx_MultiBufferStart_IT+0xa1e>
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a51      	ldr	r2, [pc, #324]	; (8008de0 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d042      	beq.n	8008d26 <HAL_DMAEx_MultiBufferStart_IT+0xa1a>
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a4f      	ldr	r2, [pc, #316]	; (8008de4 <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d03a      	beq.n	8008d20 <HAL_DMAEx_MultiBufferStart_IT+0xa14>
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4a4e      	ldr	r2, [pc, #312]	; (8008de8 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d032      	beq.n	8008d1a <HAL_DMAEx_MultiBufferStart_IT+0xa0e>
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a4c      	ldr	r2, [pc, #304]	; (8008dec <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d02a      	beq.n	8008d14 <HAL_DMAEx_MultiBufferStart_IT+0xa08>
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4a4b      	ldr	r2, [pc, #300]	; (8008df0 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d022      	beq.n	8008d0e <HAL_DMAEx_MultiBufferStart_IT+0xa02>
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a49      	ldr	r2, [pc, #292]	; (8008df4 <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d01a      	beq.n	8008d08 <HAL_DMAEx_MultiBufferStart_IT+0x9fc>
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a48      	ldr	r2, [pc, #288]	; (8008df8 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d012      	beq.n	8008d02 <HAL_DMAEx_MultiBufferStart_IT+0x9f6>
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a46      	ldr	r2, [pc, #280]	; (8008dfc <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d00a      	beq.n	8008cfc <HAL_DMAEx_MultiBufferStart_IT+0x9f0>
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a45      	ldr	r2, [pc, #276]	; (8008e00 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d102      	bne.n	8008cf6 <HAL_DMAEx_MultiBufferStart_IT+0x9ea>
 8008cf0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008cf4:	e01e      	b.n	8008d34 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8008cf6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008cfa:	e01b      	b.n	8008d34 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8008cfc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008d00:	e018      	b.n	8008d34 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8008d02:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008d06:	e015      	b.n	8008d34 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8008d08:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008d0c:	e012      	b.n	8008d34 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8008d0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008d12:	e00f      	b.n	8008d34 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8008d14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008d18:	e00c      	b.n	8008d34 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8008d1a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008d1e:	e009      	b.n	8008d34 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8008d20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008d24:	e006      	b.n	8008d34 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8008d26:	2308      	movs	r3, #8
 8008d28:	e004      	b.n	8008d34 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8008d2a:	2308      	movs	r3, #8
 8008d2c:	e002      	b.n	8008d34 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8008d2e:	2308      	movs	r3, #8
 8008d30:	e000      	b.n	8008d34 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8008d32:	2308      	movs	r3, #8
 8008d34:	4a34      	ldr	r2, [pc, #208]	; (8008e08 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8008d36:	60d3      	str	r3, [r2, #12]
 8008d38:	e080      	b.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	4a25      	ldr	r2, [pc, #148]	; (8008dd4 <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 8008d40:	4293      	cmp	r3, r2
 8008d42:	d078      	beq.n	8008e36 <HAL_DMAEx_MultiBufferStart_IT+0xb2a>
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	4a23      	ldr	r2, [pc, #140]	; (8008dd8 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	d071      	beq.n	8008e32 <HAL_DMAEx_MultiBufferStart_IT+0xb26>
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	4a22      	ldr	r2, [pc, #136]	; (8008ddc <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d06a      	beq.n	8008e2e <HAL_DMAEx_MultiBufferStart_IT+0xb22>
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	4a20      	ldr	r2, [pc, #128]	; (8008de0 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d063      	beq.n	8008e2a <HAL_DMAEx_MultiBufferStart_IT+0xb1e>
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4a1f      	ldr	r2, [pc, #124]	; (8008de4 <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d05b      	beq.n	8008e24 <HAL_DMAEx_MultiBufferStart_IT+0xb18>
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4a1d      	ldr	r2, [pc, #116]	; (8008de8 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 8008d72:	4293      	cmp	r3, r2
 8008d74:	d053      	beq.n	8008e1e <HAL_DMAEx_MultiBufferStart_IT+0xb12>
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	4a1c      	ldr	r2, [pc, #112]	; (8008dec <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d04b      	beq.n	8008e18 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	4a1a      	ldr	r2, [pc, #104]	; (8008df0 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d043      	beq.n	8008e12 <HAL_DMAEx_MultiBufferStart_IT+0xb06>
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	4a19      	ldr	r2, [pc, #100]	; (8008df4 <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d03b      	beq.n	8008e0c <HAL_DMAEx_MultiBufferStart_IT+0xb00>
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4a17      	ldr	r2, [pc, #92]	; (8008df8 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d012      	beq.n	8008dc4 <HAL_DMAEx_MultiBufferStart_IT+0xab8>
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	4a16      	ldr	r2, [pc, #88]	; (8008dfc <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d00a      	beq.n	8008dbe <HAL_DMAEx_MultiBufferStart_IT+0xab2>
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	4a14      	ldr	r2, [pc, #80]	; (8008e00 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d102      	bne.n	8008db8 <HAL_DMAEx_MultiBufferStart_IT+0xaac>
 8008db2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008db6:	e03f      	b.n	8008e38 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8008db8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008dbc:	e03c      	b.n	8008e38 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8008dbe:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008dc2:	e039      	b.n	8008e38 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8008dc4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008dc8:	e036      	b.n	8008e38 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8008dca:	bf00      	nop
 8008dcc:	40026400 	.word	0x40026400
 8008dd0:	400260b8 	.word	0x400260b8
 8008dd4:	40026010 	.word	0x40026010
 8008dd8:	40026410 	.word	0x40026410
 8008ddc:	40026070 	.word	0x40026070
 8008de0:	40026470 	.word	0x40026470
 8008de4:	40026028 	.word	0x40026028
 8008de8:	40026428 	.word	0x40026428
 8008dec:	40026088 	.word	0x40026088
 8008df0:	40026488 	.word	0x40026488
 8008df4:	40026040 	.word	0x40026040
 8008df8:	40026440 	.word	0x40026440
 8008dfc:	400260a0 	.word	0x400260a0
 8008e00:	400264a0 	.word	0x400264a0
 8008e04:	40026058 	.word	0x40026058
 8008e08:	40026000 	.word	0x40026000
 8008e0c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008e10:	e012      	b.n	8008e38 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8008e12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008e16:	e00f      	b.n	8008e38 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8008e18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008e1c:	e00c      	b.n	8008e38 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8008e1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008e22:	e009      	b.n	8008e38 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8008e24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008e28:	e006      	b.n	8008e38 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8008e2a:	2308      	movs	r3, #8
 8008e2c:	e004      	b.n	8008e38 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8008e2e:	2308      	movs	r3, #8
 8008e30:	e002      	b.n	8008e38 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8008e32:	2308      	movs	r3, #8
 8008e34:	e000      	b.n	8008e38 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8008e36:	2308      	movs	r3, #8
 8008e38:	4a8a      	ldr	r2, [pc, #552]	; (8009064 <HAL_DMAEx_MultiBufferStart_IT+0xd58>)
 8008e3a:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	461a      	mov	r2, r3
 8008e42:	4b89      	ldr	r3, [pc, #548]	; (8009068 <HAL_DMAEx_MultiBufferStart_IT+0xd5c>)
 8008e44:	429a      	cmp	r2, r3
 8008e46:	d960      	bls.n	8008f0a <HAL_DMAEx_MultiBufferStart_IT+0xbfe>
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	4a87      	ldr	r2, [pc, #540]	; (800906c <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d057      	beq.n	8008f02 <HAL_DMAEx_MultiBufferStart_IT+0xbf6>
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	4a86      	ldr	r2, [pc, #536]	; (8009070 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d050      	beq.n	8008efe <HAL_DMAEx_MultiBufferStart_IT+0xbf2>
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	4a84      	ldr	r2, [pc, #528]	; (8009074 <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d049      	beq.n	8008efa <HAL_DMAEx_MultiBufferStart_IT+0xbee>
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	4a83      	ldr	r2, [pc, #524]	; (8009078 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	d042      	beq.n	8008ef6 <HAL_DMAEx_MultiBufferStart_IT+0xbea>
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	4a81      	ldr	r2, [pc, #516]	; (800907c <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d03a      	beq.n	8008ef0 <HAL_DMAEx_MultiBufferStart_IT+0xbe4>
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4a80      	ldr	r2, [pc, #512]	; (8009080 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d032      	beq.n	8008eea <HAL_DMAEx_MultiBufferStart_IT+0xbde>
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	4a7e      	ldr	r2, [pc, #504]	; (8009084 <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d02a      	beq.n	8008ee4 <HAL_DMAEx_MultiBufferStart_IT+0xbd8>
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	4a7d      	ldr	r2, [pc, #500]	; (8009088 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d022      	beq.n	8008ede <HAL_DMAEx_MultiBufferStart_IT+0xbd2>
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	4a7b      	ldr	r2, [pc, #492]	; (800908c <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d01a      	beq.n	8008ed8 <HAL_DMAEx_MultiBufferStart_IT+0xbcc>
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	4a7a      	ldr	r2, [pc, #488]	; (8009090 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d012      	beq.n	8008ed2 <HAL_DMAEx_MultiBufferStart_IT+0xbc6>
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	4a78      	ldr	r2, [pc, #480]	; (8009094 <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d00a      	beq.n	8008ecc <HAL_DMAEx_MultiBufferStart_IT+0xbc0>
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	4a77      	ldr	r2, [pc, #476]	; (8009098 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8008ebc:	4293      	cmp	r3, r2
 8008ebe:	d102      	bne.n	8008ec6 <HAL_DMAEx_MultiBufferStart_IT+0xbba>
 8008ec0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008ec4:	e01e      	b.n	8008f04 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8008ec6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008eca:	e01b      	b.n	8008f04 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8008ecc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008ed0:	e018      	b.n	8008f04 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8008ed2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008ed6:	e015      	b.n	8008f04 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8008ed8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008edc:	e012      	b.n	8008f04 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8008ede:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008ee2:	e00f      	b.n	8008f04 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8008ee4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008ee8:	e00c      	b.n	8008f04 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8008eea:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008eee:	e009      	b.n	8008f04 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8008ef0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008ef4:	e006      	b.n	8008f04 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8008ef6:	2304      	movs	r3, #4
 8008ef8:	e004      	b.n	8008f04 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8008efa:	2304      	movs	r3, #4
 8008efc:	e002      	b.n	8008f04 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8008efe:	2304      	movs	r3, #4
 8008f00:	e000      	b.n	8008f04 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8008f02:	2304      	movs	r3, #4
 8008f04:	4a65      	ldr	r2, [pc, #404]	; (800909c <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 8008f06:	60d3      	str	r3, [r2, #12]
 8008f08:	e150      	b.n	80091ac <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	461a      	mov	r2, r3
 8008f10:	4b63      	ldr	r3, [pc, #396]	; (80090a0 <HAL_DMAEx_MultiBufferStart_IT+0xd94>)
 8008f12:	429a      	cmp	r2, r3
 8008f14:	d960      	bls.n	8008fd8 <HAL_DMAEx_MultiBufferStart_IT+0xccc>
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	4a54      	ldr	r2, [pc, #336]	; (800906c <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d057      	beq.n	8008fd0 <HAL_DMAEx_MultiBufferStart_IT+0xcc4>
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	4a52      	ldr	r2, [pc, #328]	; (8009070 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d050      	beq.n	8008fcc <HAL_DMAEx_MultiBufferStart_IT+0xcc0>
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	4a51      	ldr	r2, [pc, #324]	; (8009074 <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d049      	beq.n	8008fc8 <HAL_DMAEx_MultiBufferStart_IT+0xcbc>
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	4a4f      	ldr	r2, [pc, #316]	; (8009078 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d042      	beq.n	8008fc4 <HAL_DMAEx_MultiBufferStart_IT+0xcb8>
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4a4e      	ldr	r2, [pc, #312]	; (800907c <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d03a      	beq.n	8008fbe <HAL_DMAEx_MultiBufferStart_IT+0xcb2>
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	4a4c      	ldr	r2, [pc, #304]	; (8009080 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d032      	beq.n	8008fb8 <HAL_DMAEx_MultiBufferStart_IT+0xcac>
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a4b      	ldr	r2, [pc, #300]	; (8009084 <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d02a      	beq.n	8008fb2 <HAL_DMAEx_MultiBufferStart_IT+0xca6>
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	4a49      	ldr	r2, [pc, #292]	; (8009088 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d022      	beq.n	8008fac <HAL_DMAEx_MultiBufferStart_IT+0xca0>
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4a48      	ldr	r2, [pc, #288]	; (800908c <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d01a      	beq.n	8008fa6 <HAL_DMAEx_MultiBufferStart_IT+0xc9a>
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4a46      	ldr	r2, [pc, #280]	; (8009090 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d012      	beq.n	8008fa0 <HAL_DMAEx_MultiBufferStart_IT+0xc94>
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	4a45      	ldr	r2, [pc, #276]	; (8009094 <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d00a      	beq.n	8008f9a <HAL_DMAEx_MultiBufferStart_IT+0xc8e>
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a43      	ldr	r2, [pc, #268]	; (8009098 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d102      	bne.n	8008f94 <HAL_DMAEx_MultiBufferStart_IT+0xc88>
 8008f8e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008f92:	e01e      	b.n	8008fd2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8008f94:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008f98:	e01b      	b.n	8008fd2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8008f9a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008f9e:	e018      	b.n	8008fd2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8008fa0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008fa4:	e015      	b.n	8008fd2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8008fa6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008faa:	e012      	b.n	8008fd2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8008fac:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008fb0:	e00f      	b.n	8008fd2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8008fb2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008fb6:	e00c      	b.n	8008fd2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8008fb8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008fbc:	e009      	b.n	8008fd2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8008fbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008fc2:	e006      	b.n	8008fd2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8008fc4:	2304      	movs	r3, #4
 8008fc6:	e004      	b.n	8008fd2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8008fc8:	2304      	movs	r3, #4
 8008fca:	e002      	b.n	8008fd2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8008fcc:	2304      	movs	r3, #4
 8008fce:	e000      	b.n	8008fd2 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8008fd0:	2304      	movs	r3, #4
 8008fd2:	4a32      	ldr	r2, [pc, #200]	; (800909c <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 8008fd4:	6093      	str	r3, [r2, #8]
 8008fd6:	e0e9      	b.n	80091ac <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	461a      	mov	r2, r3
 8008fde:	4b31      	ldr	r3, [pc, #196]	; (80090a4 <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 8008fe0:	429a      	cmp	r2, r3
 8008fe2:	f240 8083 	bls.w	80090ec <HAL_DMAEx_MultiBufferStart_IT+0xde0>
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	4a20      	ldr	r2, [pc, #128]	; (800906c <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d079      	beq.n	80090e4 <HAL_DMAEx_MultiBufferStart_IT+0xdd8>
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	4a1e      	ldr	r2, [pc, #120]	; (8009070 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8008ff6:	4293      	cmp	r3, r2
 8008ff8:	d072      	beq.n	80090e0 <HAL_DMAEx_MultiBufferStart_IT+0xdd4>
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	4a1d      	ldr	r2, [pc, #116]	; (8009074 <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8009000:	4293      	cmp	r3, r2
 8009002:	d06b      	beq.n	80090dc <HAL_DMAEx_MultiBufferStart_IT+0xdd0>
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4a1b      	ldr	r2, [pc, #108]	; (8009078 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d064      	beq.n	80090d8 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4a1a      	ldr	r2, [pc, #104]	; (800907c <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8009014:	4293      	cmp	r3, r2
 8009016:	d05c      	beq.n	80090d2 <HAL_DMAEx_MultiBufferStart_IT+0xdc6>
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	4a18      	ldr	r2, [pc, #96]	; (8009080 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 800901e:	4293      	cmp	r3, r2
 8009020:	d054      	beq.n	80090cc <HAL_DMAEx_MultiBufferStart_IT+0xdc0>
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4a17      	ldr	r2, [pc, #92]	; (8009084 <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d04c      	beq.n	80090c6 <HAL_DMAEx_MultiBufferStart_IT+0xdba>
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4a15      	ldr	r2, [pc, #84]	; (8009088 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d044      	beq.n	80090c0 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	4a14      	ldr	r2, [pc, #80]	; (800908c <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d03c      	beq.n	80090ba <HAL_DMAEx_MultiBufferStart_IT+0xdae>
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	4a12      	ldr	r2, [pc, #72]	; (8009090 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8009046:	4293      	cmp	r3, r2
 8009048:	d034      	beq.n	80090b4 <HAL_DMAEx_MultiBufferStart_IT+0xda8>
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	4a11      	ldr	r2, [pc, #68]	; (8009094 <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8009050:	4293      	cmp	r3, r2
 8009052:	d02c      	beq.n	80090ae <HAL_DMAEx_MultiBufferStart_IT+0xda2>
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4a0f      	ldr	r2, [pc, #60]	; (8009098 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d124      	bne.n	80090a8 <HAL_DMAEx_MultiBufferStart_IT+0xd9c>
 800905e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009062:	e040      	b.n	80090e6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8009064:	40026000 	.word	0x40026000
 8009068:	40026458 	.word	0x40026458
 800906c:	40026010 	.word	0x40026010
 8009070:	40026410 	.word	0x40026410
 8009074:	40026070 	.word	0x40026070
 8009078:	40026470 	.word	0x40026470
 800907c:	40026028 	.word	0x40026028
 8009080:	40026428 	.word	0x40026428
 8009084:	40026088 	.word	0x40026088
 8009088:	40026488 	.word	0x40026488
 800908c:	40026040 	.word	0x40026040
 8009090:	40026440 	.word	0x40026440
 8009094:	400260a0 	.word	0x400260a0
 8009098:	400264a0 	.word	0x400264a0
 800909c:	40026400 	.word	0x40026400
 80090a0:	400260b8 	.word	0x400260b8
 80090a4:	40026058 	.word	0x40026058
 80090a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80090ac:	e01b      	b.n	80090e6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80090ae:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80090b2:	e018      	b.n	80090e6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80090b4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80090b8:	e015      	b.n	80090e6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80090ba:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80090be:	e012      	b.n	80090e6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80090c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80090c4:	e00f      	b.n	80090e6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80090c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80090ca:	e00c      	b.n	80090e6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80090cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80090d0:	e009      	b.n	80090e6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80090d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80090d6:	e006      	b.n	80090e6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80090d8:	2304      	movs	r3, #4
 80090da:	e004      	b.n	80090e6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80090dc:	2304      	movs	r3, #4
 80090de:	e002      	b.n	80090e6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80090e0:	2304      	movs	r3, #4
 80090e2:	e000      	b.n	80090e6 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80090e4:	2304      	movs	r3, #4
 80090e6:	4a8b      	ldr	r2, [pc, #556]	; (8009314 <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 80090e8:	60d3      	str	r3, [r2, #12]
 80090ea:	e05f      	b.n	80091ac <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a89      	ldr	r2, [pc, #548]	; (8009318 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d057      	beq.n	80091a6 <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4a88      	ldr	r2, [pc, #544]	; (800931c <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d050      	beq.n	80091a2 <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4a86      	ldr	r2, [pc, #536]	; (8009320 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d049      	beq.n	800919e <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	4a85      	ldr	r2, [pc, #532]	; (8009324 <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8009110:	4293      	cmp	r3, r2
 8009112:	d042      	beq.n	800919a <HAL_DMAEx_MultiBufferStart_IT+0xe8e>
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	4a83      	ldr	r2, [pc, #524]	; (8009328 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d03a      	beq.n	8009194 <HAL_DMAEx_MultiBufferStart_IT+0xe88>
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4a82      	ldr	r2, [pc, #520]	; (800932c <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d032      	beq.n	800918e <HAL_DMAEx_MultiBufferStart_IT+0xe82>
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	4a80      	ldr	r2, [pc, #512]	; (8009330 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 800912e:	4293      	cmp	r3, r2
 8009130:	d02a      	beq.n	8009188 <HAL_DMAEx_MultiBufferStart_IT+0xe7c>
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	4a7f      	ldr	r2, [pc, #508]	; (8009334 <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d022      	beq.n	8009182 <HAL_DMAEx_MultiBufferStart_IT+0xe76>
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	4a7d      	ldr	r2, [pc, #500]	; (8009338 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8009142:	4293      	cmp	r3, r2
 8009144:	d01a      	beq.n	800917c <HAL_DMAEx_MultiBufferStart_IT+0xe70>
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	4a7c      	ldr	r2, [pc, #496]	; (800933c <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d012      	beq.n	8009176 <HAL_DMAEx_MultiBufferStart_IT+0xe6a>
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	4a7a      	ldr	r2, [pc, #488]	; (8009340 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d00a      	beq.n	8009170 <HAL_DMAEx_MultiBufferStart_IT+0xe64>
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	4a79      	ldr	r2, [pc, #484]	; (8009344 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8009160:	4293      	cmp	r3, r2
 8009162:	d102      	bne.n	800916a <HAL_DMAEx_MultiBufferStart_IT+0xe5e>
 8009164:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009168:	e01e      	b.n	80091a8 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800916a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800916e:	e01b      	b.n	80091a8 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8009170:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009174:	e018      	b.n	80091a8 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8009176:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800917a:	e015      	b.n	80091a8 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800917c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009180:	e012      	b.n	80091a8 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8009182:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009186:	e00f      	b.n	80091a8 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8009188:	f44f 7380 	mov.w	r3, #256	; 0x100
 800918c:	e00c      	b.n	80091a8 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800918e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009192:	e009      	b.n	80091a8 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8009194:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009198:	e006      	b.n	80091a8 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800919a:	2304      	movs	r3, #4
 800919c:	e004      	b.n	80091a8 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800919e:	2304      	movs	r3, #4
 80091a0:	e002      	b.n	80091a8 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 80091a2:	2304      	movs	r3, #4
 80091a4:	e000      	b.n	80091a8 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 80091a6:	2304      	movs	r3, #4
 80091a8:	4a5a      	ldr	r2, [pc, #360]	; (8009314 <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 80091aa:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	461a      	mov	r2, r3
 80091b2:	4b65      	ldr	r3, [pc, #404]	; (8009348 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 80091b4:	429a      	cmp	r2, r3
 80091b6:	d95c      	bls.n	8009272 <HAL_DMAEx_MultiBufferStart_IT+0xf66>
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	4a56      	ldr	r2, [pc, #344]	; (8009318 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	d053      	beq.n	800926a <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	4a55      	ldr	r2, [pc, #340]	; (800931c <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 80091c8:	4293      	cmp	r3, r2
 80091ca:	d04c      	beq.n	8009266 <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	4a53      	ldr	r2, [pc, #332]	; (8009320 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d045      	beq.n	8009262 <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	4a52      	ldr	r2, [pc, #328]	; (8009324 <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d03e      	beq.n	800925e <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	4a50      	ldr	r2, [pc, #320]	; (8009328 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d037      	beq.n	800925a <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	4a4f      	ldr	r2, [pc, #316]	; (800932c <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 80091f0:	4293      	cmp	r3, r2
 80091f2:	d030      	beq.n	8009256 <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4a4d      	ldr	r2, [pc, #308]	; (8009330 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d029      	beq.n	8009252 <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	4a4c      	ldr	r2, [pc, #304]	; (8009334 <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8009204:	4293      	cmp	r3, r2
 8009206:	d022      	beq.n	800924e <HAL_DMAEx_MultiBufferStart_IT+0xf42>
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	4a4a      	ldr	r2, [pc, #296]	; (8009338 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 800920e:	4293      	cmp	r3, r2
 8009210:	d01a      	beq.n	8009248 <HAL_DMAEx_MultiBufferStart_IT+0xf3c>
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	4a49      	ldr	r2, [pc, #292]	; (800933c <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8009218:	4293      	cmp	r3, r2
 800921a:	d012      	beq.n	8009242 <HAL_DMAEx_MultiBufferStart_IT+0xf36>
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	4a47      	ldr	r2, [pc, #284]	; (8009340 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d00a      	beq.n	800923c <HAL_DMAEx_MultiBufferStart_IT+0xf30>
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	4a46      	ldr	r2, [pc, #280]	; (8009344 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 800922c:	4293      	cmp	r3, r2
 800922e:	d102      	bne.n	8009236 <HAL_DMAEx_MultiBufferStart_IT+0xf2a>
 8009230:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009234:	e01a      	b.n	800926c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009236:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800923a:	e017      	b.n	800926c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 800923c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009240:	e014      	b.n	800926c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009242:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009246:	e011      	b.n	800926c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009248:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800924c:	e00e      	b.n	800926c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 800924e:	2340      	movs	r3, #64	; 0x40
 8009250:	e00c      	b.n	800926c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009252:	2340      	movs	r3, #64	; 0x40
 8009254:	e00a      	b.n	800926c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009256:	2340      	movs	r3, #64	; 0x40
 8009258:	e008      	b.n	800926c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 800925a:	2340      	movs	r3, #64	; 0x40
 800925c:	e006      	b.n	800926c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 800925e:	2301      	movs	r3, #1
 8009260:	e004      	b.n	800926c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009262:	2301      	movs	r3, #1
 8009264:	e002      	b.n	800926c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8009266:	2301      	movs	r3, #1
 8009268:	e000      	b.n	800926c <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 800926a:	2301      	movs	r3, #1
 800926c:	4a37      	ldr	r2, [pc, #220]	; (800934c <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 800926e:	60d3      	str	r3, [r2, #12]
 8009270:	e141      	b.n	80094f6 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	461a      	mov	r2, r3
 8009278:	4b35      	ldr	r3, [pc, #212]	; (8009350 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 800927a:	429a      	cmp	r2, r3
 800927c:	d97c      	bls.n	8009378 <HAL_DMAEx_MultiBufferStart_IT+0x106c>
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	4a25      	ldr	r2, [pc, #148]	; (8009318 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8009284:	4293      	cmp	r3, r2
 8009286:	d073      	beq.n	8009370 <HAL_DMAEx_MultiBufferStart_IT+0x1064>
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	4a23      	ldr	r2, [pc, #140]	; (800931c <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 800928e:	4293      	cmp	r3, r2
 8009290:	d06c      	beq.n	800936c <HAL_DMAEx_MultiBufferStart_IT+0x1060>
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	4a22      	ldr	r2, [pc, #136]	; (8009320 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d065      	beq.n	8009368 <HAL_DMAEx_MultiBufferStart_IT+0x105c>
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	4a20      	ldr	r2, [pc, #128]	; (8009324 <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 80092a2:	4293      	cmp	r3, r2
 80092a4:	d05e      	beq.n	8009364 <HAL_DMAEx_MultiBufferStart_IT+0x1058>
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	4a1f      	ldr	r2, [pc, #124]	; (8009328 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d057      	beq.n	8009360 <HAL_DMAEx_MultiBufferStart_IT+0x1054>
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	4a1d      	ldr	r2, [pc, #116]	; (800932c <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d050      	beq.n	800935c <HAL_DMAEx_MultiBufferStart_IT+0x1050>
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	4a1c      	ldr	r2, [pc, #112]	; (8009330 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 80092c0:	4293      	cmp	r3, r2
 80092c2:	d049      	beq.n	8009358 <HAL_DMAEx_MultiBufferStart_IT+0x104c>
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	4a1a      	ldr	r2, [pc, #104]	; (8009334 <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 80092ca:	4293      	cmp	r3, r2
 80092cc:	d042      	beq.n	8009354 <HAL_DMAEx_MultiBufferStart_IT+0x1048>
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	4a19      	ldr	r2, [pc, #100]	; (8009338 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d01a      	beq.n	800930e <HAL_DMAEx_MultiBufferStart_IT+0x1002>
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	4a17      	ldr	r2, [pc, #92]	; (800933c <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 80092de:	4293      	cmp	r3, r2
 80092e0:	d012      	beq.n	8009308 <HAL_DMAEx_MultiBufferStart_IT+0xffc>
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	4a16      	ldr	r2, [pc, #88]	; (8009340 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d00a      	beq.n	8009302 <HAL_DMAEx_MultiBufferStart_IT+0xff6>
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	4a14      	ldr	r2, [pc, #80]	; (8009344 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 80092f2:	4293      	cmp	r3, r2
 80092f4:	d102      	bne.n	80092fc <HAL_DMAEx_MultiBufferStart_IT+0xff0>
 80092f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80092fa:	e03a      	b.n	8009372 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 80092fc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009300:	e037      	b.n	8009372 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009302:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009306:	e034      	b.n	8009372 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009308:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800930c:	e031      	b.n	8009372 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 800930e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009312:	e02e      	b.n	8009372 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009314:	40026000 	.word	0x40026000
 8009318:	40026010 	.word	0x40026010
 800931c:	40026410 	.word	0x40026410
 8009320:	40026070 	.word	0x40026070
 8009324:	40026470 	.word	0x40026470
 8009328:	40026028 	.word	0x40026028
 800932c:	40026428 	.word	0x40026428
 8009330:	40026088 	.word	0x40026088
 8009334:	40026488 	.word	0x40026488
 8009338:	40026040 	.word	0x40026040
 800933c:	40026440 	.word	0x40026440
 8009340:	400260a0 	.word	0x400260a0
 8009344:	400264a0 	.word	0x400264a0
 8009348:	40026458 	.word	0x40026458
 800934c:	40026400 	.word	0x40026400
 8009350:	400260b8 	.word	0x400260b8
 8009354:	2340      	movs	r3, #64	; 0x40
 8009356:	e00c      	b.n	8009372 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009358:	2340      	movs	r3, #64	; 0x40
 800935a:	e00a      	b.n	8009372 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 800935c:	2340      	movs	r3, #64	; 0x40
 800935e:	e008      	b.n	8009372 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009360:	2340      	movs	r3, #64	; 0x40
 8009362:	e006      	b.n	8009372 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009364:	2301      	movs	r3, #1
 8009366:	e004      	b.n	8009372 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009368:	2301      	movs	r3, #1
 800936a:	e002      	b.n	8009372 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 800936c:	2301      	movs	r3, #1
 800936e:	e000      	b.n	8009372 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8009370:	2301      	movs	r3, #1
 8009372:	4a7b      	ldr	r2, [pc, #492]	; (8009560 <HAL_DMAEx_MultiBufferStart_IT+0x1254>)
 8009374:	6093      	str	r3, [r2, #8]
 8009376:	e0be      	b.n	80094f6 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	461a      	mov	r2, r3
 800937e:	4b79      	ldr	r3, [pc, #484]	; (8009564 <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 8009380:	429a      	cmp	r2, r3
 8009382:	d95c      	bls.n	800943e <HAL_DMAEx_MultiBufferStart_IT+0x1132>
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	4a77      	ldr	r2, [pc, #476]	; (8009568 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 800938a:	4293      	cmp	r3, r2
 800938c:	d053      	beq.n	8009436 <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	4a76      	ldr	r2, [pc, #472]	; (800956c <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8009394:	4293      	cmp	r3, r2
 8009396:	d04c      	beq.n	8009432 <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	4a74      	ldr	r2, [pc, #464]	; (8009570 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 800939e:	4293      	cmp	r3, r2
 80093a0:	d045      	beq.n	800942e <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	4a73      	ldr	r2, [pc, #460]	; (8009574 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d03e      	beq.n	800942a <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	4a71      	ldr	r2, [pc, #452]	; (8009578 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 80093b2:	4293      	cmp	r3, r2
 80093b4:	d037      	beq.n	8009426 <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	4a70      	ldr	r2, [pc, #448]	; (800957c <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 80093bc:	4293      	cmp	r3, r2
 80093be:	d030      	beq.n	8009422 <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	4a6e      	ldr	r2, [pc, #440]	; (8009580 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d029      	beq.n	800941e <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	4a6d      	ldr	r2, [pc, #436]	; (8009584 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d022      	beq.n	800941a <HAL_DMAEx_MultiBufferStart_IT+0x110e>
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	4a6b      	ldr	r2, [pc, #428]	; (8009588 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 80093da:	4293      	cmp	r3, r2
 80093dc:	d01a      	beq.n	8009414 <HAL_DMAEx_MultiBufferStart_IT+0x1108>
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4a6a      	ldr	r2, [pc, #424]	; (800958c <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d012      	beq.n	800940e <HAL_DMAEx_MultiBufferStart_IT+0x1102>
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	4a68      	ldr	r2, [pc, #416]	; (8009590 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d00a      	beq.n	8009408 <HAL_DMAEx_MultiBufferStart_IT+0x10fc>
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	4a67      	ldr	r2, [pc, #412]	; (8009594 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 80093f8:	4293      	cmp	r3, r2
 80093fa:	d102      	bne.n	8009402 <HAL_DMAEx_MultiBufferStart_IT+0x10f6>
 80093fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009400:	e01a      	b.n	8009438 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009402:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009406:	e017      	b.n	8009438 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009408:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800940c:	e014      	b.n	8009438 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800940e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009412:	e011      	b.n	8009438 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009414:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009418:	e00e      	b.n	8009438 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800941a:	2340      	movs	r3, #64	; 0x40
 800941c:	e00c      	b.n	8009438 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800941e:	2340      	movs	r3, #64	; 0x40
 8009420:	e00a      	b.n	8009438 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009422:	2340      	movs	r3, #64	; 0x40
 8009424:	e008      	b.n	8009438 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009426:	2340      	movs	r3, #64	; 0x40
 8009428:	e006      	b.n	8009438 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800942a:	2301      	movs	r3, #1
 800942c:	e004      	b.n	8009438 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800942e:	2301      	movs	r3, #1
 8009430:	e002      	b.n	8009438 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009432:	2301      	movs	r3, #1
 8009434:	e000      	b.n	8009438 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8009436:	2301      	movs	r3, #1
 8009438:	4a57      	ldr	r2, [pc, #348]	; (8009598 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 800943a:	60d3      	str	r3, [r2, #12]
 800943c:	e05b      	b.n	80094f6 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	4a49      	ldr	r2, [pc, #292]	; (8009568 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8009444:	4293      	cmp	r3, r2
 8009446:	d053      	beq.n	80094f0 <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	4a47      	ldr	r2, [pc, #284]	; (800956c <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 800944e:	4293      	cmp	r3, r2
 8009450:	d04c      	beq.n	80094ec <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	4a46      	ldr	r2, [pc, #280]	; (8009570 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8009458:	4293      	cmp	r3, r2
 800945a:	d045      	beq.n	80094e8 <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	4a44      	ldr	r2, [pc, #272]	; (8009574 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8009462:	4293      	cmp	r3, r2
 8009464:	d03e      	beq.n	80094e4 <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	4a43      	ldr	r2, [pc, #268]	; (8009578 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 800946c:	4293      	cmp	r3, r2
 800946e:	d037      	beq.n	80094e0 <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	4a41      	ldr	r2, [pc, #260]	; (800957c <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8009476:	4293      	cmp	r3, r2
 8009478:	d030      	beq.n	80094dc <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	4a40      	ldr	r2, [pc, #256]	; (8009580 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8009480:	4293      	cmp	r3, r2
 8009482:	d029      	beq.n	80094d8 <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	4a3e      	ldr	r2, [pc, #248]	; (8009584 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 800948a:	4293      	cmp	r3, r2
 800948c:	d022      	beq.n	80094d4 <HAL_DMAEx_MultiBufferStart_IT+0x11c8>
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	4a3d      	ldr	r2, [pc, #244]	; (8009588 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8009494:	4293      	cmp	r3, r2
 8009496:	d01a      	beq.n	80094ce <HAL_DMAEx_MultiBufferStart_IT+0x11c2>
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	4a3b      	ldr	r2, [pc, #236]	; (800958c <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 800949e:	4293      	cmp	r3, r2
 80094a0:	d012      	beq.n	80094c8 <HAL_DMAEx_MultiBufferStart_IT+0x11bc>
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	4a3a      	ldr	r2, [pc, #232]	; (8009590 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d00a      	beq.n	80094c2 <HAL_DMAEx_MultiBufferStart_IT+0x11b6>
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	4a38      	ldr	r2, [pc, #224]	; (8009594 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 80094b2:	4293      	cmp	r3, r2
 80094b4:	d102      	bne.n	80094bc <HAL_DMAEx_MultiBufferStart_IT+0x11b0>
 80094b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80094ba:	e01a      	b.n	80094f2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80094bc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80094c0:	e017      	b.n	80094f2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80094c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80094c6:	e014      	b.n	80094f2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80094c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80094cc:	e011      	b.n	80094f2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80094ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80094d2:	e00e      	b.n	80094f2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80094d4:	2340      	movs	r3, #64	; 0x40
 80094d6:	e00c      	b.n	80094f2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80094d8:	2340      	movs	r3, #64	; 0x40
 80094da:	e00a      	b.n	80094f2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80094dc:	2340      	movs	r3, #64	; 0x40
 80094de:	e008      	b.n	80094f2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80094e0:	2340      	movs	r3, #64	; 0x40
 80094e2:	e006      	b.n	80094f2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80094e4:	2301      	movs	r3, #1
 80094e6:	e004      	b.n	80094f2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80094e8:	2301      	movs	r3, #1
 80094ea:	e002      	b.n	80094f2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80094ec:	2301      	movs	r3, #1
 80094ee:	e000      	b.n	80094f2 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 80094f0:	2301      	movs	r3, #1
 80094f2:	4a29      	ldr	r2, [pc, #164]	; (8009598 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 80094f4:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	681a      	ldr	r2, [r3, #0]
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f042 0216 	orr.w	r2, r2, #22
 8009504:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	695a      	ldr	r2, [r3, #20]
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009514:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800951a:	2b00      	cmp	r3, #0
 800951c:	d103      	bne.n	8009526 <HAL_DMAEx_MultiBufferStart_IT+0x121a>
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009522:	2b00      	cmp	r3, #0
 8009524:	d007      	beq.n	8009536 <HAL_DMAEx_MultiBufferStart_IT+0x122a>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	681a      	ldr	r2, [r3, #0]
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f042 0208 	orr.w	r2, r2, #8
 8009534:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	681a      	ldr	r2, [r3, #0]
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f042 0201 	orr.w	r2, r2, #1
 8009544:	601a      	str	r2, [r3, #0]
 8009546:	e005      	b.n	8009554 <HAL_DMAEx_MultiBufferStart_IT+0x1248>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	2200      	movs	r2, #0
 800954c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8009550:	2302      	movs	r3, #2
 8009552:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 8009554:	7dfb      	ldrb	r3, [r7, #23]
}
 8009556:	4618      	mov	r0, r3
 8009558:	3718      	adds	r7, #24
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}
 800955e:	bf00      	nop
 8009560:	40026400 	.word	0x40026400
 8009564:	40026058 	.word	0x40026058
 8009568:	40026010 	.word	0x40026010
 800956c:	40026410 	.word	0x40026410
 8009570:	40026070 	.word	0x40026070
 8009574:	40026470 	.word	0x40026470
 8009578:	40026028 	.word	0x40026028
 800957c:	40026428 	.word	0x40026428
 8009580:	40026088 	.word	0x40026088
 8009584:	40026488 	.word	0x40026488
 8009588:	40026040 	.word	0x40026040
 800958c:	40026440 	.word	0x40026440
 8009590:	400260a0 	.word	0x400260a0
 8009594:	400264a0 	.word	0x400264a0
 8009598:	40026000 	.word	0x40026000

0800959c <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 800959c:	b480      	push	{r7}
 800959e:	b085      	sub	sp, #20
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	60f8      	str	r0, [r7, #12]
 80095a4:	60b9      	str	r1, [r7, #8]
 80095a6:	4613      	mov	r3, r2
 80095a8:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 80095aa:	79fb      	ldrb	r3, [r7, #7]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d104      	bne.n	80095ba <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	68ba      	ldr	r2, [r7, #8]
 80095b6:	60da      	str	r2, [r3, #12]
 80095b8:	e003      	b.n	80095c2 <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	68ba      	ldr	r2, [r7, #8]
 80095c0:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80095c2:	2300      	movs	r3, #0
}
 80095c4:	4618      	mov	r0, r3
 80095c6:	3714      	adds	r7, #20
 80095c8:	46bd      	mov	sp, r7
 80095ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ce:	4770      	bx	lr

080095d0 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 80095d0:	b480      	push	{r7}
 80095d2:	b085      	sub	sp, #20
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	60f8      	str	r0, [r7, #12]
 80095d8:	60b9      	str	r1, [r7, #8]
 80095da:	607a      	str	r2, [r7, #4]
 80095dc:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	683a      	ldr	r2, [r7, #0]
 80095e4:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	689b      	ldr	r3, [r3, #8]
 80095ea:	2b40      	cmp	r3, #64	; 0x40
 80095ec:	d108      	bne.n	8009600 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	687a      	ldr	r2, [r7, #4]
 80095f4:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	68ba      	ldr	r2, [r7, #8]
 80095fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80095fe:	e007      	b.n	8009610 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	68ba      	ldr	r2, [r7, #8]
 8009606:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	687a      	ldr	r2, [r7, #4]
 800960e:	60da      	str	r2, [r3, #12]
}
 8009610:	bf00      	nop
 8009612:	3714      	adds	r7, #20
 8009614:	46bd      	mov	sp, r7
 8009616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961a:	4770      	bx	lr

0800961c <HAL_EXTI_SetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on EXTI configuration to be set.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
 800961c:	b480      	push	{r7}
 800961e:	b087      	sub	sp, #28
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
 8009624:	6039      	str	r1, [r7, #0]
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d002      	beq.n	8009632 <HAL_EXTI_SetConfigLine+0x16>
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d101      	bne.n	8009636 <HAL_EXTI_SetConfigLine+0x1a>
  {
    return HAL_ERROR;
 8009632:	2301      	movs	r3, #1
 8009634:	e08f      	b.n	8009756 <HAL_EXTI_SetConfigLine+0x13a>
  /* Check parameters */
  assert_param(IS_EXTI_LINE(pExtiConfig->Line));
  assert_param(IS_EXTI_MODE(pExtiConfig->Mode));

  /* Assign line number to handle */
  hexti->Line = pExtiConfig->Line;
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	681a      	ldr	r2, [r3, #0]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	601a      	str	r2, [r3, #0]

  /* Compute line mask */
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	f003 031f 	and.w	r3, r3, #31
 8009646:	617b      	str	r3, [r7, #20]
  maskline = (1uL << linepos);
 8009648:	2201      	movs	r2, #1
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	fa02 f303 	lsl.w	r3, r2, r3
 8009650:	613b      	str	r3, [r7, #16]

  /* Configure triggers for configurable lines */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800965a:	2b00      	cmp	r3, #0
 800965c:	d052      	beq.n	8009704 <HAL_EXTI_SetConfigLine+0xe8>
  {
    assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));

    /* Configure rising trigger */
    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0x00u)
 800965e:	683b      	ldr	r3, [r7, #0]
 8009660:	689b      	ldr	r3, [r3, #8]
 8009662:	f003 0301 	and.w	r3, r3, #1
 8009666:	2b00      	cmp	r3, #0
 8009668:	d006      	beq.n	8009678 <HAL_EXTI_SetConfigLine+0x5c>
    {
      EXTI->RTSR |= maskline;
 800966a:	4b3e      	ldr	r3, [pc, #248]	; (8009764 <HAL_EXTI_SetConfigLine+0x148>)
 800966c:	689a      	ldr	r2, [r3, #8]
 800966e:	493d      	ldr	r1, [pc, #244]	; (8009764 <HAL_EXTI_SetConfigLine+0x148>)
 8009670:	693b      	ldr	r3, [r7, #16]
 8009672:	4313      	orrs	r3, r2
 8009674:	608b      	str	r3, [r1, #8]
 8009676:	e006      	b.n	8009686 <HAL_EXTI_SetConfigLine+0x6a>
    }
    else
    {
      EXTI->RTSR &= ~maskline;
 8009678:	4b3a      	ldr	r3, [pc, #232]	; (8009764 <HAL_EXTI_SetConfigLine+0x148>)
 800967a:	689a      	ldr	r2, [r3, #8]
 800967c:	693b      	ldr	r3, [r7, #16]
 800967e:	43db      	mvns	r3, r3
 8009680:	4938      	ldr	r1, [pc, #224]	; (8009764 <HAL_EXTI_SetConfigLine+0x148>)
 8009682:	4013      	ands	r3, r2
 8009684:	608b      	str	r3, [r1, #8]
    }

    /* Configure falling trigger */
    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0x00u)
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	689b      	ldr	r3, [r3, #8]
 800968a:	f003 0302 	and.w	r3, r3, #2
 800968e:	2b00      	cmp	r3, #0
 8009690:	d006      	beq.n	80096a0 <HAL_EXTI_SetConfigLine+0x84>
    {
      EXTI->FTSR |= maskline;
 8009692:	4b34      	ldr	r3, [pc, #208]	; (8009764 <HAL_EXTI_SetConfigLine+0x148>)
 8009694:	68da      	ldr	r2, [r3, #12]
 8009696:	4933      	ldr	r1, [pc, #204]	; (8009764 <HAL_EXTI_SetConfigLine+0x148>)
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	4313      	orrs	r3, r2
 800969c:	60cb      	str	r3, [r1, #12]
 800969e:	e006      	b.n	80096ae <HAL_EXTI_SetConfigLine+0x92>
    }
    else
    {
      EXTI->FTSR &= ~maskline;
 80096a0:	4b30      	ldr	r3, [pc, #192]	; (8009764 <HAL_EXTI_SetConfigLine+0x148>)
 80096a2:	68da      	ldr	r2, [r3, #12]
 80096a4:	693b      	ldr	r3, [r7, #16]
 80096a6:	43db      	mvns	r3, r3
 80096a8:	492e      	ldr	r1, [pc, #184]	; (8009764 <HAL_EXTI_SetConfigLine+0x148>)
 80096aa:	4013      	ands	r3, r2
 80096ac:	60cb      	str	r3, [r1, #12]
    }


    /* Configure gpio port selection in case of gpio exti line */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80096b6:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 80096ba:	d123      	bne.n	8009704 <HAL_EXTI_SetConfigLine+0xe8>
    {
      assert_param(IS_EXTI_GPIO_PORT(pExtiConfig->GPIOSel));
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = SYSCFG->EXTICR[linepos >> 2u];
 80096bc:	4a2a      	ldr	r2, [pc, #168]	; (8009768 <HAL_EXTI_SetConfigLine+0x14c>)
 80096be:	697b      	ldr	r3, [r7, #20]
 80096c0:	089b      	lsrs	r3, r3, #2
 80096c2:	3302      	adds	r3, #2
 80096c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80096c8:	60fb      	str	r3, [r7, #12]
      regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	f003 0303 	and.w	r3, r3, #3
 80096d0:	009b      	lsls	r3, r3, #2
 80096d2:	220f      	movs	r2, #15
 80096d4:	fa02 f303 	lsl.w	r3, r2, r3
 80096d8:	43db      	mvns	r3, r3
 80096da:	68fa      	ldr	r2, [r7, #12]
 80096dc:	4013      	ands	r3, r2
 80096de:	60fb      	str	r3, [r7, #12]
      regval |= (pExtiConfig->GPIOSel << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	68da      	ldr	r2, [r3, #12]
 80096e4:	697b      	ldr	r3, [r7, #20]
 80096e6:	f003 0303 	and.w	r3, r3, #3
 80096ea:	009b      	lsls	r3, r3, #2
 80096ec:	fa02 f303 	lsl.w	r3, r2, r3
 80096f0:	68fa      	ldr	r2, [r7, #12]
 80096f2:	4313      	orrs	r3, r2
 80096f4:	60fb      	str	r3, [r7, #12]
      SYSCFG->EXTICR[linepos >> 2u] = regval;
 80096f6:	491c      	ldr	r1, [pc, #112]	; (8009768 <HAL_EXTI_SetConfigLine+0x14c>)
 80096f8:	697b      	ldr	r3, [r7, #20]
 80096fa:	089b      	lsrs	r3, r3, #2
 80096fc:	3302      	adds	r3, #2
 80096fe:	68fa      	ldr	r2, [r7, #12]
 8009700:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }

  /* Configure interrupt mode : read current mode */
  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0x00u)
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	685b      	ldr	r3, [r3, #4]
 8009708:	f003 0301 	and.w	r3, r3, #1
 800970c:	2b00      	cmp	r3, #0
 800970e:	d006      	beq.n	800971e <HAL_EXTI_SetConfigLine+0x102>
  {
    EXTI->IMR |= maskline;
 8009710:	4b14      	ldr	r3, [pc, #80]	; (8009764 <HAL_EXTI_SetConfigLine+0x148>)
 8009712:	681a      	ldr	r2, [r3, #0]
 8009714:	4913      	ldr	r1, [pc, #76]	; (8009764 <HAL_EXTI_SetConfigLine+0x148>)
 8009716:	693b      	ldr	r3, [r7, #16]
 8009718:	4313      	orrs	r3, r2
 800971a:	600b      	str	r3, [r1, #0]
 800971c:	e006      	b.n	800972c <HAL_EXTI_SetConfigLine+0x110>
  }
  else
  {
    EXTI->IMR &= ~maskline;
 800971e:	4b11      	ldr	r3, [pc, #68]	; (8009764 <HAL_EXTI_SetConfigLine+0x148>)
 8009720:	681a      	ldr	r2, [r3, #0]
 8009722:	693b      	ldr	r3, [r7, #16]
 8009724:	43db      	mvns	r3, r3
 8009726:	490f      	ldr	r1, [pc, #60]	; (8009764 <HAL_EXTI_SetConfigLine+0x148>)
 8009728:	4013      	ands	r3, r2
 800972a:	600b      	str	r3, [r1, #0]
  }

  /* Configure event mode : read current mode */
  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0x00u)
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	685b      	ldr	r3, [r3, #4]
 8009730:	f003 0302 	and.w	r3, r3, #2
 8009734:	2b00      	cmp	r3, #0
 8009736:	d006      	beq.n	8009746 <HAL_EXTI_SetConfigLine+0x12a>
  {
    EXTI->EMR |= maskline;
 8009738:	4b0a      	ldr	r3, [pc, #40]	; (8009764 <HAL_EXTI_SetConfigLine+0x148>)
 800973a:	685a      	ldr	r2, [r3, #4]
 800973c:	4909      	ldr	r1, [pc, #36]	; (8009764 <HAL_EXTI_SetConfigLine+0x148>)
 800973e:	693b      	ldr	r3, [r7, #16]
 8009740:	4313      	orrs	r3, r2
 8009742:	604b      	str	r3, [r1, #4]
 8009744:	e006      	b.n	8009754 <HAL_EXTI_SetConfigLine+0x138>
  }
  else
  {
    EXTI->EMR &= ~maskline;
 8009746:	4b07      	ldr	r3, [pc, #28]	; (8009764 <HAL_EXTI_SetConfigLine+0x148>)
 8009748:	685a      	ldr	r2, [r3, #4]
 800974a:	693b      	ldr	r3, [r7, #16]
 800974c:	43db      	mvns	r3, r3
 800974e:	4905      	ldr	r1, [pc, #20]	; (8009764 <HAL_EXTI_SetConfigLine+0x148>)
 8009750:	4013      	ands	r3, r2
 8009752:	604b      	str	r3, [r1, #4]
  }

  return HAL_OK;
 8009754:	2300      	movs	r3, #0
}
 8009756:	4618      	mov	r0, r3
 8009758:	371c      	adds	r7, #28
 800975a:	46bd      	mov	sp, r7
 800975c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009760:	4770      	bx	lr
 8009762:	bf00      	nop
 8009764:	40013c00 	.word	0x40013c00
 8009768:	40013800 	.word	0x40013800

0800976c <HAL_EXTI_GetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on structure to store Exti configuration.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
 800976c:	b480      	push	{r7}
 800976e:	b087      	sub	sp, #28
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
 8009774:	6039      	str	r1, [r7, #0]
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d002      	beq.n	8009782 <HAL_EXTI_GetConfigLine+0x16>
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d101      	bne.n	8009786 <HAL_EXTI_GetConfigLine+0x1a>
  {
    return HAL_ERROR;
 8009782:	2301      	movs	r3, #1
 8009784:	e061      	b.n	800984a <HAL_EXTI_GetConfigLine+0xde>

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* Store handle line number to configuration structure */
  pExtiConfig->Line = hexti->Line;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681a      	ldr	r2, [r3, #0]
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	601a      	str	r2, [r3, #0]

  /* Compute line mask */
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	f003 031f 	and.w	r3, r3, #31
 8009796:	617b      	str	r3, [r7, #20]
  maskline = (1uL << linepos);
 8009798:	2201      	movs	r2, #1
 800979a:	697b      	ldr	r3, [r7, #20]
 800979c:	fa02 f303 	lsl.w	r3, r2, r3
 80097a0:	613b      	str	r3, [r7, #16]

  /* 1] Get core mode : interrupt */

  /* Check if selected line is enable */
  if ((EXTI->IMR & maskline) != 0x00u)
 80097a2:	4b2d      	ldr	r3, [pc, #180]	; (8009858 <HAL_EXTI_GetConfigLine+0xec>)
 80097a4:	681a      	ldr	r2, [r3, #0]
 80097a6:	693b      	ldr	r3, [r7, #16]
 80097a8:	4013      	ands	r3, r2
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d003      	beq.n	80097b6 <HAL_EXTI_GetConfigLine+0x4a>
  {
    pExtiConfig->Mode = EXTI_MODE_INTERRUPT;
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	2201      	movs	r2, #1
 80097b2:	605a      	str	r2, [r3, #4]
 80097b4:	e002      	b.n	80097bc <HAL_EXTI_GetConfigLine+0x50>
  }
  else
  {
    pExtiConfig->Mode = EXTI_MODE_NONE;
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	2200      	movs	r2, #0
 80097ba:	605a      	str	r2, [r3, #4]
  }

  /* Get event mode */
  /* Check if selected line is enable */
  if ((EXTI->EMR & maskline) != 0x00u)
 80097bc:	4b26      	ldr	r3, [pc, #152]	; (8009858 <HAL_EXTI_GetConfigLine+0xec>)
 80097be:	685a      	ldr	r2, [r3, #4]
 80097c0:	693b      	ldr	r3, [r7, #16]
 80097c2:	4013      	ands	r3, r2
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d005      	beq.n	80097d4 <HAL_EXTI_GetConfigLine+0x68>
  {
    pExtiConfig->Mode |= EXTI_MODE_EVENT;
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	685b      	ldr	r3, [r3, #4]
 80097cc:	f043 0202 	orr.w	r2, r3, #2
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	605a      	str	r2, [r3, #4]
  }

  /* Get default Trigger and GPIOSel configuration */
  pExtiConfig->Trigger = EXTI_TRIGGER_NONE;
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	2200      	movs	r2, #0
 80097d8:	609a      	str	r2, [r3, #8]
  pExtiConfig->GPIOSel = 0x00u;
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	2200      	movs	r2, #0
 80097de:	60da      	str	r2, [r3, #12]

  /* 2] Get trigger for configurable lines : rising */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d02d      	beq.n	8009848 <HAL_EXTI_GetConfigLine+0xdc>
  {
    /* Check if configuration of selected line is enable */
    if ((EXTI->RTSR & maskline) != 0x00u)
 80097ec:	4b1a      	ldr	r3, [pc, #104]	; (8009858 <HAL_EXTI_GetConfigLine+0xec>)
 80097ee:	689a      	ldr	r2, [r3, #8]
 80097f0:	693b      	ldr	r3, [r7, #16]
 80097f2:	4013      	ands	r3, r2
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d002      	beq.n	80097fe <HAL_EXTI_GetConfigLine+0x92>
    {
      pExtiConfig->Trigger = EXTI_TRIGGER_RISING;
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	2201      	movs	r2, #1
 80097fc:	609a      	str	r2, [r3, #8]
    }

    /* Get falling configuration */
    /* Check if configuration of selected line is enable */
    if ((EXTI->FTSR & maskline) != 0x00u)
 80097fe:	4b16      	ldr	r3, [pc, #88]	; (8009858 <HAL_EXTI_GetConfigLine+0xec>)
 8009800:	68da      	ldr	r2, [r3, #12]
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	4013      	ands	r3, r2
 8009806:	2b00      	cmp	r3, #0
 8009808:	d005      	beq.n	8009816 <HAL_EXTI_GetConfigLine+0xaa>
    {
      pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING;
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	689b      	ldr	r3, [r3, #8]
 800980e:	f043 0202 	orr.w	r2, r3, #2
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	609a      	str	r2, [r3, #8]
    }

    /* Get Gpio port selection for gpio lines */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 800981e:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8009822:	d111      	bne.n	8009848 <HAL_EXTI_GetConfigLine+0xdc>
    {
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = SYSCFG->EXTICR[linepos >> 2u];
 8009824:	4a0d      	ldr	r2, [pc, #52]	; (800985c <HAL_EXTI_GetConfigLine+0xf0>)
 8009826:	697b      	ldr	r3, [r7, #20]
 8009828:	089b      	lsrs	r3, r3, #2
 800982a:	3302      	adds	r3, #2
 800982c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009830:	60fb      	str	r3, [r7, #12]
      pExtiConfig->GPIOSel = ((regval << (SYSCFG_EXTICR1_EXTI1_Pos * (3uL - (linepos & 0x03u)))) >> 24);
 8009832:	697b      	ldr	r3, [r7, #20]
 8009834:	43db      	mvns	r3, r3
 8009836:	f003 0303 	and.w	r3, r3, #3
 800983a:	009b      	lsls	r3, r3, #2
 800983c:	68fa      	ldr	r2, [r7, #12]
 800983e:	fa02 f303 	lsl.w	r3, r2, r3
 8009842:	0e1a      	lsrs	r2, r3, #24
 8009844:	683b      	ldr	r3, [r7, #0]
 8009846:	60da      	str	r2, [r3, #12]
    }
  }

  return HAL_OK;
 8009848:	2300      	movs	r3, #0
}
 800984a:	4618      	mov	r0, r3
 800984c:	371c      	adds	r7, #28
 800984e:	46bd      	mov	sp, r7
 8009850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009854:	4770      	bx	lr
 8009856:	bf00      	nop
 8009858:	40013c00 	.word	0x40013c00
 800985c:	40013800 	.word	0x40013800

08009860 <HAL_EXTI_ClearConfigLine>:
  * @brief  Clear whole configuration of a dedicated Exti line.
  * @param  hexti Exti handle.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti)
{
 8009860:	b480      	push	{r7}
 8009862:	b087      	sub	sp, #28
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if (hexti == NULL)
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d101      	bne.n	8009872 <HAL_EXTI_ClearConfigLine+0x12>
  {
    return HAL_ERROR;
 800986e:	2301      	movs	r3, #1
 8009870:	e04c      	b.n	800990c <HAL_EXTI_ClearConfigLine+0xac>

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* compute line mask */
  linepos = (hexti->Line & EXTI_PIN_MASK);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f003 031f 	and.w	r3, r3, #31
 800987a:	617b      	str	r3, [r7, #20]
  maskline = (1uL << linepos);
 800987c:	2201      	movs	r2, #1
 800987e:	697b      	ldr	r3, [r7, #20]
 8009880:	fa02 f303 	lsl.w	r3, r2, r3
 8009884:	613b      	str	r3, [r7, #16]

  /* 1] Clear interrupt mode */
  EXTI->IMR = (EXTI->IMR & ~maskline);
 8009886:	4b24      	ldr	r3, [pc, #144]	; (8009918 <HAL_EXTI_ClearConfigLine+0xb8>)
 8009888:	681a      	ldr	r2, [r3, #0]
 800988a:	693b      	ldr	r3, [r7, #16]
 800988c:	43db      	mvns	r3, r3
 800988e:	4922      	ldr	r1, [pc, #136]	; (8009918 <HAL_EXTI_ClearConfigLine+0xb8>)
 8009890:	4013      	ands	r3, r2
 8009892:	600b      	str	r3, [r1, #0]

  /* 2] Clear event mode */
  EXTI->EMR = (EXTI->EMR & ~maskline);
 8009894:	4b20      	ldr	r3, [pc, #128]	; (8009918 <HAL_EXTI_ClearConfigLine+0xb8>)
 8009896:	685a      	ldr	r2, [r3, #4]
 8009898:	693b      	ldr	r3, [r7, #16]
 800989a:	43db      	mvns	r3, r3
 800989c:	491e      	ldr	r1, [pc, #120]	; (8009918 <HAL_EXTI_ClearConfigLine+0xb8>)
 800989e:	4013      	ands	r3, r2
 80098a0:	604b      	str	r3, [r1, #4]

  /* 3] Clear triggers in case of configurable lines */
  if ((hexti->Line & EXTI_CONFIG) != 0x00u)
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d02d      	beq.n	800990a <HAL_EXTI_ClearConfigLine+0xaa>
  {
    EXTI->RTSR = (EXTI->RTSR & ~maskline);
 80098ae:	4b1a      	ldr	r3, [pc, #104]	; (8009918 <HAL_EXTI_ClearConfigLine+0xb8>)
 80098b0:	689a      	ldr	r2, [r3, #8]
 80098b2:	693b      	ldr	r3, [r7, #16]
 80098b4:	43db      	mvns	r3, r3
 80098b6:	4918      	ldr	r1, [pc, #96]	; (8009918 <HAL_EXTI_ClearConfigLine+0xb8>)
 80098b8:	4013      	ands	r3, r2
 80098ba:	608b      	str	r3, [r1, #8]
    EXTI->FTSR = (EXTI->FTSR & ~maskline);
 80098bc:	4b16      	ldr	r3, [pc, #88]	; (8009918 <HAL_EXTI_ClearConfigLine+0xb8>)
 80098be:	68da      	ldr	r2, [r3, #12]
 80098c0:	693b      	ldr	r3, [r7, #16]
 80098c2:	43db      	mvns	r3, r3
 80098c4:	4914      	ldr	r1, [pc, #80]	; (8009918 <HAL_EXTI_ClearConfigLine+0xb8>)
 80098c6:	4013      	ands	r3, r2
 80098c8:	60cb      	str	r3, [r1, #12]

    /* Get Gpio port selection for gpio lines */
    if ((hexti->Line & EXTI_GPIO) == EXTI_GPIO)
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80098d2:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 80098d6:	d118      	bne.n	800990a <HAL_EXTI_ClearConfigLine+0xaa>
    {
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = SYSCFG->EXTICR[linepos >> 2u];
 80098d8:	4a10      	ldr	r2, [pc, #64]	; (800991c <HAL_EXTI_ClearConfigLine+0xbc>)
 80098da:	697b      	ldr	r3, [r7, #20]
 80098dc:	089b      	lsrs	r3, r3, #2
 80098de:	3302      	adds	r3, #2
 80098e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80098e4:	60fb      	str	r3, [r7, #12]
      regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 80098e6:	697b      	ldr	r3, [r7, #20]
 80098e8:	f003 0303 	and.w	r3, r3, #3
 80098ec:	009b      	lsls	r3, r3, #2
 80098ee:	220f      	movs	r2, #15
 80098f0:	fa02 f303 	lsl.w	r3, r2, r3
 80098f4:	43db      	mvns	r3, r3
 80098f6:	68fa      	ldr	r2, [r7, #12]
 80098f8:	4013      	ands	r3, r2
 80098fa:	60fb      	str	r3, [r7, #12]
      SYSCFG->EXTICR[linepos >> 2u] = regval;
 80098fc:	4907      	ldr	r1, [pc, #28]	; (800991c <HAL_EXTI_ClearConfigLine+0xbc>)
 80098fe:	697b      	ldr	r3, [r7, #20]
 8009900:	089b      	lsrs	r3, r3, #2
 8009902:	3302      	adds	r3, #2
 8009904:	68fa      	ldr	r2, [r7, #12]
 8009906:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }

  return HAL_OK;
 800990a:	2300      	movs	r3, #0
}
 800990c:	4618      	mov	r0, r3
 800990e:	371c      	adds	r7, #28
 8009910:	46bd      	mov	sp, r7
 8009912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009916:	4770      	bx	lr
 8009918:	40013c00 	.word	0x40013c00
 800991c:	40013800 	.word	0x40013800

08009920 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8009920:	b480      	push	{r7}
 8009922:	b087      	sub	sp, #28
 8009924:	af00      	add	r7, sp, #0
 8009926:	60f8      	str	r0, [r7, #12]
 8009928:	460b      	mov	r3, r1
 800992a:	607a      	str	r2, [r7, #4]
 800992c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800992e:	2300      	movs	r3, #0
 8009930:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8009932:	7afb      	ldrb	r3, [r7, #11]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d103      	bne.n	8009940 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	687a      	ldr	r2, [r7, #4]
 800993c:	605a      	str	r2, [r3, #4]
      break;
 800993e:	e002      	b.n	8009946 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8009940:	2301      	movs	r3, #1
 8009942:	75fb      	strb	r3, [r7, #23]
      break;
 8009944:	bf00      	nop
  }

  return status;
 8009946:	7dfb      	ldrb	r3, [r7, #23]
}
 8009948:	4618      	mov	r0, r3
 800994a:	371c      	adds	r7, #28
 800994c:	46bd      	mov	sp, r7
 800994e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009952:	4770      	bx	lr

08009954 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8009954:	b480      	push	{r7}
 8009956:	b083      	sub	sp, #12
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
 800995c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d101      	bne.n	8009968 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8009964:	2301      	movs	r3, #1
 8009966:	e003      	b.n	8009970 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	683a      	ldr	r2, [r7, #0]
 800996c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800996e:	2300      	movs	r3, #0
  }
}
 8009970:	4618      	mov	r0, r3
 8009972:	370c      	adds	r7, #12
 8009974:	46bd      	mov	sp, r7
 8009976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997a:	4770      	bx	lr

0800997c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b084      	sub	sp, #16
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	f003 031f 	and.w	r3, r3, #31
 800998c:	2201      	movs	r2, #1
 800998e:	fa02 f303 	lsl.w	r3, r2, r3
 8009992:	60fb      	str	r3, [r7, #12]

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 8009994:	4b0a      	ldr	r3, [pc, #40]	; (80099c0 <HAL_EXTI_IRQHandler+0x44>)
 8009996:	695b      	ldr	r3, [r3, #20]
 8009998:	68fa      	ldr	r2, [r7, #12]
 800999a:	4013      	ands	r3, r2
 800999c:	60bb      	str	r3, [r7, #8]
  if (regval != 0x00u)
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d009      	beq.n	80099b8 <HAL_EXTI_IRQHandler+0x3c>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;
 80099a4:	4a06      	ldr	r2, [pc, #24]	; (80099c0 <HAL_EXTI_IRQHandler+0x44>)
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	6153      	str	r3, [r2, #20]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	685b      	ldr	r3, [r3, #4]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d002      	beq.n	80099b8 <HAL_EXTI_IRQHandler+0x3c>
    {
      hexti->PendingCallback();
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	685b      	ldr	r3, [r3, #4]
 80099b6:	4798      	blx	r3
    }
  }
}
 80099b8:	bf00      	nop
 80099ba:	3710      	adds	r7, #16
 80099bc:	46bd      	mov	sp, r7
 80099be:	bd80      	pop	{r7, pc}
 80099c0:	40013c00 	.word	0x40013c00

080099c4 <HAL_EXTI_GetPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval 1 if interrupt is pending else 0.
  */
uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 80099c4:	b480      	push	{r7}
 80099c6:	b087      	sub	sp, #28
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
 80099cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* Compute line mask */
  linepos = (hexti->Line & EXTI_PIN_MASK);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f003 031f 	and.w	r3, r3, #31
 80099d6:	617b      	str	r3, [r7, #20]
  maskline = (1uL << linepos);
 80099d8:	2201      	movs	r2, #1
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	fa02 f303 	lsl.w	r3, r2, r3
 80099e0:	613b      	str	r3, [r7, #16]

  /* return 1 if bit is set else 0 */
  regval = ((EXTI->PR & maskline) >> linepos);
 80099e2:	4b07      	ldr	r3, [pc, #28]	; (8009a00 <HAL_EXTI_GetPending+0x3c>)
 80099e4:	695a      	ldr	r2, [r3, #20]
 80099e6:	693b      	ldr	r3, [r7, #16]
 80099e8:	401a      	ands	r2, r3
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	fa22 f303 	lsr.w	r3, r2, r3
 80099f0:	60fb      	str	r3, [r7, #12]
  return regval;
 80099f2:	68fb      	ldr	r3, [r7, #12]
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	371c      	adds	r7, #28
 80099f8:	46bd      	mov	sp, r7
 80099fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fe:	4770      	bx	lr
 8009a00:	40013c00 	.word	0x40013c00

08009a04 <HAL_EXTI_ClearPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval None.
  */
void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 8009a04:	b480      	push	{r7}
 8009a06:	b085      	sub	sp, #20
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
 8009a0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	f003 031f 	and.w	r3, r3, #31
 8009a16:	2201      	movs	r2, #1
 8009a18:	fa02 f303 	lsl.w	r3, r2, r3
 8009a1c:	60fb      	str	r3, [r7, #12]

  /* Clear Pending bit */
  EXTI->PR =  maskline;
 8009a1e:	4a04      	ldr	r2, [pc, #16]	; (8009a30 <HAL_EXTI_ClearPending+0x2c>)
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	6153      	str	r3, [r2, #20]
}
 8009a24:	bf00      	nop
 8009a26:	3714      	adds	r7, #20
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2e:	4770      	bx	lr
 8009a30:	40013c00 	.word	0x40013c00

08009a34 <HAL_EXTI_GenerateSWI>:
  * @brief  Generate a software interrupt for a dedicated line.
  * @param  hexti Exti handle.
  * @retval None.
  */
void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti)
{
 8009a34:	b480      	push	{r7}
 8009a36:	b085      	sub	sp, #20
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
  /* Check parameters */
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f003 031f 	and.w	r3, r3, #31
 8009a44:	2201      	movs	r2, #1
 8009a46:	fa02 f303 	lsl.w	r3, r2, r3
 8009a4a:	60fb      	str	r3, [r7, #12]

  /* Generate Software interrupt */
  EXTI->SWIER = maskline;
 8009a4c:	4a04      	ldr	r2, [pc, #16]	; (8009a60 <HAL_EXTI_GenerateSWI+0x2c>)
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	6113      	str	r3, [r2, #16]
}
 8009a52:	bf00      	nop
 8009a54:	3714      	adds	r7, #20
 8009a56:	46bd      	mov	sp, r7
 8009a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5c:	4770      	bx	lr
 8009a5e:	bf00      	nop
 8009a60:	40013c00 	.word	0x40013c00

08009a64 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b086      	sub	sp, #24
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	60f8      	str	r0, [r7, #12]
 8009a6c:	60b9      	str	r1, [r7, #8]
 8009a6e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8009a72:	2301      	movs	r3, #1
 8009a74:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8009a76:	4b23      	ldr	r3, [pc, #140]	; (8009b04 <HAL_FLASH_Program+0xa0>)
 8009a78:	7e1b      	ldrb	r3, [r3, #24]
 8009a7a:	2b01      	cmp	r3, #1
 8009a7c:	d101      	bne.n	8009a82 <HAL_FLASH_Program+0x1e>
 8009a7e:	2302      	movs	r3, #2
 8009a80:	e03b      	b.n	8009afa <HAL_FLASH_Program+0x96>
 8009a82:	4b20      	ldr	r3, [pc, #128]	; (8009b04 <HAL_FLASH_Program+0xa0>)
 8009a84:	2201      	movs	r2, #1
 8009a86:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009a88:	f24c 3050 	movw	r0, #50000	; 0xc350
 8009a8c:	f000 f9be 	bl	8009e0c <FLASH_WaitForLastOperation>
 8009a90:	4603      	mov	r3, r0
 8009a92:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8009a94:	7dfb      	ldrb	r3, [r7, #23]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d12b      	bne.n	8009af2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d105      	bne.n	8009aac <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8009aa0:	783b      	ldrb	r3, [r7, #0]
 8009aa2:	4619      	mov	r1, r3
 8009aa4:	68b8      	ldr	r0, [r7, #8]
 8009aa6:	f000 fa69 	bl	8009f7c <FLASH_Program_Byte>
 8009aaa:	e016      	b.n	8009ada <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2b01      	cmp	r3, #1
 8009ab0:	d105      	bne.n	8009abe <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8009ab2:	883b      	ldrh	r3, [r7, #0]
 8009ab4:	4619      	mov	r1, r3
 8009ab6:	68b8      	ldr	r0, [r7, #8]
 8009ab8:	f000 fa3c 	bl	8009f34 <FLASH_Program_HalfWord>
 8009abc:	e00d      	b.n	8009ada <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	2b02      	cmp	r3, #2
 8009ac2:	d105      	bne.n	8009ad0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8009ac4:	683b      	ldr	r3, [r7, #0]
 8009ac6:	4619      	mov	r1, r3
 8009ac8:	68b8      	ldr	r0, [r7, #8]
 8009aca:	f000 fa11 	bl	8009ef0 <FLASH_Program_Word>
 8009ace:	e004      	b.n	8009ada <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8009ad0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ad4:	68b8      	ldr	r0, [r7, #8]
 8009ad6:	f000 f9d9 	bl	8009e8c <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009ada:	f24c 3050 	movw	r0, #50000	; 0xc350
 8009ade:	f000 f995 	bl	8009e0c <FLASH_WaitForLastOperation>
 8009ae2:	4603      	mov	r3, r0
 8009ae4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8009ae6:	4b08      	ldr	r3, [pc, #32]	; (8009b08 <HAL_FLASH_Program+0xa4>)
 8009ae8:	691b      	ldr	r3, [r3, #16]
 8009aea:	4a07      	ldr	r2, [pc, #28]	; (8009b08 <HAL_FLASH_Program+0xa4>)
 8009aec:	f023 0301 	bic.w	r3, r3, #1
 8009af0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8009af2:	4b04      	ldr	r3, [pc, #16]	; (8009b04 <HAL_FLASH_Program+0xa0>)
 8009af4:	2200      	movs	r2, #0
 8009af6:	761a      	strb	r2, [r3, #24]
  
  return status;
 8009af8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009afa:	4618      	mov	r0, r3
 8009afc:	3718      	adds	r7, #24
 8009afe:	46bd      	mov	sp, r7
 8009b00:	bd80      	pop	{r7, pc}
 8009b02:	bf00      	nop
 8009b04:	2000098c 	.word	0x2000098c
 8009b08:	40023c00 	.word	0x40023c00

08009b0c <HAL_FLASH_Program_IT>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b086      	sub	sp, #24
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	60f8      	str	r0, [r7, #12]
 8009b14:	60b9      	str	r1, [r7, #8]
 8009b16:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_OK;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8009b1e:	4b20      	ldr	r3, [pc, #128]	; (8009ba0 <HAL_FLASH_Program_IT+0x94>)
 8009b20:	7e1b      	ldrb	r3, [r3, #24]
 8009b22:	2b01      	cmp	r3, #1
 8009b24:	d101      	bne.n	8009b2a <HAL_FLASH_Program_IT+0x1e>
 8009b26:	2302      	movs	r3, #2
 8009b28:	e035      	b.n	8009b96 <HAL_FLASH_Program_IT+0x8a>
 8009b2a:	4b1d      	ldr	r3, [pc, #116]	; (8009ba0 <HAL_FLASH_Program_IT+0x94>)
 8009b2c:	2201      	movs	r2, #1
 8009b2e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Enable End of FLASH Operation interrupt */
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP);
 8009b30:	4b1c      	ldr	r3, [pc, #112]	; (8009ba4 <HAL_FLASH_Program_IT+0x98>)
 8009b32:	691b      	ldr	r3, [r3, #16]
 8009b34:	4a1b      	ldr	r2, [pc, #108]	; (8009ba4 <HAL_FLASH_Program_IT+0x98>)
 8009b36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009b3a:	6113      	str	r3, [r2, #16]
  
  /* Enable Error source interrupt */
  __HAL_FLASH_ENABLE_IT(FLASH_IT_ERR);
 8009b3c:	4b19      	ldr	r3, [pc, #100]	; (8009ba4 <HAL_FLASH_Program_IT+0x98>)
 8009b3e:	691b      	ldr	r3, [r3, #16]
 8009b40:	4a18      	ldr	r2, [pc, #96]	; (8009ba4 <HAL_FLASH_Program_IT+0x98>)
 8009b42:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009b46:	6113      	str	r3, [r2, #16]

  pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM;
 8009b48:	4b15      	ldr	r3, [pc, #84]	; (8009ba0 <HAL_FLASH_Program_IT+0x94>)
 8009b4a:	2203      	movs	r2, #3
 8009b4c:	701a      	strb	r2, [r3, #0]
  pFlash.Address = Address;
 8009b4e:	4a14      	ldr	r2, [pc, #80]	; (8009ba0 <HAL_FLASH_Program_IT+0x94>)
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	6153      	str	r3, [r2, #20]

  if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d105      	bne.n	8009b66 <HAL_FLASH_Program_IT+0x5a>
  {
    /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8009b5a:	783b      	ldrb	r3, [r7, #0]
 8009b5c:	4619      	mov	r1, r3
 8009b5e:	68b8      	ldr	r0, [r7, #8]
 8009b60:	f000 fa0c 	bl	8009f7c <FLASH_Program_Byte>
 8009b64:	e016      	b.n	8009b94 <HAL_FLASH_Program_IT+0x88>
  }
  else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	2b01      	cmp	r3, #1
 8009b6a:	d105      	bne.n	8009b78 <HAL_FLASH_Program_IT+0x6c>
  {
    /*Program halfword (16-bit) at a specified address.*/
    FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8009b6c:	883b      	ldrh	r3, [r7, #0]
 8009b6e:	4619      	mov	r1, r3
 8009b70:	68b8      	ldr	r0, [r7, #8]
 8009b72:	f000 f9df 	bl	8009f34 <FLASH_Program_HalfWord>
 8009b76:	e00d      	b.n	8009b94 <HAL_FLASH_Program_IT+0x88>
  }
  else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	2b02      	cmp	r3, #2
 8009b7c:	d105      	bne.n	8009b8a <HAL_FLASH_Program_IT+0x7e>
  {
    /*Program word (32-bit) at a specified address.*/
    FLASH_Program_Word(Address, (uint32_t) Data);
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	4619      	mov	r1, r3
 8009b82:	68b8      	ldr	r0, [r7, #8]
 8009b84:	f000 f9b4 	bl	8009ef0 <FLASH_Program_Word>
 8009b88:	e004      	b.n	8009b94 <HAL_FLASH_Program_IT+0x88>
  }
  else
  {
    /*Program double word (64-bit) at a specified address.*/
    FLASH_Program_DoubleWord(Address, Data);
 8009b8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b8e:	68b8      	ldr	r0, [r7, #8]
 8009b90:	f000 f97c 	bl	8009e8c <FLASH_Program_DoubleWord>
  }

  return status;
 8009b94:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3718      	adds	r7, #24
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}
 8009b9e:	bf00      	nop
 8009ba0:	2000098c 	.word	0x2000098c
 8009ba4:	40023c00 	.word	0x40023c00

08009ba8 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b082      	sub	sp, #8
 8009bac:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8009bae:	2300      	movs	r3, #0
 8009bb0:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8009bb2:	4b4b      	ldr	r3, [pc, #300]	; (8009ce0 <HAL_FLASH_IRQHandler+0x138>)
 8009bb4:	68db      	ldr	r3, [r3, #12]
 8009bb6:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d020      	beq.n	8009c00 <HAL_FLASH_IRQHandler+0x58>
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8009bbe:	4b49      	ldr	r3, [pc, #292]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009bc0:	781b      	ldrb	r3, [r3, #0]
 8009bc2:	b2db      	uxtb	r3, r3
 8009bc4:	2b01      	cmp	r3, #1
 8009bc6:	d107      	bne.n	8009bd8 <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 8009bc8:	4b46      	ldr	r3, [pc, #280]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009bca:	68db      	ldr	r3, [r3, #12]
 8009bcc:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 8009bce:	4b45      	ldr	r3, [pc, #276]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8009bd4:	60da      	str	r2, [r3, #12]
 8009bd6:	e00b      	b.n	8009bf0 <HAL_FLASH_IRQHandler+0x48>
    }
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8009bd8:	4b42      	ldr	r3, [pc, #264]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009bda:	781b      	ldrb	r3, [r3, #0]
 8009bdc:	b2db      	uxtb	r3, r3
 8009bde:	2b02      	cmp	r3, #2
 8009be0:	d103      	bne.n	8009bea <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 8009be2:	4b40      	ldr	r3, [pc, #256]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009be4:	691b      	ldr	r3, [r3, #16]
 8009be6:	607b      	str	r3, [r7, #4]
 8009be8:	e002      	b.n	8009bf0 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 8009bea:	4b3e      	ldr	r3, [pc, #248]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009bec:	695b      	ldr	r3, [r3, #20]
 8009bee:	607b      	str	r3, [r7, #4]
    }
    
    /*Save the Error code*/
    FLASH_SetErrorCode();
 8009bf0:	f000 f9e6 	bl	8009fc0 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	f000 f881 	bl	8009cfc <HAL_FLASH_OperationErrorCallback>
    
    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8009bfa:	4b3a      	ldr	r3, [pc, #232]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8009c00:	4b37      	ldr	r3, [pc, #220]	; (8009ce0 <HAL_FLASH_IRQHandler+0x138>)
 8009c02:	68db      	ldr	r3, [r3, #12]
 8009c04:	f003 0301 	and.w	r3, r3, #1
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d04a      	beq.n	8009ca2 <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8009c0c:	4b34      	ldr	r3, [pc, #208]	; (8009ce0 <HAL_FLASH_IRQHandler+0x138>)
 8009c0e:	2201      	movs	r2, #1
 8009c10:	60da      	str	r2, [r3, #12]
    
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8009c12:	4b34      	ldr	r3, [pc, #208]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009c14:	781b      	ldrb	r3, [r3, #0]
 8009c16:	b2db      	uxtb	r3, r3
 8009c18:	2b01      	cmp	r3, #1
 8009c1a:	d12d      	bne.n	8009c78 <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 8009c1c:	4b31      	ldr	r3, [pc, #196]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009c1e:	685b      	ldr	r3, [r3, #4]
 8009c20:	3b01      	subs	r3, #1
 8009c22:	4a30      	ldr	r2, [pc, #192]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009c24:	6053      	str	r3, [r2, #4]
      
      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 8009c26:	4b2f      	ldr	r3, [pc, #188]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009c28:	685b      	ldr	r3, [r3, #4]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d015      	beq.n	8009c5a <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 8009c2e:	4b2d      	ldr	r3, [pc, #180]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009c30:	68db      	ldr	r3, [r3, #12]
 8009c32:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	f000 f857 	bl	8009ce8 <HAL_FLASH_EndOfOperationCallback>
        
        /*Increment sector number*/
        pFlash.Sector++;
 8009c3a:	4b2a      	ldr	r3, [pc, #168]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009c3c:	68db      	ldr	r3, [r3, #12]
 8009c3e:	3301      	adds	r3, #1
 8009c40:	4a28      	ldr	r2, [pc, #160]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009c42:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 8009c44:	4b27      	ldr	r3, [pc, #156]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009c46:	68db      	ldr	r3, [r3, #12]
 8009c48:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 8009c4a:	4b26      	ldr	r3, [pc, #152]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009c4c:	7a1b      	ldrb	r3, [r3, #8]
 8009c4e:	b2db      	uxtb	r3, r3
 8009c50:	4619      	mov	r1, r3
 8009c52:	6878      	ldr	r0, [r7, #4]
 8009c54:	f000 fb84 	bl	800a360 <FLASH_Erase_Sector>
 8009c58:	e023      	b.n	8009ca2 <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 8009c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8009c5e:	607b      	str	r3, [r7, #4]
 8009c60:	4a20      	ldr	r2, [pc, #128]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8009c66:	4b1f      	ldr	r3, [pc, #124]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009c68:	2200      	movs	r2, #0
 8009c6a:	701a      	strb	r2, [r3, #0]
        
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8009c6c:	f000 fcb6 	bl	800a5dc <FLASH_FlushCaches>
                
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8009c70:	6878      	ldr	r0, [r7, #4]
 8009c72:	f000 f839 	bl	8009ce8 <HAL_FLASH_EndOfOperationCallback>
 8009c76:	e014      	b.n	8009ca2 <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else 
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 8009c78:	4b1a      	ldr	r3, [pc, #104]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009c7a:	781b      	ldrb	r3, [r3, #0]
 8009c7c:	b2db      	uxtb	r3, r3
 8009c7e:	2b02      	cmp	r3, #2
 8009c80:	d107      	bne.n	8009c92 <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8009c82:	f000 fcab 	bl	800a5dc <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 8009c86:	4b17      	ldr	r3, [pc, #92]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009c88:	691b      	ldr	r3, [r3, #16]
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	f000 f82c 	bl	8009ce8 <HAL_FLASH_EndOfOperationCallback>
 8009c90:	e004      	b.n	8009c9c <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8009c92:	4b14      	ldr	r3, [pc, #80]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009c94:	695b      	ldr	r3, [r3, #20]
 8009c96:	4618      	mov	r0, r3
 8009c98:	f000 f826 	bl	8009ce8 <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8009c9c:	4b11      	ldr	r3, [pc, #68]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8009ca2:	4b10      	ldr	r3, [pc, #64]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009ca4:	781b      	ldrb	r3, [r3, #0]
 8009ca6:	b2db      	uxtb	r3, r3
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d114      	bne.n	8009cd6 <HAL_FLASH_IRQHandler+0x12e>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 8009cac:	4b0c      	ldr	r3, [pc, #48]	; (8009ce0 <HAL_FLASH_IRQHandler+0x138>)
 8009cae:	691b      	ldr	r3, [r3, #16]
 8009cb0:	4a0b      	ldr	r2, [pc, #44]	; (8009ce0 <HAL_FLASH_IRQHandler+0x138>)
 8009cb2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8009cb6:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 8009cb8:	4b09      	ldr	r3, [pc, #36]	; (8009ce0 <HAL_FLASH_IRQHandler+0x138>)
 8009cba:	691b      	ldr	r3, [r3, #16]
 8009cbc:	4a08      	ldr	r2, [pc, #32]	; (8009ce0 <HAL_FLASH_IRQHandler+0x138>)
 8009cbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009cc2:	6113      	str	r3, [r2, #16]
    
    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 8009cc4:	4b06      	ldr	r3, [pc, #24]	; (8009ce0 <HAL_FLASH_IRQHandler+0x138>)
 8009cc6:	691b      	ldr	r3, [r3, #16]
 8009cc8:	4a05      	ldr	r2, [pc, #20]	; (8009ce0 <HAL_FLASH_IRQHandler+0x138>)
 8009cca:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8009cce:	6113      	str	r3, [r2, #16]
    
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8009cd0:	4b04      	ldr	r3, [pc, #16]	; (8009ce4 <HAL_FLASH_IRQHandler+0x13c>)
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	761a      	strb	r2, [r3, #24]
  }
}
 8009cd6:	bf00      	nop
 8009cd8:	3708      	adds	r7, #8
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	bd80      	pop	{r7, pc}
 8009cde:	bf00      	nop
 8009ce0:	40023c00 	.word	0x40023c00
 8009ce4:	2000098c 	.word	0x2000098c

08009ce8 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8009ce8:	b480      	push	{r7}
 8009cea:	b083      	sub	sp, #12
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8009cf0:	bf00      	nop
 8009cf2:	370c      	adds	r7, #12
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfa:	4770      	bx	lr

08009cfc <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b083      	sub	sp, #12
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8009d04:	bf00      	nop
 8009d06:	370c      	adds	r7, #12
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0e:	4770      	bx	lr

08009d10 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8009d10:	b480      	push	{r7}
 8009d12:	b083      	sub	sp, #12
 8009d14:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8009d16:	2300      	movs	r3, #0
 8009d18:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8009d1a:	4b0b      	ldr	r3, [pc, #44]	; (8009d48 <HAL_FLASH_Unlock+0x38>)
 8009d1c:	691b      	ldr	r3, [r3, #16]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	da0b      	bge.n	8009d3a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8009d22:	4b09      	ldr	r3, [pc, #36]	; (8009d48 <HAL_FLASH_Unlock+0x38>)
 8009d24:	4a09      	ldr	r2, [pc, #36]	; (8009d4c <HAL_FLASH_Unlock+0x3c>)
 8009d26:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8009d28:	4b07      	ldr	r3, [pc, #28]	; (8009d48 <HAL_FLASH_Unlock+0x38>)
 8009d2a:	4a09      	ldr	r2, [pc, #36]	; (8009d50 <HAL_FLASH_Unlock+0x40>)
 8009d2c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8009d2e:	4b06      	ldr	r3, [pc, #24]	; (8009d48 <HAL_FLASH_Unlock+0x38>)
 8009d30:	691b      	ldr	r3, [r3, #16]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	da01      	bge.n	8009d3a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8009d36:	2301      	movs	r3, #1
 8009d38:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8009d3a:	79fb      	ldrb	r3, [r7, #7]
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	370c      	adds	r7, #12
 8009d40:	46bd      	mov	sp, r7
 8009d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d46:	4770      	bx	lr
 8009d48:	40023c00 	.word	0x40023c00
 8009d4c:	45670123 	.word	0x45670123
 8009d50:	cdef89ab 	.word	0xcdef89ab

08009d54 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8009d54:	b480      	push	{r7}
 8009d56:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8009d58:	4b05      	ldr	r3, [pc, #20]	; (8009d70 <HAL_FLASH_Lock+0x1c>)
 8009d5a:	691b      	ldr	r3, [r3, #16]
 8009d5c:	4a04      	ldr	r2, [pc, #16]	; (8009d70 <HAL_FLASH_Lock+0x1c>)
 8009d5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009d62:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8009d64:	2300      	movs	r3, #0
}
 8009d66:	4618      	mov	r0, r3
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6e:	4770      	bx	lr
 8009d70:	40023c00 	.word	0x40023c00

08009d74 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8009d74:	b480      	push	{r7}
 8009d76:	af00      	add	r7, sp, #0
  if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 8009d78:	4b09      	ldr	r3, [pc, #36]	; (8009da0 <HAL_FLASH_OB_Unlock+0x2c>)
 8009d7a:	695b      	ldr	r3, [r3, #20]
 8009d7c:	f003 0301 	and.w	r3, r3, #1
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d007      	beq.n	8009d94 <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 8009d84:	4b06      	ldr	r3, [pc, #24]	; (8009da0 <HAL_FLASH_OB_Unlock+0x2c>)
 8009d86:	4a07      	ldr	r2, [pc, #28]	; (8009da4 <HAL_FLASH_OB_Unlock+0x30>)
 8009d88:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 8009d8a:	4b05      	ldr	r3, [pc, #20]	; (8009da0 <HAL_FLASH_OB_Unlock+0x2c>)
 8009d8c:	4a06      	ldr	r2, [pc, #24]	; (8009da8 <HAL_FLASH_OB_Unlock+0x34>)
 8009d8e:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 8009d90:	2300      	movs	r3, #0
 8009d92:	e000      	b.n	8009d96 <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 8009d94:	2301      	movs	r3, #1
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9e:	4770      	bx	lr
 8009da0:	40023c00 	.word	0x40023c00
 8009da4:	08192a3b 	.word	0x08192a3b
 8009da8:	4c5d6e7f 	.word	0x4c5d6e7f

08009dac <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status 
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8009dac:	b480      	push	{r7}
 8009dae:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8009db0:	4b05      	ldr	r3, [pc, #20]	; (8009dc8 <HAL_FLASH_OB_Lock+0x1c>)
 8009db2:	695b      	ldr	r3, [r3, #20]
 8009db4:	4a04      	ldr	r2, [pc, #16]	; (8009dc8 <HAL_FLASH_OB_Lock+0x1c>)
 8009db6:	f043 0301 	orr.w	r3, r3, #1
 8009dba:	6153      	str	r3, [r2, #20]
  
  return HAL_OK;  
 8009dbc:	2300      	movs	r3, #0
}
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc6:	4770      	bx	lr
 8009dc8:	40023c00 	.word	0x40023c00

08009dcc <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	af00      	add	r7, sp, #0
  /* Set the OPTSTRT bit in OPTCR register */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= FLASH_OPTCR_OPTSTRT;
 8009dd0:	4b07      	ldr	r3, [pc, #28]	; (8009df0 <HAL_FLASH_OB_Launch+0x24>)
 8009dd2:	781b      	ldrb	r3, [r3, #0]
 8009dd4:	b2db      	uxtb	r3, r3
 8009dd6:	4a06      	ldr	r2, [pc, #24]	; (8009df0 <HAL_FLASH_OB_Launch+0x24>)
 8009dd8:	f043 0302 	orr.w	r3, r3, #2
 8009ddc:	b2db      	uxtb	r3, r3
 8009dde:	7013      	strb	r3, [r2, #0]

  /* Wait for last operation to be completed */
  return(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE)); 
 8009de0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8009de4:	f000 f812 	bl	8009e0c <FLASH_WaitForLastOperation>
 8009de8:	4603      	mov	r3, r0
}
 8009dea:	4618      	mov	r0, r3
 8009dec:	bd80      	pop	{r7, pc}
 8009dee:	bf00      	nop
 8009df0:	40023c14 	.word	0x40023c14

08009df4 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 8009df4:	b480      	push	{r7}
 8009df6:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8009df8:	4b03      	ldr	r3, [pc, #12]	; (8009e08 <HAL_FLASH_GetError+0x14>)
 8009dfa:	69db      	ldr	r3, [r3, #28]
}  
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e04:	4770      	bx	lr
 8009e06:	bf00      	nop
 8009e08:	2000098c 	.word	0x2000098c

08009e0c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b084      	sub	sp, #16
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009e14:	2300      	movs	r3, #0
 8009e16:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009e18:	4b1a      	ldr	r3, [pc, #104]	; (8009e84 <FLASH_WaitForLastOperation+0x78>)
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8009e1e:	f7fc fabb 	bl	8006398 <HAL_GetTick>
 8009e22:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8009e24:	e010      	b.n	8009e48 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e2c:	d00c      	beq.n	8009e48 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d007      	beq.n	8009e44 <FLASH_WaitForLastOperation+0x38>
 8009e34:	f7fc fab0 	bl	8006398 <HAL_GetTick>
 8009e38:	4602      	mov	r2, r0
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	1ad3      	subs	r3, r2, r3
 8009e3e:	687a      	ldr	r2, [r7, #4]
 8009e40:	429a      	cmp	r2, r3
 8009e42:	d201      	bcs.n	8009e48 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8009e44:	2303      	movs	r3, #3
 8009e46:	e019      	b.n	8009e7c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8009e48:	4b0f      	ldr	r3, [pc, #60]	; (8009e88 <FLASH_WaitForLastOperation+0x7c>)
 8009e4a:	68db      	ldr	r3, [r3, #12]
 8009e4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d1e8      	bne.n	8009e26 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8009e54:	4b0c      	ldr	r3, [pc, #48]	; (8009e88 <FLASH_WaitForLastOperation+0x7c>)
 8009e56:	68db      	ldr	r3, [r3, #12]
 8009e58:	f003 0301 	and.w	r3, r3, #1
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d002      	beq.n	8009e66 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8009e60:	4b09      	ldr	r3, [pc, #36]	; (8009e88 <FLASH_WaitForLastOperation+0x7c>)
 8009e62:	2201      	movs	r2, #1
 8009e64:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8009e66:	4b08      	ldr	r3, [pc, #32]	; (8009e88 <FLASH_WaitForLastOperation+0x7c>)
 8009e68:	68db      	ldr	r3, [r3, #12]
 8009e6a:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d003      	beq.n	8009e7a <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8009e72:	f000 f8a5 	bl	8009fc0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8009e76:	2301      	movs	r3, #1
 8009e78:	e000      	b.n	8009e7c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8009e7a:	2300      	movs	r3, #0
  
}  
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	3710      	adds	r7, #16
 8009e80:	46bd      	mov	sp, r7
 8009e82:	bd80      	pop	{r7, pc}
 8009e84:	2000098c 	.word	0x2000098c
 8009e88:	40023c00 	.word	0x40023c00

08009e8c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b085      	sub	sp, #20
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	60f8      	str	r0, [r7, #12]
 8009e94:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8009e98:	4b14      	ldr	r3, [pc, #80]	; (8009eec <FLASH_Program_DoubleWord+0x60>)
 8009e9a:	691b      	ldr	r3, [r3, #16]
 8009e9c:	4a13      	ldr	r2, [pc, #76]	; (8009eec <FLASH_Program_DoubleWord+0x60>)
 8009e9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ea2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8009ea4:	4b11      	ldr	r3, [pc, #68]	; (8009eec <FLASH_Program_DoubleWord+0x60>)
 8009ea6:	691b      	ldr	r3, [r3, #16]
 8009ea8:	4a10      	ldr	r2, [pc, #64]	; (8009eec <FLASH_Program_DoubleWord+0x60>)
 8009eaa:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8009eae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8009eb0:	4b0e      	ldr	r3, [pc, #56]	; (8009eec <FLASH_Program_DoubleWord+0x60>)
 8009eb2:	691b      	ldr	r3, [r3, #16]
 8009eb4:	4a0d      	ldr	r2, [pc, #52]	; (8009eec <FLASH_Program_DoubleWord+0x60>)
 8009eb6:	f043 0301 	orr.w	r3, r3, #1
 8009eba:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	683a      	ldr	r2, [r7, #0]
 8009ec0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8009ec2:	f3bf 8f6f 	isb	sy
}
 8009ec6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8009ec8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009ecc:	f04f 0200 	mov.w	r2, #0
 8009ed0:	f04f 0300 	mov.w	r3, #0
 8009ed4:	000a      	movs	r2, r1
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	68f9      	ldr	r1, [r7, #12]
 8009eda:	3104      	adds	r1, #4
 8009edc:	4613      	mov	r3, r2
 8009ede:	600b      	str	r3, [r1, #0]
}
 8009ee0:	bf00      	nop
 8009ee2:	3714      	adds	r7, #20
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eea:	4770      	bx	lr
 8009eec:	40023c00 	.word	0x40023c00

08009ef0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8009ef0:	b480      	push	{r7}
 8009ef2:	b083      	sub	sp, #12
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]
 8009ef8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8009efa:	4b0d      	ldr	r3, [pc, #52]	; (8009f30 <FLASH_Program_Word+0x40>)
 8009efc:	691b      	ldr	r3, [r3, #16]
 8009efe:	4a0c      	ldr	r2, [pc, #48]	; (8009f30 <FLASH_Program_Word+0x40>)
 8009f00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f04:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8009f06:	4b0a      	ldr	r3, [pc, #40]	; (8009f30 <FLASH_Program_Word+0x40>)
 8009f08:	691b      	ldr	r3, [r3, #16]
 8009f0a:	4a09      	ldr	r2, [pc, #36]	; (8009f30 <FLASH_Program_Word+0x40>)
 8009f0c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009f10:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8009f12:	4b07      	ldr	r3, [pc, #28]	; (8009f30 <FLASH_Program_Word+0x40>)
 8009f14:	691b      	ldr	r3, [r3, #16]
 8009f16:	4a06      	ldr	r2, [pc, #24]	; (8009f30 <FLASH_Program_Word+0x40>)
 8009f18:	f043 0301 	orr.w	r3, r3, #1
 8009f1c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	683a      	ldr	r2, [r7, #0]
 8009f22:	601a      	str	r2, [r3, #0]
}
 8009f24:	bf00      	nop
 8009f26:	370c      	adds	r7, #12
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2e:	4770      	bx	lr
 8009f30:	40023c00 	.word	0x40023c00

08009f34 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8009f34:	b480      	push	{r7}
 8009f36:	b083      	sub	sp, #12
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
 8009f3c:	460b      	mov	r3, r1
 8009f3e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8009f40:	4b0d      	ldr	r3, [pc, #52]	; (8009f78 <FLASH_Program_HalfWord+0x44>)
 8009f42:	691b      	ldr	r3, [r3, #16]
 8009f44:	4a0c      	ldr	r2, [pc, #48]	; (8009f78 <FLASH_Program_HalfWord+0x44>)
 8009f46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f4a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8009f4c:	4b0a      	ldr	r3, [pc, #40]	; (8009f78 <FLASH_Program_HalfWord+0x44>)
 8009f4e:	691b      	ldr	r3, [r3, #16]
 8009f50:	4a09      	ldr	r2, [pc, #36]	; (8009f78 <FLASH_Program_HalfWord+0x44>)
 8009f52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009f56:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8009f58:	4b07      	ldr	r3, [pc, #28]	; (8009f78 <FLASH_Program_HalfWord+0x44>)
 8009f5a:	691b      	ldr	r3, [r3, #16]
 8009f5c:	4a06      	ldr	r2, [pc, #24]	; (8009f78 <FLASH_Program_HalfWord+0x44>)
 8009f5e:	f043 0301 	orr.w	r3, r3, #1
 8009f62:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	887a      	ldrh	r2, [r7, #2]
 8009f68:	801a      	strh	r2, [r3, #0]
}
 8009f6a:	bf00      	nop
 8009f6c:	370c      	adds	r7, #12
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f74:	4770      	bx	lr
 8009f76:	bf00      	nop
 8009f78:	40023c00 	.word	0x40023c00

08009f7c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8009f7c:	b480      	push	{r7}
 8009f7e:	b083      	sub	sp, #12
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
 8009f84:	460b      	mov	r3, r1
 8009f86:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8009f88:	4b0c      	ldr	r3, [pc, #48]	; (8009fbc <FLASH_Program_Byte+0x40>)
 8009f8a:	691b      	ldr	r3, [r3, #16]
 8009f8c:	4a0b      	ldr	r2, [pc, #44]	; (8009fbc <FLASH_Program_Byte+0x40>)
 8009f8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f92:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8009f94:	4b09      	ldr	r3, [pc, #36]	; (8009fbc <FLASH_Program_Byte+0x40>)
 8009f96:	4a09      	ldr	r2, [pc, #36]	; (8009fbc <FLASH_Program_Byte+0x40>)
 8009f98:	691b      	ldr	r3, [r3, #16]
 8009f9a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8009f9c:	4b07      	ldr	r3, [pc, #28]	; (8009fbc <FLASH_Program_Byte+0x40>)
 8009f9e:	691b      	ldr	r3, [r3, #16]
 8009fa0:	4a06      	ldr	r2, [pc, #24]	; (8009fbc <FLASH_Program_Byte+0x40>)
 8009fa2:	f043 0301 	orr.w	r3, r3, #1
 8009fa6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	78fa      	ldrb	r2, [r7, #3]
 8009fac:	701a      	strb	r2, [r3, #0]
}
 8009fae:	bf00      	nop
 8009fb0:	370c      	adds	r7, #12
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb8:	4770      	bx	lr
 8009fba:	bf00      	nop
 8009fbc:	40023c00 	.word	0x40023c00

08009fc0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8009fc0:	b480      	push	{r7}
 8009fc2:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8009fc4:	4b27      	ldr	r3, [pc, #156]	; (800a064 <FLASH_SetErrorCode+0xa4>)
 8009fc6:	68db      	ldr	r3, [r3, #12]
 8009fc8:	f003 0310 	and.w	r3, r3, #16
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d008      	beq.n	8009fe2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8009fd0:	4b25      	ldr	r3, [pc, #148]	; (800a068 <FLASH_SetErrorCode+0xa8>)
 8009fd2:	69db      	ldr	r3, [r3, #28]
 8009fd4:	f043 0310 	orr.w	r3, r3, #16
 8009fd8:	4a23      	ldr	r2, [pc, #140]	; (800a068 <FLASH_SetErrorCode+0xa8>)
 8009fda:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8009fdc:	4b21      	ldr	r3, [pc, #132]	; (800a064 <FLASH_SetErrorCode+0xa4>)
 8009fde:	2210      	movs	r2, #16
 8009fe0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8009fe2:	4b20      	ldr	r3, [pc, #128]	; (800a064 <FLASH_SetErrorCode+0xa4>)
 8009fe4:	68db      	ldr	r3, [r3, #12]
 8009fe6:	f003 0320 	and.w	r3, r3, #32
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d008      	beq.n	800a000 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8009fee:	4b1e      	ldr	r3, [pc, #120]	; (800a068 <FLASH_SetErrorCode+0xa8>)
 8009ff0:	69db      	ldr	r3, [r3, #28]
 8009ff2:	f043 0308 	orr.w	r3, r3, #8
 8009ff6:	4a1c      	ldr	r2, [pc, #112]	; (800a068 <FLASH_SetErrorCode+0xa8>)
 8009ff8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8009ffa:	4b1a      	ldr	r3, [pc, #104]	; (800a064 <FLASH_SetErrorCode+0xa4>)
 8009ffc:	2220      	movs	r2, #32
 8009ffe:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800a000:	4b18      	ldr	r3, [pc, #96]	; (800a064 <FLASH_SetErrorCode+0xa4>)
 800a002:	68db      	ldr	r3, [r3, #12]
 800a004:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d008      	beq.n	800a01e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800a00c:	4b16      	ldr	r3, [pc, #88]	; (800a068 <FLASH_SetErrorCode+0xa8>)
 800a00e:	69db      	ldr	r3, [r3, #28]
 800a010:	f043 0304 	orr.w	r3, r3, #4
 800a014:	4a14      	ldr	r2, [pc, #80]	; (800a068 <FLASH_SetErrorCode+0xa8>)
 800a016:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800a018:	4b12      	ldr	r3, [pc, #72]	; (800a064 <FLASH_SetErrorCode+0xa4>)
 800a01a:	2240      	movs	r2, #64	; 0x40
 800a01c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800a01e:	4b11      	ldr	r3, [pc, #68]	; (800a064 <FLASH_SetErrorCode+0xa4>)
 800a020:	68db      	ldr	r3, [r3, #12]
 800a022:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a026:	2b00      	cmp	r3, #0
 800a028:	d008      	beq.n	800a03c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800a02a:	4b0f      	ldr	r3, [pc, #60]	; (800a068 <FLASH_SetErrorCode+0xa8>)
 800a02c:	69db      	ldr	r3, [r3, #28]
 800a02e:	f043 0302 	orr.w	r3, r3, #2
 800a032:	4a0d      	ldr	r2, [pc, #52]	; (800a068 <FLASH_SetErrorCode+0xa8>)
 800a034:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800a036:	4b0b      	ldr	r3, [pc, #44]	; (800a064 <FLASH_SetErrorCode+0xa4>)
 800a038:	2280      	movs	r2, #128	; 0x80
 800a03a:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800a03c:	4b09      	ldr	r3, [pc, #36]	; (800a064 <FLASH_SetErrorCode+0xa4>)
 800a03e:	68db      	ldr	r3, [r3, #12]
 800a040:	f003 0302 	and.w	r3, r3, #2
 800a044:	2b00      	cmp	r3, #0
 800a046:	d008      	beq.n	800a05a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800a048:	4b07      	ldr	r3, [pc, #28]	; (800a068 <FLASH_SetErrorCode+0xa8>)
 800a04a:	69db      	ldr	r3, [r3, #28]
 800a04c:	f043 0320 	orr.w	r3, r3, #32
 800a050:	4a05      	ldr	r2, [pc, #20]	; (800a068 <FLASH_SetErrorCode+0xa8>)
 800a052:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800a054:	4b03      	ldr	r3, [pc, #12]	; (800a064 <FLASH_SetErrorCode+0xa4>)
 800a056:	2202      	movs	r2, #2
 800a058:	60da      	str	r2, [r3, #12]
  }
}
 800a05a:	bf00      	nop
 800a05c:	46bd      	mov	sp, r7
 800a05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a062:	4770      	bx	lr
 800a064:	40023c00 	.word	0x40023c00
 800a068:	2000098c 	.word	0x2000098c

0800a06c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b084      	sub	sp, #16
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
 800a074:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800a076:	2301      	movs	r3, #1
 800a078:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800a07a:	2300      	movs	r3, #0
 800a07c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800a07e:	4b31      	ldr	r3, [pc, #196]	; (800a144 <HAL_FLASHEx_Erase+0xd8>)
 800a080:	7e1b      	ldrb	r3, [r3, #24]
 800a082:	2b01      	cmp	r3, #1
 800a084:	d101      	bne.n	800a08a <HAL_FLASHEx_Erase+0x1e>
 800a086:	2302      	movs	r3, #2
 800a088:	e058      	b.n	800a13c <HAL_FLASHEx_Erase+0xd0>
 800a08a:	4b2e      	ldr	r3, [pc, #184]	; (800a144 <HAL_FLASHEx_Erase+0xd8>)
 800a08c:	2201      	movs	r2, #1
 800a08e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800a090:	f24c 3050 	movw	r0, #50000	; 0xc350
 800a094:	f7ff feba 	bl	8009e0c <FLASH_WaitForLastOperation>
 800a098:	4603      	mov	r3, r0
 800a09a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800a09c:	7bfb      	ldrb	r3, [r7, #15]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d148      	bne.n	800a134 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	f04f 32ff 	mov.w	r2, #4294967295
 800a0a8:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	2b01      	cmp	r3, #1
 800a0b0:	d115      	bne.n	800a0de <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	691b      	ldr	r3, [r3, #16]
 800a0b6:	b2da      	uxtb	r2, r3
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	685b      	ldr	r3, [r3, #4]
 800a0bc:	4619      	mov	r1, r3
 800a0be:	4610      	mov	r0, r2
 800a0c0:	f000 f92b 	bl	800a31a <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800a0c4:	f24c 3050 	movw	r0, #50000	; 0xc350
 800a0c8:	f7ff fea0 	bl	8009e0c <FLASH_WaitForLastOperation>
 800a0cc:	4603      	mov	r3, r0
 800a0ce:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800a0d0:	4b1d      	ldr	r3, [pc, #116]	; (800a148 <HAL_FLASHEx_Erase+0xdc>)
 800a0d2:	691b      	ldr	r3, [r3, #16]
 800a0d4:	4a1c      	ldr	r2, [pc, #112]	; (800a148 <HAL_FLASHEx_Erase+0xdc>)
 800a0d6:	f023 0304 	bic.w	r3, r3, #4
 800a0da:	6113      	str	r3, [r2, #16]
 800a0dc:	e028      	b.n	800a130 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	689b      	ldr	r3, [r3, #8]
 800a0e2:	60bb      	str	r3, [r7, #8]
 800a0e4:	e01c      	b.n	800a120 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	691b      	ldr	r3, [r3, #16]
 800a0ea:	b2db      	uxtb	r3, r3
 800a0ec:	4619      	mov	r1, r3
 800a0ee:	68b8      	ldr	r0, [r7, #8]
 800a0f0:	f000 f936 	bl	800a360 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800a0f4:	f24c 3050 	movw	r0, #50000	; 0xc350
 800a0f8:	f7ff fe88 	bl	8009e0c <FLASH_WaitForLastOperation>
 800a0fc:	4603      	mov	r3, r0
 800a0fe:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800a100:	4b11      	ldr	r3, [pc, #68]	; (800a148 <HAL_FLASHEx_Erase+0xdc>)
 800a102:	691b      	ldr	r3, [r3, #16]
 800a104:	4a10      	ldr	r2, [pc, #64]	; (800a148 <HAL_FLASHEx_Erase+0xdc>)
 800a106:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800a10a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 800a10c:	7bfb      	ldrb	r3, [r7, #15]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d003      	beq.n	800a11a <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	68ba      	ldr	r2, [r7, #8]
 800a116:	601a      	str	r2, [r3, #0]
          break;
 800a118:	e00a      	b.n	800a130 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800a11a:	68bb      	ldr	r3, [r7, #8]
 800a11c:	3301      	adds	r3, #1
 800a11e:	60bb      	str	r3, [r7, #8]
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	68da      	ldr	r2, [r3, #12]
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	689b      	ldr	r3, [r3, #8]
 800a128:	4413      	add	r3, r2
 800a12a:	68ba      	ldr	r2, [r7, #8]
 800a12c:	429a      	cmp	r2, r3
 800a12e:	d3da      	bcc.n	800a0e6 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800a130:	f000 fa54 	bl	800a5dc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800a134:	4b03      	ldr	r3, [pc, #12]	; (800a144 <HAL_FLASHEx_Erase+0xd8>)
 800a136:	2200      	movs	r2, #0
 800a138:	761a      	strb	r2, [r3, #24]

  return status;
 800a13a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a13c:	4618      	mov	r0, r3
 800a13e:	3710      	adds	r7, #16
 800a140:	46bd      	mov	sp, r7
 800a142:	bd80      	pop	{r7, pc}
 800a144:	2000098c 	.word	0x2000098c
 800a148:	40023c00 	.word	0x40023c00

0800a14c <HAL_FLASHEx_Erase_IT>:
  *         contains the configuration information for the erasing.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)
{
 800a14c:	b580      	push	{r7, lr}
 800a14e:	b084      	sub	sp, #16
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a154:	2300      	movs	r3, #0
 800a156:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800a158:	4b25      	ldr	r3, [pc, #148]	; (800a1f0 <HAL_FLASHEx_Erase_IT+0xa4>)
 800a15a:	7e1b      	ldrb	r3, [r3, #24]
 800a15c:	2b01      	cmp	r3, #1
 800a15e:	d101      	bne.n	800a164 <HAL_FLASHEx_Erase_IT+0x18>
 800a160:	2302      	movs	r3, #2
 800a162:	e040      	b.n	800a1e6 <HAL_FLASHEx_Erase_IT+0x9a>
 800a164:	4b22      	ldr	r3, [pc, #136]	; (800a1f0 <HAL_FLASHEx_Erase_IT+0xa4>)
 800a166:	2201      	movs	r2, #1
 800a168:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Enable End of FLASH Operation interrupt */
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP);
 800a16a:	4b22      	ldr	r3, [pc, #136]	; (800a1f4 <HAL_FLASHEx_Erase_IT+0xa8>)
 800a16c:	691b      	ldr	r3, [r3, #16]
 800a16e:	4a21      	ldr	r2, [pc, #132]	; (800a1f4 <HAL_FLASHEx_Erase_IT+0xa8>)
 800a170:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a174:	6113      	str	r3, [r2, #16]

  /* Enable Error source interrupt */
  __HAL_FLASH_ENABLE_IT(FLASH_IT_ERR);
 800a176:	4b1f      	ldr	r3, [pc, #124]	; (800a1f4 <HAL_FLASHEx_Erase_IT+0xa8>)
 800a178:	691b      	ldr	r3, [r3, #16]
 800a17a:	4a1e      	ldr	r2, [pc, #120]	; (800a1f4 <HAL_FLASHEx_Erase_IT+0xa8>)
 800a17c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a180:	6113      	str	r3, [r2, #16]

  /* Clear pending flags (if any) */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP    | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | \
 800a182:	4b1c      	ldr	r3, [pc, #112]	; (800a1f4 <HAL_FLASHEx_Erase_IT+0xa8>)
 800a184:	22f3      	movs	r2, #243	; 0xf3
 800a186:	60da      	str	r2, [r3, #12]
                         FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	2b01      	cmp	r3, #1
 800a18e:	d110      	bne.n	800a1b2 <HAL_FLASHEx_Erase_IT+0x66>
  {
    /*Mass erase to be done*/
    pFlash.ProcedureOnGoing = FLASH_PROC_MASSERASE;
 800a190:	4b17      	ldr	r3, [pc, #92]	; (800a1f0 <HAL_FLASHEx_Erase_IT+0xa4>)
 800a192:	2202      	movs	r2, #2
 800a194:	701a      	strb	r2, [r3, #0]
    pFlash.Bank = pEraseInit->Banks;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	685b      	ldr	r3, [r3, #4]
 800a19a:	4a15      	ldr	r2, [pc, #84]	; (800a1f0 <HAL_FLASHEx_Erase_IT+0xa4>)
 800a19c:	6113      	str	r3, [r2, #16]
    FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	691b      	ldr	r3, [r3, #16]
 800a1a2:	b2da      	uxtb	r2, r3
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	685b      	ldr	r3, [r3, #4]
 800a1a8:	4619      	mov	r1, r3
 800a1aa:	4610      	mov	r0, r2
 800a1ac:	f000 f8b5 	bl	800a31a <FLASH_MassErase>
 800a1b0:	e018      	b.n	800a1e4 <HAL_FLASHEx_Erase_IT+0x98>
    /* Erase by sector to be done*/

    /* Check the parameters */
    assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

    pFlash.ProcedureOnGoing = FLASH_PROC_SECTERASE;
 800a1b2:	4b0f      	ldr	r3, [pc, #60]	; (800a1f0 <HAL_FLASHEx_Erase_IT+0xa4>)
 800a1b4:	2201      	movs	r2, #1
 800a1b6:	701a      	strb	r2, [r3, #0]
    pFlash.NbSectorsToErase = pEraseInit->NbSectors;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	68db      	ldr	r3, [r3, #12]
 800a1bc:	4a0c      	ldr	r2, [pc, #48]	; (800a1f0 <HAL_FLASHEx_Erase_IT+0xa4>)
 800a1be:	6053      	str	r3, [r2, #4]
    pFlash.Sector = pEraseInit->Sector;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	689b      	ldr	r3, [r3, #8]
 800a1c4:	4a0a      	ldr	r2, [pc, #40]	; (800a1f0 <HAL_FLASHEx_Erase_IT+0xa4>)
 800a1c6:	60d3      	str	r3, [r2, #12]
    pFlash.VoltageForErase = (uint8_t)pEraseInit->VoltageRange;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	691b      	ldr	r3, [r3, #16]
 800a1cc:	b2da      	uxtb	r2, r3
 800a1ce:	4b08      	ldr	r3, [pc, #32]	; (800a1f0 <HAL_FLASHEx_Erase_IT+0xa4>)
 800a1d0:	721a      	strb	r2, [r3, #8]

    /*Erase 1st sector and wait for IT*/
    FLASH_Erase_Sector(pEraseInit->Sector, pEraseInit->VoltageRange);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	689a      	ldr	r2, [r3, #8]
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	691b      	ldr	r3, [r3, #16]
 800a1da:	b2db      	uxtb	r3, r3
 800a1dc:	4619      	mov	r1, r3
 800a1de:	4610      	mov	r0, r2
 800a1e0:	f000 f8be 	bl	800a360 <FLASH_Erase_Sector>
  }

  return status;
 800a1e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	3710      	adds	r7, #16
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	bd80      	pop	{r7, pc}
 800a1ee:	bf00      	nop
 800a1f0:	2000098c 	.word	0x2000098c
 800a1f4:	40023c00 	.word	0x40023c00

0800a1f8 <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b084      	sub	sp, #16
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800a200:	2301      	movs	r3, #1
 800a202:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800a204:	4b32      	ldr	r3, [pc, #200]	; (800a2d0 <HAL_FLASHEx_OBProgram+0xd8>)
 800a206:	7e1b      	ldrb	r3, [r3, #24]
 800a208:	2b01      	cmp	r3, #1
 800a20a:	d101      	bne.n	800a210 <HAL_FLASHEx_OBProgram+0x18>
 800a20c:	2302      	movs	r3, #2
 800a20e:	e05b      	b.n	800a2c8 <HAL_FLASHEx_OBProgram+0xd0>
 800a210:	4b2f      	ldr	r3, [pc, #188]	; (800a2d0 <HAL_FLASHEx_OBProgram+0xd8>)
 800a212:	2201      	movs	r2, #1
 800a214:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /*Write protection configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	f003 0301 	and.w	r3, r3, #1
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d018      	beq.n	800a254 <HAL_FLASHEx_OBProgram+0x5c>
  {
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
    if (pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	685b      	ldr	r3, [r3, #4]
 800a226:	2b01      	cmp	r3, #1
 800a228:	d10a      	bne.n	800a240 <HAL_FLASHEx_OBProgram+0x48>
    {
      /*Enable of Write protection on the selected Sector*/
      status = FLASH_OB_EnableWRP(pOBInit->WRPSector, pOBInit->Banks);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	689a      	ldr	r2, [r3, #8]
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	68db      	ldr	r3, [r3, #12]
 800a232:	4619      	mov	r1, r3
 800a234:	4610      	mov	r0, r2
 800a236:	f000 f8db 	bl	800a3f0 <FLASH_OB_EnableWRP>
 800a23a:	4603      	mov	r3, r0
 800a23c:	73fb      	strb	r3, [r7, #15]
 800a23e:	e009      	b.n	800a254 <HAL_FLASHEx_OBProgram+0x5c>
    }
    else
    {
      /*Disable of Write protection on the selected Sector*/
      status = FLASH_OB_DisableWRP(pOBInit->WRPSector, pOBInit->Banks);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	689a      	ldr	r2, [r3, #8]
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	68db      	ldr	r3, [r3, #12]
 800a248:	4619      	mov	r1, r3
 800a24a:	4610      	mov	r0, r2
 800a24c:	f000 f8f2 	bl	800a434 <FLASH_OB_DisableWRP>
 800a250:	4603      	mov	r3, r0
 800a252:	73fb      	strb	r3, [r7, #15]
    }
  }

  /*Read protection configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f003 0302 	and.w	r3, r3, #2
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d007      	beq.n	800a270 <HAL_FLASHEx_OBProgram+0x78>
  {
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	691b      	ldr	r3, [r3, #16]
 800a264:	b2db      	uxtb	r3, r3
 800a266:	4618      	mov	r0, r3
 800a268:	f000 f904 	bl	800a474 <FLASH_OB_RDP_LevelConfig>
 800a26c:	4603      	mov	r3, r0
 800a26e:	73fb      	strb	r3, [r7, #15]
  }

  /*USER  configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f003 0304 	and.w	r3, r3, #4
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d013      	beq.n	800a2a4 <HAL_FLASHEx_OBProgram+0xac>
  {
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	7e1b      	ldrb	r3, [r3, #24]
 800a280:	f003 0320 	and.w	r3, r3, #32
 800a284:	b2d8      	uxtb	r0, r3
                                 pOBInit->USERConfig & OB_STOP_NO_RST,
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
 800a28a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a28e:	b2d9      	uxtb	r1, r3
                                 pOBInit->USERConfig & OB_STDBY_NO_RST);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
 800a294:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a298:	b2db      	uxtb	r3, r3
 800a29a:	461a      	mov	r2, r3
 800a29c:	f000 f904 	bl	800a4a8 <FLASH_OB_UserConfig>
 800a2a0:	4603      	mov	r3, r0
 800a2a2:	73fb      	strb	r3, [r7, #15]
  }

  /*BOR Level  configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f003 0308 	and.w	r3, r3, #8
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d007      	beq.n	800a2c0 <HAL_FLASHEx_OBProgram+0xc8>
  {
    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	695b      	ldr	r3, [r3, #20]
 800a2b4:	b2db      	uxtb	r3, r3
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	f000 f926 	bl	800a508 <FLASH_OB_BOR_LevelConfig>
 800a2bc:	4603      	mov	r3, r0
 800a2be:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800a2c0:	4b03      	ldr	r3, [pc, #12]	; (800a2d0 <HAL_FLASHEx_OBProgram+0xd8>)
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	761a      	strb	r2, [r3, #24]

  return status;
 800a2c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	3710      	adds	r7, #16
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bd80      	pop	{r7, pc}
 800a2d0:	2000098c 	.word	0x2000098c

0800a2d4 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b082      	sub	sp, #8
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	220f      	movs	r2, #15
 800a2e0:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 800a2e2:	f000 f93f 	bl	800a564 <FLASH_OB_GetWRP>
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	461a      	mov	r2, r3
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 800a2ee:	f000 f945 	bl	800a57c <FLASH_OB_GetRDP>
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	461a      	mov	r2, r3
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	611a      	str	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 800a2fa:	f000 f923 	bl	800a544 <FLASH_OB_GetUser>
 800a2fe:	4603      	mov	r3, r0
 800a300:	461a      	mov	r2, r3
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	761a      	strb	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 800a306:	f000 f959 	bl	800a5bc <FLASH_OB_GetBOR>
 800a30a:	4603      	mov	r3, r0
 800a30c:	461a      	mov	r2, r3
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	615a      	str	r2, [r3, #20]
}
 800a312:	bf00      	nop
 800a314:	3708      	adds	r7, #8
 800a316:	46bd      	mov	sp, r7
 800a318:	bd80      	pop	{r7, pc}

0800a31a <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800a31a:	b480      	push	{r7}
 800a31c:	b083      	sub	sp, #12
 800a31e:	af00      	add	r7, sp, #0
 800a320:	4603      	mov	r3, r0
 800a322:	6039      	str	r1, [r7, #0]
 800a324:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800a326:	4b0d      	ldr	r3, [pc, #52]	; (800a35c <FLASH_MassErase+0x42>)
 800a328:	691b      	ldr	r3, [r3, #16]
 800a32a:	4a0c      	ldr	r2, [pc, #48]	; (800a35c <FLASH_MassErase+0x42>)
 800a32c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a330:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800a332:	4b0a      	ldr	r3, [pc, #40]	; (800a35c <FLASH_MassErase+0x42>)
 800a334:	691b      	ldr	r3, [r3, #16]
 800a336:	4a09      	ldr	r2, [pc, #36]	; (800a35c <FLASH_MassErase+0x42>)
 800a338:	f043 0304 	orr.w	r3, r3, #4
 800a33c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 800a33e:	4b07      	ldr	r3, [pc, #28]	; (800a35c <FLASH_MassErase+0x42>)
 800a340:	691a      	ldr	r2, [r3, #16]
 800a342:	79fb      	ldrb	r3, [r7, #7]
 800a344:	021b      	lsls	r3, r3, #8
 800a346:	4313      	orrs	r3, r2
 800a348:	4a04      	ldr	r2, [pc, #16]	; (800a35c <FLASH_MassErase+0x42>)
 800a34a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a34e:	6113      	str	r3, [r2, #16]
}
 800a350:	bf00      	nop
 800a352:	370c      	adds	r7, #12
 800a354:	46bd      	mov	sp, r7
 800a356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35a:	4770      	bx	lr
 800a35c:	40023c00 	.word	0x40023c00

0800a360 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800a360:	b480      	push	{r7}
 800a362:	b085      	sub	sp, #20
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
 800a368:	460b      	mov	r3, r1
 800a36a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800a36c:	2300      	movs	r3, #0
 800a36e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800a370:	78fb      	ldrb	r3, [r7, #3]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d102      	bne.n	800a37c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800a376:	2300      	movs	r3, #0
 800a378:	60fb      	str	r3, [r7, #12]
 800a37a:	e010      	b.n	800a39e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800a37c:	78fb      	ldrb	r3, [r7, #3]
 800a37e:	2b01      	cmp	r3, #1
 800a380:	d103      	bne.n	800a38a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800a382:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a386:	60fb      	str	r3, [r7, #12]
 800a388:	e009      	b.n	800a39e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800a38a:	78fb      	ldrb	r3, [r7, #3]
 800a38c:	2b02      	cmp	r3, #2
 800a38e:	d103      	bne.n	800a398 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800a390:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a394:	60fb      	str	r3, [r7, #12]
 800a396:	e002      	b.n	800a39e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800a398:	f44f 7340 	mov.w	r3, #768	; 0x300
 800a39c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800a39e:	4b13      	ldr	r3, [pc, #76]	; (800a3ec <FLASH_Erase_Sector+0x8c>)
 800a3a0:	691b      	ldr	r3, [r3, #16]
 800a3a2:	4a12      	ldr	r2, [pc, #72]	; (800a3ec <FLASH_Erase_Sector+0x8c>)
 800a3a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a3a8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800a3aa:	4b10      	ldr	r3, [pc, #64]	; (800a3ec <FLASH_Erase_Sector+0x8c>)
 800a3ac:	691a      	ldr	r2, [r3, #16]
 800a3ae:	490f      	ldr	r1, [pc, #60]	; (800a3ec <FLASH_Erase_Sector+0x8c>)
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	4313      	orrs	r3, r2
 800a3b4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800a3b6:	4b0d      	ldr	r3, [pc, #52]	; (800a3ec <FLASH_Erase_Sector+0x8c>)
 800a3b8:	691b      	ldr	r3, [r3, #16]
 800a3ba:	4a0c      	ldr	r2, [pc, #48]	; (800a3ec <FLASH_Erase_Sector+0x8c>)
 800a3bc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800a3c0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800a3c2:	4b0a      	ldr	r3, [pc, #40]	; (800a3ec <FLASH_Erase_Sector+0x8c>)
 800a3c4:	691a      	ldr	r2, [r3, #16]
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	00db      	lsls	r3, r3, #3
 800a3ca:	4313      	orrs	r3, r2
 800a3cc:	4a07      	ldr	r2, [pc, #28]	; (800a3ec <FLASH_Erase_Sector+0x8c>)
 800a3ce:	f043 0302 	orr.w	r3, r3, #2
 800a3d2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800a3d4:	4b05      	ldr	r3, [pc, #20]	; (800a3ec <FLASH_Erase_Sector+0x8c>)
 800a3d6:	691b      	ldr	r3, [r3, #16]
 800a3d8:	4a04      	ldr	r2, [pc, #16]	; (800a3ec <FLASH_Erase_Sector+0x8c>)
 800a3da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a3de:	6113      	str	r3, [r2, #16]
}
 800a3e0:	bf00      	nop
 800a3e2:	3714      	adds	r7, #20
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ea:	4770      	bx	lr
 800a3ec:	40023c00 	.word	0x40023c00

0800a3f0 <FLASH_OB_EnableWRP>:
  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WRPSector, uint32_t Banks)
{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b084      	sub	sp, #16
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
 800a3f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800a3fe:	f24c 3050 	movw	r0, #50000	; 0xc350
 800a402:	f7ff fd03 	bl	8009e0c <FLASH_WaitForLastOperation>
 800a406:	4603      	mov	r3, r0
 800a408:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800a40a:	7bfb      	ldrb	r3, [r7, #15]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d10a      	bne.n	800a426 <FLASH_OB_EnableWRP+0x36>
  {
    *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS &= (~WRPSector);
 800a410:	4b07      	ldr	r3, [pc, #28]	; (800a430 <FLASH_OB_EnableWRP+0x40>)
 800a412:	881b      	ldrh	r3, [r3, #0]
 800a414:	b29a      	uxth	r2, r3
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	b29b      	uxth	r3, r3
 800a41a:	43db      	mvns	r3, r3
 800a41c:	b29b      	uxth	r3, r3
 800a41e:	4904      	ldr	r1, [pc, #16]	; (800a430 <FLASH_OB_EnableWRP+0x40>)
 800a420:	4013      	ands	r3, r2
 800a422:	b29b      	uxth	r3, r3
 800a424:	800b      	strh	r3, [r1, #0]
  }

  return status;
 800a426:	7bfb      	ldrb	r3, [r7, #15]
}
 800a428:	4618      	mov	r0, r3
 800a42a:	3710      	adds	r7, #16
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bd80      	pop	{r7, pc}
 800a430:	40023c16 	.word	0x40023c16

0800a434 <FLASH_OB_DisableWRP>:
  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WRPSector, uint32_t Banks)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b084      	sub	sp, #16
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
 800a43c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a43e:	2300      	movs	r3, #0
 800a440:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800a442:	f24c 3050 	movw	r0, #50000	; 0xc350
 800a446:	f7ff fce1 	bl	8009e0c <FLASH_WaitForLastOperation>
 800a44a:	4603      	mov	r3, r0
 800a44c:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800a44e:	7bfb      	ldrb	r3, [r7, #15]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d108      	bne.n	800a466 <FLASH_OB_DisableWRP+0x32>
  {
    *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS |= (uint16_t)WRPSector;
 800a454:	4b06      	ldr	r3, [pc, #24]	; (800a470 <FLASH_OB_DisableWRP+0x3c>)
 800a456:	881b      	ldrh	r3, [r3, #0]
 800a458:	b29a      	uxth	r2, r3
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	b29b      	uxth	r3, r3
 800a45e:	4904      	ldr	r1, [pc, #16]	; (800a470 <FLASH_OB_DisableWRP+0x3c>)
 800a460:	4313      	orrs	r3, r2
 800a462:	b29b      	uxth	r3, r3
 800a464:	800b      	strh	r3, [r1, #0]
  }

  return status;
 800a466:	7bfb      	ldrb	r3, [r7, #15]
}
 800a468:	4618      	mov	r0, r3
 800a46a:	3710      	adds	r7, #16
 800a46c:	46bd      	mov	sp, r7
 800a46e:	bd80      	pop	{r7, pc}
 800a470:	40023c16 	.word	0x40023c16

0800a474 <FLASH_OB_RDP_LevelConfig>:
  * @note WARNING: When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t Level)
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b084      	sub	sp, #16
 800a478:	af00      	add	r7, sp, #0
 800a47a:	4603      	mov	r3, r0
 800a47c:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800a47e:	2300      	movs	r3, #0
 800a480:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(Level));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800a482:	f24c 3050 	movw	r0, #50000	; 0xc350
 800a486:	f7ff fcc1 	bl	8009e0c <FLASH_WaitForLastOperation>
 800a48a:	4603      	mov	r3, r0
 800a48c:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800a48e:	7bfb      	ldrb	r3, [r7, #15]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d102      	bne.n	800a49a <FLASH_OB_RDP_LevelConfig+0x26>
  {
    *(__IO uint8_t *)OPTCR_BYTE1_ADDRESS = Level;
 800a494:	4a03      	ldr	r2, [pc, #12]	; (800a4a4 <FLASH_OB_RDP_LevelConfig+0x30>)
 800a496:	79fb      	ldrb	r3, [r7, #7]
 800a498:	7013      	strb	r3, [r2, #0]
  }

  return status;
 800a49a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	3710      	adds	r7, #16
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bd80      	pop	{r7, pc}
 800a4a4:	40023c15 	.word	0x40023c15

0800a4a8 <FLASH_OB_UserConfig>:
  *            @arg OB_STDBY_NO_RST: No reset generated when entering in STANDBY
  *            @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t Iwdg, uint8_t Stop, uint8_t Stdby)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b084      	sub	sp, #16
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	71fb      	strb	r3, [r7, #7]
 800a4b2:	460b      	mov	r3, r1
 800a4b4:	71bb      	strb	r3, [r7, #6]
 800a4b6:	4613      	mov	r3, r2
 800a4b8:	717b      	strb	r3, [r7, #5]
  uint8_t optiontmp = 0xFF;
 800a4ba:	23ff      	movs	r3, #255	; 0xff
 800a4bc:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef status = HAL_OK;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	73bb      	strb	r3, [r7, #14]
  assert_param(IS_OB_IWDG_SOURCE(Iwdg));
  assert_param(IS_OB_STOP_SOURCE(Stop));
  assert_param(IS_OB_STDBY_SOURCE(Stdby));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800a4c2:	f24c 3050 	movw	r0, #50000	; 0xc350
 800a4c6:	f7ff fca1 	bl	8009e0c <FLASH_WaitForLastOperation>
 800a4ca:	4603      	mov	r3, r0
 800a4cc:	73bb      	strb	r3, [r7, #14]

  if (status == HAL_OK)
 800a4ce:	7bbb      	ldrb	r3, [r7, #14]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d111      	bne.n	800a4f8 <FLASH_OB_UserConfig+0x50>
  {
    /* Mask OPTLOCK, OPTSTRT, BOR_LEV and BFB2 bits */
    optiontmp = (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x1F);
 800a4d4:	4b0b      	ldr	r3, [pc, #44]	; (800a504 <FLASH_OB_UserConfig+0x5c>)
 800a4d6:	781b      	ldrb	r3, [r3, #0]
 800a4d8:	b2db      	uxtb	r3, r3
 800a4da:	f003 031f 	and.w	r3, r3, #31
 800a4de:	73fb      	strb	r3, [r7, #15]

    /* Update User Option Byte */
    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS = Iwdg | (uint8_t)(Stdby | (uint8_t)(Stop | ((uint8_t)optiontmp)));
 800a4e0:	79ba      	ldrb	r2, [r7, #6]
 800a4e2:	7bfb      	ldrb	r3, [r7, #15]
 800a4e4:	4313      	orrs	r3, r2
 800a4e6:	b2da      	uxtb	r2, r3
 800a4e8:	797b      	ldrb	r3, [r7, #5]
 800a4ea:	4313      	orrs	r3, r2
 800a4ec:	b2da      	uxtb	r2, r3
 800a4ee:	4905      	ldr	r1, [pc, #20]	; (800a504 <FLASH_OB_UserConfig+0x5c>)
 800a4f0:	79fb      	ldrb	r3, [r7, #7]
 800a4f2:	4313      	orrs	r3, r2
 800a4f4:	b2db      	uxtb	r3, r3
 800a4f6:	700b      	strb	r3, [r1, #0]
  }

  return status;
 800a4f8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3710      	adds	r7, #16
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}
 800a502:	bf00      	nop
 800a504:	40023c14 	.word	0x40023c14

0800a508 <FLASH_OB_BOR_LevelConfig>:
  *            @arg OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *            @arg OB_BOR_OFF: Supply voltage ranges from 1.62 to 2.1 V
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_BOR_LevelConfig(uint8_t Level)
{
 800a508:	b480      	push	{r7}
 800a50a:	b083      	sub	sp, #12
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	4603      	mov	r3, r0
 800a510:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_OB_BOR_LEVEL(Level));

  /* Set the BOR Level */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BOR_LEV);
 800a512:	4b0b      	ldr	r3, [pc, #44]	; (800a540 <FLASH_OB_BOR_LevelConfig+0x38>)
 800a514:	781b      	ldrb	r3, [r3, #0]
 800a516:	b2db      	uxtb	r3, r3
 800a518:	4a09      	ldr	r2, [pc, #36]	; (800a540 <FLASH_OB_BOR_LevelConfig+0x38>)
 800a51a:	f023 030c 	bic.w	r3, r3, #12
 800a51e:	b2db      	uxtb	r3, r3
 800a520:	7013      	strb	r3, [r2, #0]
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= Level;
 800a522:	4b07      	ldr	r3, [pc, #28]	; (800a540 <FLASH_OB_BOR_LevelConfig+0x38>)
 800a524:	781b      	ldrb	r3, [r3, #0]
 800a526:	b2da      	uxtb	r2, r3
 800a528:	4905      	ldr	r1, [pc, #20]	; (800a540 <FLASH_OB_BOR_LevelConfig+0x38>)
 800a52a:	79fb      	ldrb	r3, [r7, #7]
 800a52c:	4313      	orrs	r3, r2
 800a52e:	b2db      	uxtb	r3, r3
 800a530:	700b      	strb	r3, [r1, #0]

  return HAL_OK;
 800a532:	2300      	movs	r3, #0

}
 800a534:	4618      	mov	r0, r3
 800a536:	370c      	adds	r7, #12
 800a538:	46bd      	mov	sp, r7
 800a53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53e:	4770      	bx	lr
 800a540:	40023c14 	.word	0x40023c14

0800a544 <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 800a544:	b480      	push	{r7}
 800a546:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 800a548:	4b05      	ldr	r3, [pc, #20]	; (800a560 <FLASH_OB_GetUser+0x1c>)
 800a54a:	695b      	ldr	r3, [r3, #20]
 800a54c:	b2db      	uxtb	r3, r3
 800a54e:	f023 031f 	bic.w	r3, r3, #31
 800a552:	b2db      	uxtb	r3, r3
}
 800a554:	4618      	mov	r0, r3
 800a556:	46bd      	mov	sp, r7
 800a558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55c:	4770      	bx	lr
 800a55e:	bf00      	nop
 800a560:	40023c00 	.word	0x40023c00

0800a564 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
 800a564:	b480      	push	{r7}
 800a566:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 800a568:	4b03      	ldr	r3, [pc, #12]	; (800a578 <FLASH_OB_GetWRP+0x14>)
 800a56a:	881b      	ldrh	r3, [r3, #0]
 800a56c:	b29b      	uxth	r3, r3
}
 800a56e:	4618      	mov	r0, r3
 800a570:	46bd      	mov	sp, r7
 800a572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a576:	4770      	bx	lr
 800a578:	40023c16 	.word	0x40023c16

0800a57c <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 800a57c:	b480      	push	{r7}
 800a57e:	b083      	sub	sp, #12
 800a580:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 800a582:	23aa      	movs	r3, #170	; 0xaa
 800a584:	71fb      	strb	r3, [r7, #7]

  if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2)
 800a586:	4b0c      	ldr	r3, [pc, #48]	; (800a5b8 <FLASH_OB_GetRDP+0x3c>)
 800a588:	781b      	ldrb	r3, [r3, #0]
 800a58a:	b2db      	uxtb	r3, r3
 800a58c:	2bcc      	cmp	r3, #204	; 0xcc
 800a58e:	d102      	bne.n	800a596 <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_2;
 800a590:	23cc      	movs	r3, #204	; 0xcc
 800a592:	71fb      	strb	r3, [r7, #7]
 800a594:	e009      	b.n	800a5aa <FLASH_OB_GetRDP+0x2e>
  }
  else if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_0)
 800a596:	4b08      	ldr	r3, [pc, #32]	; (800a5b8 <FLASH_OB_GetRDP+0x3c>)
 800a598:	781b      	ldrb	r3, [r3, #0]
 800a59a:	b2db      	uxtb	r3, r3
 800a59c:	2baa      	cmp	r3, #170	; 0xaa
 800a59e:	d102      	bne.n	800a5a6 <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_0;
 800a5a0:	23aa      	movs	r3, #170	; 0xaa
 800a5a2:	71fb      	strb	r3, [r7, #7]
 800a5a4:	e001      	b.n	800a5aa <FLASH_OB_GetRDP+0x2e>
  }
  else
  {
    readstatus = OB_RDP_LEVEL_1;
 800a5a6:	2355      	movs	r3, #85	; 0x55
 800a5a8:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 800a5aa:	79fb      	ldrb	r3, [r7, #7]
}
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	370c      	adds	r7, #12
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b6:	4770      	bx	lr
 800a5b8:	40023c15 	.word	0x40023c15

0800a5bc <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 800a5c0:	4b05      	ldr	r3, [pc, #20]	; (800a5d8 <FLASH_OB_GetBOR+0x1c>)
 800a5c2:	781b      	ldrb	r3, [r3, #0]
 800a5c4:	b2db      	uxtb	r3, r3
 800a5c6:	f003 030c 	and.w	r3, r3, #12
 800a5ca:	b2db      	uxtb	r3, r3
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d4:	4770      	bx	lr
 800a5d6:	bf00      	nop
 800a5d8:	40023c14 	.word	0x40023c14

0800a5dc <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800a5dc:	b480      	push	{r7}
 800a5de:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 800a5e0:	4b20      	ldr	r3, [pc, #128]	; (800a664 <FLASH_FlushCaches+0x88>)
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d017      	beq.n	800a61c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800a5ec:	4b1d      	ldr	r3, [pc, #116]	; (800a664 <FLASH_FlushCaches+0x88>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4a1c      	ldr	r2, [pc, #112]	; (800a664 <FLASH_FlushCaches+0x88>)
 800a5f2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a5f6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800a5f8:	4b1a      	ldr	r3, [pc, #104]	; (800a664 <FLASH_FlushCaches+0x88>)
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	4a19      	ldr	r2, [pc, #100]	; (800a664 <FLASH_FlushCaches+0x88>)
 800a5fe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a602:	6013      	str	r3, [r2, #0]
 800a604:	4b17      	ldr	r3, [pc, #92]	; (800a664 <FLASH_FlushCaches+0x88>)
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	4a16      	ldr	r2, [pc, #88]	; (800a664 <FLASH_FlushCaches+0x88>)
 800a60a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a60e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800a610:	4b14      	ldr	r3, [pc, #80]	; (800a664 <FLASH_FlushCaches+0x88>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	4a13      	ldr	r2, [pc, #76]	; (800a664 <FLASH_FlushCaches+0x88>)
 800a616:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a61a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800a61c:	4b11      	ldr	r3, [pc, #68]	; (800a664 <FLASH_FlushCaches+0x88>)
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a624:	2b00      	cmp	r3, #0
 800a626:	d017      	beq.n	800a658 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800a628:	4b0e      	ldr	r3, [pc, #56]	; (800a664 <FLASH_FlushCaches+0x88>)
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	4a0d      	ldr	r2, [pc, #52]	; (800a664 <FLASH_FlushCaches+0x88>)
 800a62e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a632:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800a634:	4b0b      	ldr	r3, [pc, #44]	; (800a664 <FLASH_FlushCaches+0x88>)
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	4a0a      	ldr	r2, [pc, #40]	; (800a664 <FLASH_FlushCaches+0x88>)
 800a63a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a63e:	6013      	str	r3, [r2, #0]
 800a640:	4b08      	ldr	r3, [pc, #32]	; (800a664 <FLASH_FlushCaches+0x88>)
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	4a07      	ldr	r2, [pc, #28]	; (800a664 <FLASH_FlushCaches+0x88>)
 800a646:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a64a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800a64c:	4b05      	ldr	r3, [pc, #20]	; (800a664 <FLASH_FlushCaches+0x88>)
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	4a04      	ldr	r2, [pc, #16]	; (800a664 <FLASH_FlushCaches+0x88>)
 800a652:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a656:	6013      	str	r3, [r2, #0]
  }
}
 800a658:	bf00      	nop
 800a65a:	46bd      	mov	sp, r7
 800a65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a660:	4770      	bx	lr
 800a662:	bf00      	nop
 800a664:	40023c00 	.word	0x40023c00

0800a668 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a668:	b480      	push	{r7}
 800a66a:	b089      	sub	sp, #36	; 0x24
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
 800a670:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800a672:	2300      	movs	r3, #0
 800a674:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800a676:	2300      	movs	r3, #0
 800a678:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800a67a:	2300      	movs	r3, #0
 800a67c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a67e:	2300      	movs	r3, #0
 800a680:	61fb      	str	r3, [r7, #28]
 800a682:	e16b      	b.n	800a95c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800a684:	2201      	movs	r2, #1
 800a686:	69fb      	ldr	r3, [r7, #28]
 800a688:	fa02 f303 	lsl.w	r3, r2, r3
 800a68c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	697a      	ldr	r2, [r7, #20]
 800a694:	4013      	ands	r3, r2
 800a696:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800a698:	693a      	ldr	r2, [r7, #16]
 800a69a:	697b      	ldr	r3, [r7, #20]
 800a69c:	429a      	cmp	r2, r3
 800a69e:	f040 815a 	bne.w	800a956 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	685b      	ldr	r3, [r3, #4]
 800a6a6:	f003 0303 	and.w	r3, r3, #3
 800a6aa:	2b01      	cmp	r3, #1
 800a6ac:	d005      	beq.n	800a6ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	685b      	ldr	r3, [r3, #4]
 800a6b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800a6b6:	2b02      	cmp	r3, #2
 800a6b8:	d130      	bne.n	800a71c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	689b      	ldr	r3, [r3, #8]
 800a6be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800a6c0:	69fb      	ldr	r3, [r7, #28]
 800a6c2:	005b      	lsls	r3, r3, #1
 800a6c4:	2203      	movs	r2, #3
 800a6c6:	fa02 f303 	lsl.w	r3, r2, r3
 800a6ca:	43db      	mvns	r3, r3
 800a6cc:	69ba      	ldr	r2, [r7, #24]
 800a6ce:	4013      	ands	r3, r2
 800a6d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	68da      	ldr	r2, [r3, #12]
 800a6d6:	69fb      	ldr	r3, [r7, #28]
 800a6d8:	005b      	lsls	r3, r3, #1
 800a6da:	fa02 f303 	lsl.w	r3, r2, r3
 800a6de:	69ba      	ldr	r2, [r7, #24]
 800a6e0:	4313      	orrs	r3, r2
 800a6e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	69ba      	ldr	r2, [r7, #24]
 800a6e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	685b      	ldr	r3, [r3, #4]
 800a6ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800a6f0:	2201      	movs	r2, #1
 800a6f2:	69fb      	ldr	r3, [r7, #28]
 800a6f4:	fa02 f303 	lsl.w	r3, r2, r3
 800a6f8:	43db      	mvns	r3, r3
 800a6fa:	69ba      	ldr	r2, [r7, #24]
 800a6fc:	4013      	ands	r3, r2
 800a6fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	685b      	ldr	r3, [r3, #4]
 800a704:	091b      	lsrs	r3, r3, #4
 800a706:	f003 0201 	and.w	r2, r3, #1
 800a70a:	69fb      	ldr	r3, [r7, #28]
 800a70c:	fa02 f303 	lsl.w	r3, r2, r3
 800a710:	69ba      	ldr	r2, [r7, #24]
 800a712:	4313      	orrs	r3, r2
 800a714:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	69ba      	ldr	r2, [r7, #24]
 800a71a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	685b      	ldr	r3, [r3, #4]
 800a720:	f003 0303 	and.w	r3, r3, #3
 800a724:	2b03      	cmp	r3, #3
 800a726:	d017      	beq.n	800a758 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	68db      	ldr	r3, [r3, #12]
 800a72c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800a72e:	69fb      	ldr	r3, [r7, #28]
 800a730:	005b      	lsls	r3, r3, #1
 800a732:	2203      	movs	r2, #3
 800a734:	fa02 f303 	lsl.w	r3, r2, r3
 800a738:	43db      	mvns	r3, r3
 800a73a:	69ba      	ldr	r2, [r7, #24]
 800a73c:	4013      	ands	r3, r2
 800a73e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a740:	683b      	ldr	r3, [r7, #0]
 800a742:	689a      	ldr	r2, [r3, #8]
 800a744:	69fb      	ldr	r3, [r7, #28]
 800a746:	005b      	lsls	r3, r3, #1
 800a748:	fa02 f303 	lsl.w	r3, r2, r3
 800a74c:	69ba      	ldr	r2, [r7, #24]
 800a74e:	4313      	orrs	r3, r2
 800a750:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	69ba      	ldr	r2, [r7, #24]
 800a756:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	685b      	ldr	r3, [r3, #4]
 800a75c:	f003 0303 	and.w	r3, r3, #3
 800a760:	2b02      	cmp	r3, #2
 800a762:	d123      	bne.n	800a7ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a764:	69fb      	ldr	r3, [r7, #28]
 800a766:	08da      	lsrs	r2, r3, #3
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	3208      	adds	r2, #8
 800a76c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a770:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800a772:	69fb      	ldr	r3, [r7, #28]
 800a774:	f003 0307 	and.w	r3, r3, #7
 800a778:	009b      	lsls	r3, r3, #2
 800a77a:	220f      	movs	r2, #15
 800a77c:	fa02 f303 	lsl.w	r3, r2, r3
 800a780:	43db      	mvns	r3, r3
 800a782:	69ba      	ldr	r2, [r7, #24]
 800a784:	4013      	ands	r3, r2
 800a786:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800a788:	683b      	ldr	r3, [r7, #0]
 800a78a:	691a      	ldr	r2, [r3, #16]
 800a78c:	69fb      	ldr	r3, [r7, #28]
 800a78e:	f003 0307 	and.w	r3, r3, #7
 800a792:	009b      	lsls	r3, r3, #2
 800a794:	fa02 f303 	lsl.w	r3, r2, r3
 800a798:	69ba      	ldr	r2, [r7, #24]
 800a79a:	4313      	orrs	r3, r2
 800a79c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800a79e:	69fb      	ldr	r3, [r7, #28]
 800a7a0:	08da      	lsrs	r2, r3, #3
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	3208      	adds	r2, #8
 800a7a6:	69b9      	ldr	r1, [r7, #24]
 800a7a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800a7b2:	69fb      	ldr	r3, [r7, #28]
 800a7b4:	005b      	lsls	r3, r3, #1
 800a7b6:	2203      	movs	r2, #3
 800a7b8:	fa02 f303 	lsl.w	r3, r2, r3
 800a7bc:	43db      	mvns	r3, r3
 800a7be:	69ba      	ldr	r2, [r7, #24]
 800a7c0:	4013      	ands	r3, r2
 800a7c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	685b      	ldr	r3, [r3, #4]
 800a7c8:	f003 0203 	and.w	r2, r3, #3
 800a7cc:	69fb      	ldr	r3, [r7, #28]
 800a7ce:	005b      	lsls	r3, r3, #1
 800a7d0:	fa02 f303 	lsl.w	r3, r2, r3
 800a7d4:	69ba      	ldr	r2, [r7, #24]
 800a7d6:	4313      	orrs	r3, r2
 800a7d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	69ba      	ldr	r2, [r7, #24]
 800a7de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800a7e0:	683b      	ldr	r3, [r7, #0]
 800a7e2:	685b      	ldr	r3, [r3, #4]
 800a7e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	f000 80b4 	beq.w	800a956 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a7ee:	2300      	movs	r3, #0
 800a7f0:	60fb      	str	r3, [r7, #12]
 800a7f2:	4b60      	ldr	r3, [pc, #384]	; (800a974 <HAL_GPIO_Init+0x30c>)
 800a7f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7f6:	4a5f      	ldr	r2, [pc, #380]	; (800a974 <HAL_GPIO_Init+0x30c>)
 800a7f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a7fc:	6453      	str	r3, [r2, #68]	; 0x44
 800a7fe:	4b5d      	ldr	r3, [pc, #372]	; (800a974 <HAL_GPIO_Init+0x30c>)
 800a800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a802:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a806:	60fb      	str	r3, [r7, #12]
 800a808:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a80a:	4a5b      	ldr	r2, [pc, #364]	; (800a978 <HAL_GPIO_Init+0x310>)
 800a80c:	69fb      	ldr	r3, [r7, #28]
 800a80e:	089b      	lsrs	r3, r3, #2
 800a810:	3302      	adds	r3, #2
 800a812:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a816:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800a818:	69fb      	ldr	r3, [r7, #28]
 800a81a:	f003 0303 	and.w	r3, r3, #3
 800a81e:	009b      	lsls	r3, r3, #2
 800a820:	220f      	movs	r2, #15
 800a822:	fa02 f303 	lsl.w	r3, r2, r3
 800a826:	43db      	mvns	r3, r3
 800a828:	69ba      	ldr	r2, [r7, #24]
 800a82a:	4013      	ands	r3, r2
 800a82c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	4a52      	ldr	r2, [pc, #328]	; (800a97c <HAL_GPIO_Init+0x314>)
 800a832:	4293      	cmp	r3, r2
 800a834:	d02b      	beq.n	800a88e <HAL_GPIO_Init+0x226>
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	4a51      	ldr	r2, [pc, #324]	; (800a980 <HAL_GPIO_Init+0x318>)
 800a83a:	4293      	cmp	r3, r2
 800a83c:	d025      	beq.n	800a88a <HAL_GPIO_Init+0x222>
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	4a50      	ldr	r2, [pc, #320]	; (800a984 <HAL_GPIO_Init+0x31c>)
 800a842:	4293      	cmp	r3, r2
 800a844:	d01f      	beq.n	800a886 <HAL_GPIO_Init+0x21e>
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	4a4f      	ldr	r2, [pc, #316]	; (800a988 <HAL_GPIO_Init+0x320>)
 800a84a:	4293      	cmp	r3, r2
 800a84c:	d019      	beq.n	800a882 <HAL_GPIO_Init+0x21a>
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	4a4e      	ldr	r2, [pc, #312]	; (800a98c <HAL_GPIO_Init+0x324>)
 800a852:	4293      	cmp	r3, r2
 800a854:	d013      	beq.n	800a87e <HAL_GPIO_Init+0x216>
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	4a4d      	ldr	r2, [pc, #308]	; (800a990 <HAL_GPIO_Init+0x328>)
 800a85a:	4293      	cmp	r3, r2
 800a85c:	d00d      	beq.n	800a87a <HAL_GPIO_Init+0x212>
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	4a4c      	ldr	r2, [pc, #304]	; (800a994 <HAL_GPIO_Init+0x32c>)
 800a862:	4293      	cmp	r3, r2
 800a864:	d007      	beq.n	800a876 <HAL_GPIO_Init+0x20e>
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	4a4b      	ldr	r2, [pc, #300]	; (800a998 <HAL_GPIO_Init+0x330>)
 800a86a:	4293      	cmp	r3, r2
 800a86c:	d101      	bne.n	800a872 <HAL_GPIO_Init+0x20a>
 800a86e:	2307      	movs	r3, #7
 800a870:	e00e      	b.n	800a890 <HAL_GPIO_Init+0x228>
 800a872:	2308      	movs	r3, #8
 800a874:	e00c      	b.n	800a890 <HAL_GPIO_Init+0x228>
 800a876:	2306      	movs	r3, #6
 800a878:	e00a      	b.n	800a890 <HAL_GPIO_Init+0x228>
 800a87a:	2305      	movs	r3, #5
 800a87c:	e008      	b.n	800a890 <HAL_GPIO_Init+0x228>
 800a87e:	2304      	movs	r3, #4
 800a880:	e006      	b.n	800a890 <HAL_GPIO_Init+0x228>
 800a882:	2303      	movs	r3, #3
 800a884:	e004      	b.n	800a890 <HAL_GPIO_Init+0x228>
 800a886:	2302      	movs	r3, #2
 800a888:	e002      	b.n	800a890 <HAL_GPIO_Init+0x228>
 800a88a:	2301      	movs	r3, #1
 800a88c:	e000      	b.n	800a890 <HAL_GPIO_Init+0x228>
 800a88e:	2300      	movs	r3, #0
 800a890:	69fa      	ldr	r2, [r7, #28]
 800a892:	f002 0203 	and.w	r2, r2, #3
 800a896:	0092      	lsls	r2, r2, #2
 800a898:	4093      	lsls	r3, r2
 800a89a:	69ba      	ldr	r2, [r7, #24]
 800a89c:	4313      	orrs	r3, r2
 800a89e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a8a0:	4935      	ldr	r1, [pc, #212]	; (800a978 <HAL_GPIO_Init+0x310>)
 800a8a2:	69fb      	ldr	r3, [r7, #28]
 800a8a4:	089b      	lsrs	r3, r3, #2
 800a8a6:	3302      	adds	r3, #2
 800a8a8:	69ba      	ldr	r2, [r7, #24]
 800a8aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800a8ae:	4b3b      	ldr	r3, [pc, #236]	; (800a99c <HAL_GPIO_Init+0x334>)
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a8b4:	693b      	ldr	r3, [r7, #16]
 800a8b6:	43db      	mvns	r3, r3
 800a8b8:	69ba      	ldr	r2, [r7, #24]
 800a8ba:	4013      	ands	r3, r2
 800a8bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a8be:	683b      	ldr	r3, [r7, #0]
 800a8c0:	685b      	ldr	r3, [r3, #4]
 800a8c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d003      	beq.n	800a8d2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800a8ca:	69ba      	ldr	r2, [r7, #24]
 800a8cc:	693b      	ldr	r3, [r7, #16]
 800a8ce:	4313      	orrs	r3, r2
 800a8d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800a8d2:	4a32      	ldr	r2, [pc, #200]	; (800a99c <HAL_GPIO_Init+0x334>)
 800a8d4:	69bb      	ldr	r3, [r7, #24]
 800a8d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800a8d8:	4b30      	ldr	r3, [pc, #192]	; (800a99c <HAL_GPIO_Init+0x334>)
 800a8da:	685b      	ldr	r3, [r3, #4]
 800a8dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a8de:	693b      	ldr	r3, [r7, #16]
 800a8e0:	43db      	mvns	r3, r3
 800a8e2:	69ba      	ldr	r2, [r7, #24]
 800a8e4:	4013      	ands	r3, r2
 800a8e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	685b      	ldr	r3, [r3, #4]
 800a8ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d003      	beq.n	800a8fc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800a8f4:	69ba      	ldr	r2, [r7, #24]
 800a8f6:	693b      	ldr	r3, [r7, #16]
 800a8f8:	4313      	orrs	r3, r2
 800a8fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800a8fc:	4a27      	ldr	r2, [pc, #156]	; (800a99c <HAL_GPIO_Init+0x334>)
 800a8fe:	69bb      	ldr	r3, [r7, #24]
 800a900:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800a902:	4b26      	ldr	r3, [pc, #152]	; (800a99c <HAL_GPIO_Init+0x334>)
 800a904:	689b      	ldr	r3, [r3, #8]
 800a906:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a908:	693b      	ldr	r3, [r7, #16]
 800a90a:	43db      	mvns	r3, r3
 800a90c:	69ba      	ldr	r2, [r7, #24]
 800a90e:	4013      	ands	r3, r2
 800a910:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	685b      	ldr	r3, [r3, #4]
 800a916:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d003      	beq.n	800a926 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800a91e:	69ba      	ldr	r2, [r7, #24]
 800a920:	693b      	ldr	r3, [r7, #16]
 800a922:	4313      	orrs	r3, r2
 800a924:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800a926:	4a1d      	ldr	r2, [pc, #116]	; (800a99c <HAL_GPIO_Init+0x334>)
 800a928:	69bb      	ldr	r3, [r7, #24]
 800a92a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800a92c:	4b1b      	ldr	r3, [pc, #108]	; (800a99c <HAL_GPIO_Init+0x334>)
 800a92e:	68db      	ldr	r3, [r3, #12]
 800a930:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a932:	693b      	ldr	r3, [r7, #16]
 800a934:	43db      	mvns	r3, r3
 800a936:	69ba      	ldr	r2, [r7, #24]
 800a938:	4013      	ands	r3, r2
 800a93a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	685b      	ldr	r3, [r3, #4]
 800a940:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a944:	2b00      	cmp	r3, #0
 800a946:	d003      	beq.n	800a950 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800a948:	69ba      	ldr	r2, [r7, #24]
 800a94a:	693b      	ldr	r3, [r7, #16]
 800a94c:	4313      	orrs	r3, r2
 800a94e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800a950:	4a12      	ldr	r2, [pc, #72]	; (800a99c <HAL_GPIO_Init+0x334>)
 800a952:	69bb      	ldr	r3, [r7, #24]
 800a954:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a956:	69fb      	ldr	r3, [r7, #28]
 800a958:	3301      	adds	r3, #1
 800a95a:	61fb      	str	r3, [r7, #28]
 800a95c:	69fb      	ldr	r3, [r7, #28]
 800a95e:	2b0f      	cmp	r3, #15
 800a960:	f67f ae90 	bls.w	800a684 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800a964:	bf00      	nop
 800a966:	bf00      	nop
 800a968:	3724      	adds	r7, #36	; 0x24
 800a96a:	46bd      	mov	sp, r7
 800a96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a970:	4770      	bx	lr
 800a972:	bf00      	nop
 800a974:	40023800 	.word	0x40023800
 800a978:	40013800 	.word	0x40013800
 800a97c:	40020000 	.word	0x40020000
 800a980:	40020400 	.word	0x40020400
 800a984:	40020800 	.word	0x40020800
 800a988:	40020c00 	.word	0x40020c00
 800a98c:	40021000 	.word	0x40021000
 800a990:	40021400 	.word	0x40021400
 800a994:	40021800 	.word	0x40021800
 800a998:	40021c00 	.word	0x40021c00
 800a99c:	40013c00 	.word	0x40013c00

0800a9a0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800a9a0:	b480      	push	{r7}
 800a9a2:	b087      	sub	sp, #28
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
 800a9a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	617b      	str	r3, [r7, #20]
 800a9ba:	e0cd      	b.n	800ab58 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800a9bc:	2201      	movs	r2, #1
 800a9be:	697b      	ldr	r3, [r7, #20]
 800a9c0:	fa02 f303 	lsl.w	r3, r2, r3
 800a9c4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800a9c6:	683a      	ldr	r2, [r7, #0]
 800a9c8:	693b      	ldr	r3, [r7, #16]
 800a9ca:	4013      	ands	r3, r2
 800a9cc:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800a9ce:	68fa      	ldr	r2, [r7, #12]
 800a9d0:	693b      	ldr	r3, [r7, #16]
 800a9d2:	429a      	cmp	r2, r3
 800a9d4:	f040 80bd 	bne.w	800ab52 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800a9d8:	4a65      	ldr	r2, [pc, #404]	; (800ab70 <HAL_GPIO_DeInit+0x1d0>)
 800a9da:	697b      	ldr	r3, [r7, #20]
 800a9dc:	089b      	lsrs	r3, r3, #2
 800a9de:	3302      	adds	r3, #2
 800a9e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a9e4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800a9e6:	697b      	ldr	r3, [r7, #20]
 800a9e8:	f003 0303 	and.w	r3, r3, #3
 800a9ec:	009b      	lsls	r3, r3, #2
 800a9ee:	220f      	movs	r2, #15
 800a9f0:	fa02 f303 	lsl.w	r3, r2, r3
 800a9f4:	68ba      	ldr	r2, [r7, #8]
 800a9f6:	4013      	ands	r3, r2
 800a9f8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	4a5d      	ldr	r2, [pc, #372]	; (800ab74 <HAL_GPIO_DeInit+0x1d4>)
 800a9fe:	4293      	cmp	r3, r2
 800aa00:	d02b      	beq.n	800aa5a <HAL_GPIO_DeInit+0xba>
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	4a5c      	ldr	r2, [pc, #368]	; (800ab78 <HAL_GPIO_DeInit+0x1d8>)
 800aa06:	4293      	cmp	r3, r2
 800aa08:	d025      	beq.n	800aa56 <HAL_GPIO_DeInit+0xb6>
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	4a5b      	ldr	r2, [pc, #364]	; (800ab7c <HAL_GPIO_DeInit+0x1dc>)
 800aa0e:	4293      	cmp	r3, r2
 800aa10:	d01f      	beq.n	800aa52 <HAL_GPIO_DeInit+0xb2>
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	4a5a      	ldr	r2, [pc, #360]	; (800ab80 <HAL_GPIO_DeInit+0x1e0>)
 800aa16:	4293      	cmp	r3, r2
 800aa18:	d019      	beq.n	800aa4e <HAL_GPIO_DeInit+0xae>
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	4a59      	ldr	r2, [pc, #356]	; (800ab84 <HAL_GPIO_DeInit+0x1e4>)
 800aa1e:	4293      	cmp	r3, r2
 800aa20:	d013      	beq.n	800aa4a <HAL_GPIO_DeInit+0xaa>
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	4a58      	ldr	r2, [pc, #352]	; (800ab88 <HAL_GPIO_DeInit+0x1e8>)
 800aa26:	4293      	cmp	r3, r2
 800aa28:	d00d      	beq.n	800aa46 <HAL_GPIO_DeInit+0xa6>
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	4a57      	ldr	r2, [pc, #348]	; (800ab8c <HAL_GPIO_DeInit+0x1ec>)
 800aa2e:	4293      	cmp	r3, r2
 800aa30:	d007      	beq.n	800aa42 <HAL_GPIO_DeInit+0xa2>
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	4a56      	ldr	r2, [pc, #344]	; (800ab90 <HAL_GPIO_DeInit+0x1f0>)
 800aa36:	4293      	cmp	r3, r2
 800aa38:	d101      	bne.n	800aa3e <HAL_GPIO_DeInit+0x9e>
 800aa3a:	2307      	movs	r3, #7
 800aa3c:	e00e      	b.n	800aa5c <HAL_GPIO_DeInit+0xbc>
 800aa3e:	2308      	movs	r3, #8
 800aa40:	e00c      	b.n	800aa5c <HAL_GPIO_DeInit+0xbc>
 800aa42:	2306      	movs	r3, #6
 800aa44:	e00a      	b.n	800aa5c <HAL_GPIO_DeInit+0xbc>
 800aa46:	2305      	movs	r3, #5
 800aa48:	e008      	b.n	800aa5c <HAL_GPIO_DeInit+0xbc>
 800aa4a:	2304      	movs	r3, #4
 800aa4c:	e006      	b.n	800aa5c <HAL_GPIO_DeInit+0xbc>
 800aa4e:	2303      	movs	r3, #3
 800aa50:	e004      	b.n	800aa5c <HAL_GPIO_DeInit+0xbc>
 800aa52:	2302      	movs	r3, #2
 800aa54:	e002      	b.n	800aa5c <HAL_GPIO_DeInit+0xbc>
 800aa56:	2301      	movs	r3, #1
 800aa58:	e000      	b.n	800aa5c <HAL_GPIO_DeInit+0xbc>
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	697a      	ldr	r2, [r7, #20]
 800aa5e:	f002 0203 	and.w	r2, r2, #3
 800aa62:	0092      	lsls	r2, r2, #2
 800aa64:	4093      	lsls	r3, r2
 800aa66:	68ba      	ldr	r2, [r7, #8]
 800aa68:	429a      	cmp	r2, r3
 800aa6a:	d132      	bne.n	800aad2 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800aa6c:	4b49      	ldr	r3, [pc, #292]	; (800ab94 <HAL_GPIO_DeInit+0x1f4>)
 800aa6e:	681a      	ldr	r2, [r3, #0]
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	43db      	mvns	r3, r3
 800aa74:	4947      	ldr	r1, [pc, #284]	; (800ab94 <HAL_GPIO_DeInit+0x1f4>)
 800aa76:	4013      	ands	r3, r2
 800aa78:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800aa7a:	4b46      	ldr	r3, [pc, #280]	; (800ab94 <HAL_GPIO_DeInit+0x1f4>)
 800aa7c:	685a      	ldr	r2, [r3, #4]
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	43db      	mvns	r3, r3
 800aa82:	4944      	ldr	r1, [pc, #272]	; (800ab94 <HAL_GPIO_DeInit+0x1f4>)
 800aa84:	4013      	ands	r3, r2
 800aa86:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800aa88:	4b42      	ldr	r3, [pc, #264]	; (800ab94 <HAL_GPIO_DeInit+0x1f4>)
 800aa8a:	689a      	ldr	r2, [r3, #8]
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	43db      	mvns	r3, r3
 800aa90:	4940      	ldr	r1, [pc, #256]	; (800ab94 <HAL_GPIO_DeInit+0x1f4>)
 800aa92:	4013      	ands	r3, r2
 800aa94:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800aa96:	4b3f      	ldr	r3, [pc, #252]	; (800ab94 <HAL_GPIO_DeInit+0x1f4>)
 800aa98:	68da      	ldr	r2, [r3, #12]
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	43db      	mvns	r3, r3
 800aa9e:	493d      	ldr	r1, [pc, #244]	; (800ab94 <HAL_GPIO_DeInit+0x1f4>)
 800aaa0:	4013      	ands	r3, r2
 800aaa2:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800aaa4:	697b      	ldr	r3, [r7, #20]
 800aaa6:	f003 0303 	and.w	r3, r3, #3
 800aaaa:	009b      	lsls	r3, r3, #2
 800aaac:	220f      	movs	r2, #15
 800aaae:	fa02 f303 	lsl.w	r3, r2, r3
 800aab2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800aab4:	4a2e      	ldr	r2, [pc, #184]	; (800ab70 <HAL_GPIO_DeInit+0x1d0>)
 800aab6:	697b      	ldr	r3, [r7, #20]
 800aab8:	089b      	lsrs	r3, r3, #2
 800aaba:	3302      	adds	r3, #2
 800aabc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800aac0:	68bb      	ldr	r3, [r7, #8]
 800aac2:	43da      	mvns	r2, r3
 800aac4:	482a      	ldr	r0, [pc, #168]	; (800ab70 <HAL_GPIO_DeInit+0x1d0>)
 800aac6:	697b      	ldr	r3, [r7, #20]
 800aac8:	089b      	lsrs	r3, r3, #2
 800aaca:	400a      	ands	r2, r1
 800aacc:	3302      	adds	r3, #2
 800aace:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681a      	ldr	r2, [r3, #0]
 800aad6:	697b      	ldr	r3, [r7, #20]
 800aad8:	005b      	lsls	r3, r3, #1
 800aada:	2103      	movs	r1, #3
 800aadc:	fa01 f303 	lsl.w	r3, r1, r3
 800aae0:	43db      	mvns	r3, r3
 800aae2:	401a      	ands	r2, r3
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800aae8:	697b      	ldr	r3, [r7, #20]
 800aaea:	08da      	lsrs	r2, r3, #3
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	3208      	adds	r2, #8
 800aaf0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aaf4:	697b      	ldr	r3, [r7, #20]
 800aaf6:	f003 0307 	and.w	r3, r3, #7
 800aafa:	009b      	lsls	r3, r3, #2
 800aafc:	220f      	movs	r2, #15
 800aafe:	fa02 f303 	lsl.w	r3, r2, r3
 800ab02:	43db      	mvns	r3, r3
 800ab04:	697a      	ldr	r2, [r7, #20]
 800ab06:	08d2      	lsrs	r2, r2, #3
 800ab08:	4019      	ands	r1, r3
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	3208      	adds	r2, #8
 800ab0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	68da      	ldr	r2, [r3, #12]
 800ab16:	697b      	ldr	r3, [r7, #20]
 800ab18:	005b      	lsls	r3, r3, #1
 800ab1a:	2103      	movs	r1, #3
 800ab1c:	fa01 f303 	lsl.w	r3, r1, r3
 800ab20:	43db      	mvns	r3, r3
 800ab22:	401a      	ands	r2, r3
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	685a      	ldr	r2, [r3, #4]
 800ab2c:	2101      	movs	r1, #1
 800ab2e:	697b      	ldr	r3, [r7, #20]
 800ab30:	fa01 f303 	lsl.w	r3, r1, r3
 800ab34:	43db      	mvns	r3, r3
 800ab36:	401a      	ands	r2, r3
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	689a      	ldr	r2, [r3, #8]
 800ab40:	697b      	ldr	r3, [r7, #20]
 800ab42:	005b      	lsls	r3, r3, #1
 800ab44:	2103      	movs	r1, #3
 800ab46:	fa01 f303 	lsl.w	r3, r1, r3
 800ab4a:	43db      	mvns	r3, r3
 800ab4c:	401a      	ands	r2, r3
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800ab52:	697b      	ldr	r3, [r7, #20]
 800ab54:	3301      	adds	r3, #1
 800ab56:	617b      	str	r3, [r7, #20]
 800ab58:	697b      	ldr	r3, [r7, #20]
 800ab5a:	2b0f      	cmp	r3, #15
 800ab5c:	f67f af2e 	bls.w	800a9bc <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800ab60:	bf00      	nop
 800ab62:	bf00      	nop
 800ab64:	371c      	adds	r7, #28
 800ab66:	46bd      	mov	sp, r7
 800ab68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6c:	4770      	bx	lr
 800ab6e:	bf00      	nop
 800ab70:	40013800 	.word	0x40013800
 800ab74:	40020000 	.word	0x40020000
 800ab78:	40020400 	.word	0x40020400
 800ab7c:	40020800 	.word	0x40020800
 800ab80:	40020c00 	.word	0x40020c00
 800ab84:	40021000 	.word	0x40021000
 800ab88:	40021400 	.word	0x40021400
 800ab8c:	40021800 	.word	0x40021800
 800ab90:	40021c00 	.word	0x40021c00
 800ab94:	40013c00 	.word	0x40013c00

0800ab98 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800ab98:	b480      	push	{r7}
 800ab9a:	b085      	sub	sp, #20
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
 800aba0:	460b      	mov	r3, r1
 800aba2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	691a      	ldr	r2, [r3, #16]
 800aba8:	887b      	ldrh	r3, [r7, #2]
 800abaa:	4013      	ands	r3, r2
 800abac:	2b00      	cmp	r3, #0
 800abae:	d002      	beq.n	800abb6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800abb0:	2301      	movs	r3, #1
 800abb2:	73fb      	strb	r3, [r7, #15]
 800abb4:	e001      	b.n	800abba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800abb6:	2300      	movs	r3, #0
 800abb8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800abba:	7bfb      	ldrb	r3, [r7, #15]
}
 800abbc:	4618      	mov	r0, r3
 800abbe:	3714      	adds	r7, #20
 800abc0:	46bd      	mov	sp, r7
 800abc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc6:	4770      	bx	lr

0800abc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800abc8:	b480      	push	{r7}
 800abca:	b083      	sub	sp, #12
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
 800abd0:	460b      	mov	r3, r1
 800abd2:	807b      	strh	r3, [r7, #2]
 800abd4:	4613      	mov	r3, r2
 800abd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800abd8:	787b      	ldrb	r3, [r7, #1]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d003      	beq.n	800abe6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800abde:	887a      	ldrh	r2, [r7, #2]
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800abe4:	e003      	b.n	800abee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800abe6:	887b      	ldrh	r3, [r7, #2]
 800abe8:	041a      	lsls	r2, r3, #16
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	619a      	str	r2, [r3, #24]
}
 800abee:	bf00      	nop
 800abf0:	370c      	adds	r7, #12
 800abf2:	46bd      	mov	sp, r7
 800abf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf8:	4770      	bx	lr

0800abfa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800abfa:	b480      	push	{r7}
 800abfc:	b085      	sub	sp, #20
 800abfe:	af00      	add	r7, sp, #0
 800ac00:	6078      	str	r0, [r7, #4]
 800ac02:	460b      	mov	r3, r1
 800ac04:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	695b      	ldr	r3, [r3, #20]
 800ac0a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800ac0c:	887a      	ldrh	r2, [r7, #2]
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	4013      	ands	r3, r2
 800ac12:	041a      	lsls	r2, r3, #16
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	43d9      	mvns	r1, r3
 800ac18:	887b      	ldrh	r3, [r7, #2]
 800ac1a:	400b      	ands	r3, r1
 800ac1c:	431a      	orrs	r2, r3
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	619a      	str	r2, [r3, #24]
}
 800ac22:	bf00      	nop
 800ac24:	3714      	adds	r7, #20
 800ac26:	46bd      	mov	sp, r7
 800ac28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2c:	4770      	bx	lr

0800ac2e <HAL_GPIO_LockPin>:
  * @param  GPIO_Pin specifies the port bit to be locked.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800ac2e:	b480      	push	{r7}
 800ac30:	b085      	sub	sp, #20
 800ac32:	af00      	add	r7, sp, #0
 800ac34:	6078      	str	r0, [r7, #4]
 800ac36:	460b      	mov	r3, r1
 800ac38:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 800ac3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800ac3e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  tmp |= GPIO_Pin;
 800ac40:	887a      	ldrh	r2, [r7, #2]
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	4313      	orrs	r3, r2
 800ac46:	60fb      	str	r3, [r7, #12]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 800ac48:	68fa      	ldr	r2, [r7, #12]
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	61da      	str	r2, [r3, #28]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 800ac4e:	887a      	ldrh	r2, [r7, #2]
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	61da      	str	r2, [r3, #28]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 800ac54:	68fa      	ldr	r2, [r7, #12]
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	61da      	str	r2, [r3, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  tmp = GPIOx->LCKR;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	69db      	ldr	r3, [r3, #28]
 800ac5e:	60fb      	str	r3, [r7, #12]

  /* Read again in order to confirm lock is active */
 if((GPIOx->LCKR & GPIO_LCKR_LCKK) != RESET)
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	69db      	ldr	r3, [r3, #28]
 800ac64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d001      	beq.n	800ac70 <HAL_GPIO_LockPin+0x42>
  {
    return HAL_OK;
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	e000      	b.n	800ac72 <HAL_GPIO_LockPin+0x44>
  }
  else
  {
    return HAL_ERROR;
 800ac70:	2301      	movs	r3, #1
  }
}
 800ac72:	4618      	mov	r0, r3
 800ac74:	3714      	adds	r7, #20
 800ac76:	46bd      	mov	sp, r7
 800ac78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7c:	4770      	bx	lr

0800ac7e <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800ac7e:	b580      	push	{r7, lr}
 800ac80:	b082      	sub	sp, #8
 800ac82:	af00      	add	r7, sp, #0
 800ac84:	4603      	mov	r3, r0
 800ac86:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800ac88:	4b08      	ldr	r3, [pc, #32]	; (800acac <HAL_GPIO_EXTI_IRQHandler+0x2e>)
 800ac8a:	695a      	ldr	r2, [r3, #20]
 800ac8c:	88fb      	ldrh	r3, [r7, #6]
 800ac8e:	4013      	ands	r3, r2
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d006      	beq.n	800aca2 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800ac94:	4a05      	ldr	r2, [pc, #20]	; (800acac <HAL_GPIO_EXTI_IRQHandler+0x2e>)
 800ac96:	88fb      	ldrh	r3, [r7, #6]
 800ac98:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800ac9a:	88fb      	ldrh	r3, [r7, #6]
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	f000 f807 	bl	800acb0 <HAL_GPIO_EXTI_Callback>
  }
}
 800aca2:	bf00      	nop
 800aca4:	3708      	adds	r7, #8
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}
 800acaa:	bf00      	nop
 800acac:	40013c00 	.word	0x40013c00

0800acb0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800acb0:	b480      	push	{r7}
 800acb2:	b083      	sub	sp, #12
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	4603      	mov	r3, r0
 800acb8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800acba:	bf00      	nop
 800acbc:	370c      	adds	r7, #12
 800acbe:	46bd      	mov	sp, r7
 800acc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc4:	4770      	bx	lr

0800acc6 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800acc6:	b580      	push	{r7, lr}
 800acc8:	b084      	sub	sp, #16
 800acca:	af00      	add	r7, sp, #0
 800accc:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d101      	bne.n	800acd8 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800acd4:	2301      	movs	r3, #1
 800acd6:	e12b      	b.n	800af30 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800acde:	b2db      	uxtb	r3, r3
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d106      	bne.n	800acf2 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2200      	movs	r2, #0
 800ace8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f7fa fc63 	bl	80055b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	2224      	movs	r2, #36	; 0x24
 800acf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	681a      	ldr	r2, [r3, #0]
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	f022 0201 	bic.w	r2, r2, #1
 800ad08:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	681a      	ldr	r2, [r3, #0]
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ad18:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	681a      	ldr	r2, [r3, #0]
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800ad28:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800ad2a:	f007 f891 	bl	8011e50 <HAL_RCC_GetPCLK1Freq>
 800ad2e:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	685b      	ldr	r3, [r3, #4]
 800ad34:	4a80      	ldr	r2, [pc, #512]	; (800af38 <HAL_I2C_Init+0x272>)
 800ad36:	4293      	cmp	r3, r2
 800ad38:	d807      	bhi.n	800ad4a <HAL_I2C_Init+0x84>
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	4a7f      	ldr	r2, [pc, #508]	; (800af3c <HAL_I2C_Init+0x276>)
 800ad3e:	4293      	cmp	r3, r2
 800ad40:	bf94      	ite	ls
 800ad42:	2301      	movls	r3, #1
 800ad44:	2300      	movhi	r3, #0
 800ad46:	b2db      	uxtb	r3, r3
 800ad48:	e006      	b.n	800ad58 <HAL_I2C_Init+0x92>
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	4a7c      	ldr	r2, [pc, #496]	; (800af40 <HAL_I2C_Init+0x27a>)
 800ad4e:	4293      	cmp	r3, r2
 800ad50:	bf94      	ite	ls
 800ad52:	2301      	movls	r3, #1
 800ad54:	2300      	movhi	r3, #0
 800ad56:	b2db      	uxtb	r3, r3
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d001      	beq.n	800ad60 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800ad5c:	2301      	movs	r3, #1
 800ad5e:	e0e7      	b.n	800af30 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	4a78      	ldr	r2, [pc, #480]	; (800af44 <HAL_I2C_Init+0x27e>)
 800ad64:	fba2 2303 	umull	r2, r3, r2, r3
 800ad68:	0c9b      	lsrs	r3, r3, #18
 800ad6a:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	685b      	ldr	r3, [r3, #4]
 800ad72:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	68ba      	ldr	r2, [r7, #8]
 800ad7c:	430a      	orrs	r2, r1
 800ad7e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	6a1b      	ldr	r3, [r3, #32]
 800ad86:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	685b      	ldr	r3, [r3, #4]
 800ad8e:	4a6a      	ldr	r2, [pc, #424]	; (800af38 <HAL_I2C_Init+0x272>)
 800ad90:	4293      	cmp	r3, r2
 800ad92:	d802      	bhi.n	800ad9a <HAL_I2C_Init+0xd4>
 800ad94:	68bb      	ldr	r3, [r7, #8]
 800ad96:	3301      	adds	r3, #1
 800ad98:	e009      	b.n	800adae <HAL_I2C_Init+0xe8>
 800ad9a:	68bb      	ldr	r3, [r7, #8]
 800ad9c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800ada0:	fb02 f303 	mul.w	r3, r2, r3
 800ada4:	4a68      	ldr	r2, [pc, #416]	; (800af48 <HAL_I2C_Init+0x282>)
 800ada6:	fba2 2303 	umull	r2, r3, r2, r3
 800adaa:	099b      	lsrs	r3, r3, #6
 800adac:	3301      	adds	r3, #1
 800adae:	687a      	ldr	r2, [r7, #4]
 800adb0:	6812      	ldr	r2, [r2, #0]
 800adb2:	430b      	orrs	r3, r1
 800adb4:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	69db      	ldr	r3, [r3, #28]
 800adbc:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800adc0:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	685b      	ldr	r3, [r3, #4]
 800adc8:	495b      	ldr	r1, [pc, #364]	; (800af38 <HAL_I2C_Init+0x272>)
 800adca:	428b      	cmp	r3, r1
 800adcc:	d819      	bhi.n	800ae02 <HAL_I2C_Init+0x13c>
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	1e59      	subs	r1, r3, #1
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	685b      	ldr	r3, [r3, #4]
 800add6:	005b      	lsls	r3, r3, #1
 800add8:	fbb1 f3f3 	udiv	r3, r1, r3
 800addc:	1c59      	adds	r1, r3, #1
 800adde:	f640 73fc 	movw	r3, #4092	; 0xffc
 800ade2:	400b      	ands	r3, r1
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d00a      	beq.n	800adfe <HAL_I2C_Init+0x138>
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	1e59      	subs	r1, r3, #1
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	685b      	ldr	r3, [r3, #4]
 800adf0:	005b      	lsls	r3, r3, #1
 800adf2:	fbb1 f3f3 	udiv	r3, r1, r3
 800adf6:	3301      	adds	r3, #1
 800adf8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800adfc:	e051      	b.n	800aea2 <HAL_I2C_Init+0x1dc>
 800adfe:	2304      	movs	r3, #4
 800ae00:	e04f      	b.n	800aea2 <HAL_I2C_Init+0x1dc>
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	689b      	ldr	r3, [r3, #8]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d111      	bne.n	800ae2e <HAL_I2C_Init+0x168>
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	1e58      	subs	r0, r3, #1
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	6859      	ldr	r1, [r3, #4]
 800ae12:	460b      	mov	r3, r1
 800ae14:	005b      	lsls	r3, r3, #1
 800ae16:	440b      	add	r3, r1
 800ae18:	fbb0 f3f3 	udiv	r3, r0, r3
 800ae1c:	3301      	adds	r3, #1
 800ae1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	bf0c      	ite	eq
 800ae26:	2301      	moveq	r3, #1
 800ae28:	2300      	movne	r3, #0
 800ae2a:	b2db      	uxtb	r3, r3
 800ae2c:	e012      	b.n	800ae54 <HAL_I2C_Init+0x18e>
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	1e58      	subs	r0, r3, #1
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	6859      	ldr	r1, [r3, #4]
 800ae36:	460b      	mov	r3, r1
 800ae38:	009b      	lsls	r3, r3, #2
 800ae3a:	440b      	add	r3, r1
 800ae3c:	0099      	lsls	r1, r3, #2
 800ae3e:	440b      	add	r3, r1
 800ae40:	fbb0 f3f3 	udiv	r3, r0, r3
 800ae44:	3301      	adds	r3, #1
 800ae46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	bf0c      	ite	eq
 800ae4e:	2301      	moveq	r3, #1
 800ae50:	2300      	movne	r3, #0
 800ae52:	b2db      	uxtb	r3, r3
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d001      	beq.n	800ae5c <HAL_I2C_Init+0x196>
 800ae58:	2301      	movs	r3, #1
 800ae5a:	e022      	b.n	800aea2 <HAL_I2C_Init+0x1dc>
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	689b      	ldr	r3, [r3, #8]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d10e      	bne.n	800ae82 <HAL_I2C_Init+0x1bc>
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	1e58      	subs	r0, r3, #1
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	6859      	ldr	r1, [r3, #4]
 800ae6c:	460b      	mov	r3, r1
 800ae6e:	005b      	lsls	r3, r3, #1
 800ae70:	440b      	add	r3, r1
 800ae72:	fbb0 f3f3 	udiv	r3, r0, r3
 800ae76:	3301      	adds	r3, #1
 800ae78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ae7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ae80:	e00f      	b.n	800aea2 <HAL_I2C_Init+0x1dc>
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	1e58      	subs	r0, r3, #1
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	6859      	ldr	r1, [r3, #4]
 800ae8a:	460b      	mov	r3, r1
 800ae8c:	009b      	lsls	r3, r3, #2
 800ae8e:	440b      	add	r3, r1
 800ae90:	0099      	lsls	r1, r3, #2
 800ae92:	440b      	add	r3, r1
 800ae94:	fbb0 f3f3 	udiv	r3, r0, r3
 800ae98:	3301      	adds	r3, #1
 800ae9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ae9e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800aea2:	6879      	ldr	r1, [r7, #4]
 800aea4:	6809      	ldr	r1, [r1, #0]
 800aea6:	4313      	orrs	r3, r2
 800aea8:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	69da      	ldr	r2, [r3, #28]
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	6a1b      	ldr	r3, [r3, #32]
 800aebc:	431a      	orrs	r2, r3
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	430a      	orrs	r2, r1
 800aec4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	689b      	ldr	r3, [r3, #8]
 800aecc:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800aed0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800aed4:	687a      	ldr	r2, [r7, #4]
 800aed6:	6911      	ldr	r1, [r2, #16]
 800aed8:	687a      	ldr	r2, [r7, #4]
 800aeda:	68d2      	ldr	r2, [r2, #12]
 800aedc:	4311      	orrs	r1, r2
 800aede:	687a      	ldr	r2, [r7, #4]
 800aee0:	6812      	ldr	r2, [r2, #0]
 800aee2:	430b      	orrs	r3, r1
 800aee4:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	68db      	ldr	r3, [r3, #12]
 800aeec:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	695a      	ldr	r2, [r3, #20]
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	699b      	ldr	r3, [r3, #24]
 800aef8:	431a      	orrs	r2, r3
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	430a      	orrs	r2, r1
 800af00:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	681a      	ldr	r2, [r3, #0]
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	f042 0201 	orr.w	r2, r2, #1
 800af10:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	2200      	movs	r2, #0
 800af16:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	2220      	movs	r2, #32
 800af1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2200      	movs	r2, #0
 800af24:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	2200      	movs	r2, #0
 800af2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800af2e:	2300      	movs	r3, #0
}
 800af30:	4618      	mov	r0, r3
 800af32:	3710      	adds	r7, #16
 800af34:	46bd      	mov	sp, r7
 800af36:	bd80      	pop	{r7, pc}
 800af38:	000186a0 	.word	0x000186a0
 800af3c:	001e847f 	.word	0x001e847f
 800af40:	003d08ff 	.word	0x003d08ff
 800af44:	431bde83 	.word	0x431bde83
 800af48:	10624dd3 	.word	0x10624dd3

0800af4c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b082      	sub	sp, #8
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d101      	bne.n	800af5e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800af5a:	2301      	movs	r3, #1
 800af5c:	e021      	b.n	800afa2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	2224      	movs	r2, #36	; 0x24
 800af62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	681a      	ldr	r2, [r3, #0]
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	f022 0201 	bic.w	r2, r2, #1
 800af74:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800af76:	6878      	ldr	r0, [r7, #4]
 800af78:	f7fa fb76 	bl	8005668 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	2200      	movs	r2, #0
 800af80:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	2200      	movs	r2, #0
 800af86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	2200      	movs	r2, #0
 800af8e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2200      	movs	r2, #0
 800af94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2200      	movs	r2, #0
 800af9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800afa0:	2300      	movs	r3, #0
}
 800afa2:	4618      	mov	r0, r3
 800afa4:	3708      	adds	r7, #8
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bd80      	pop	{r7, pc}

0800afaa <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800afaa:	b580      	push	{r7, lr}
 800afac:	b088      	sub	sp, #32
 800afae:	af02      	add	r7, sp, #8
 800afb0:	60f8      	str	r0, [r7, #12]
 800afb2:	607a      	str	r2, [r7, #4]
 800afb4:	461a      	mov	r2, r3
 800afb6:	460b      	mov	r3, r1
 800afb8:	817b      	strh	r3, [r7, #10]
 800afba:	4613      	mov	r3, r2
 800afbc:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800afbe:	f7fb f9eb 	bl	8006398 <HAL_GetTick>
 800afc2:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800afca:	b2db      	uxtb	r3, r3
 800afcc:	2b20      	cmp	r3, #32
 800afce:	f040 80e0 	bne.w	800b192 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800afd2:	697b      	ldr	r3, [r7, #20]
 800afd4:	9300      	str	r3, [sp, #0]
 800afd6:	2319      	movs	r3, #25
 800afd8:	2201      	movs	r2, #1
 800afda:	4970      	ldr	r1, [pc, #448]	; (800b19c <HAL_I2C_Master_Transmit+0x1f2>)
 800afdc:	68f8      	ldr	r0, [r7, #12]
 800afde:	f005 fd97 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 800afe2:	4603      	mov	r3, r0
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d001      	beq.n	800afec <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800afe8:	2302      	movs	r3, #2
 800afea:	e0d3      	b.n	800b194 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aff2:	2b01      	cmp	r3, #1
 800aff4:	d101      	bne.n	800affa <HAL_I2C_Master_Transmit+0x50>
 800aff6:	2302      	movs	r3, #2
 800aff8:	e0cc      	b.n	800b194 <HAL_I2C_Master_Transmit+0x1ea>
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	2201      	movs	r2, #1
 800affe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	f003 0301 	and.w	r3, r3, #1
 800b00c:	2b01      	cmp	r3, #1
 800b00e:	d007      	beq.n	800b020 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	681a      	ldr	r2, [r3, #0]
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	f042 0201 	orr.w	r2, r2, #1
 800b01e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	681a      	ldr	r2, [r3, #0]
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b02e:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	2221      	movs	r2, #33	; 0x21
 800b034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	2210      	movs	r2, #16
 800b03c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	2200      	movs	r2, #0
 800b044:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	687a      	ldr	r2, [r7, #4]
 800b04a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	893a      	ldrh	r2, [r7, #8]
 800b050:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b056:	b29a      	uxth	r2, r3
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	4a50      	ldr	r2, [pc, #320]	; (800b1a0 <HAL_I2C_Master_Transmit+0x1f6>)
 800b060:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800b062:	8979      	ldrh	r1, [r7, #10]
 800b064:	697b      	ldr	r3, [r7, #20]
 800b066:	6a3a      	ldr	r2, [r7, #32]
 800b068:	68f8      	ldr	r0, [r7, #12]
 800b06a:	f005 f8c9 	bl	8010200 <I2C_MasterRequestWrite>
 800b06e:	4603      	mov	r3, r0
 800b070:	2b00      	cmp	r3, #0
 800b072:	d001      	beq.n	800b078 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800b074:	2301      	movs	r3, #1
 800b076:	e08d      	b.n	800b194 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b078:	2300      	movs	r3, #0
 800b07a:	613b      	str	r3, [r7, #16]
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	695b      	ldr	r3, [r3, #20]
 800b082:	613b      	str	r3, [r7, #16]
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	699b      	ldr	r3, [r3, #24]
 800b08a:	613b      	str	r3, [r7, #16]
 800b08c:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800b08e:	e066      	b.n	800b15e <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b090:	697a      	ldr	r2, [r7, #20]
 800b092:	6a39      	ldr	r1, [r7, #32]
 800b094:	68f8      	ldr	r0, [r7, #12]
 800b096:	f005 fe11 	bl	8010cbc <I2C_WaitOnTXEFlagUntilTimeout>
 800b09a:	4603      	mov	r3, r0
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d00d      	beq.n	800b0bc <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0a4:	2b04      	cmp	r3, #4
 800b0a6:	d107      	bne.n	800b0b8 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	681a      	ldr	r2, [r3, #0]
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b0b6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	e06b      	b.n	800b194 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0c0:	781a      	ldrb	r2, [r3, #0]
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0cc:	1c5a      	adds	r2, r3, #1
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b0d6:	b29b      	uxth	r3, r3
 800b0d8:	3b01      	subs	r3, #1
 800b0da:	b29a      	uxth	r2, r3
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b0e4:	3b01      	subs	r3, #1
 800b0e6:	b29a      	uxth	r2, r3
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	695b      	ldr	r3, [r3, #20]
 800b0f2:	f003 0304 	and.w	r3, r3, #4
 800b0f6:	2b04      	cmp	r3, #4
 800b0f8:	d11b      	bne.n	800b132 <HAL_I2C_Master_Transmit+0x188>
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d017      	beq.n	800b132 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b106:	781a      	ldrb	r2, [r3, #0]
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b112:	1c5a      	adds	r2, r3, #1
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b11c:	b29b      	uxth	r3, r3
 800b11e:	3b01      	subs	r3, #1
 800b120:	b29a      	uxth	r2, r3
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b12a:	3b01      	subs	r3, #1
 800b12c:	b29a      	uxth	r2, r3
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b132:	697a      	ldr	r2, [r7, #20]
 800b134:	6a39      	ldr	r1, [r7, #32]
 800b136:	68f8      	ldr	r0, [r7, #12]
 800b138:	f005 fe01 	bl	8010d3e <I2C_WaitOnBTFFlagUntilTimeout>
 800b13c:	4603      	mov	r3, r0
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d00d      	beq.n	800b15e <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b146:	2b04      	cmp	r3, #4
 800b148:	d107      	bne.n	800b15a <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	681a      	ldr	r2, [r3, #0]
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b158:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800b15a:	2301      	movs	r3, #1
 800b15c:	e01a      	b.n	800b194 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b162:	2b00      	cmp	r3, #0
 800b164:	d194      	bne.n	800b090 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	681a      	ldr	r2, [r3, #0]
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b174:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	2220      	movs	r2, #32
 800b17a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	2200      	movs	r2, #0
 800b182:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	2200      	movs	r2, #0
 800b18a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800b18e:	2300      	movs	r3, #0
 800b190:	e000      	b.n	800b194 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800b192:	2302      	movs	r3, #2
  }
}
 800b194:	4618      	mov	r0, r3
 800b196:	3718      	adds	r7, #24
 800b198:	46bd      	mov	sp, r7
 800b19a:	bd80      	pop	{r7, pc}
 800b19c:	00100002 	.word	0x00100002
 800b1a0:	ffff0000 	.word	0xffff0000

0800b1a4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b08c      	sub	sp, #48	; 0x30
 800b1a8:	af02      	add	r7, sp, #8
 800b1aa:	60f8      	str	r0, [r7, #12]
 800b1ac:	607a      	str	r2, [r7, #4]
 800b1ae:	461a      	mov	r2, r3
 800b1b0:	460b      	mov	r3, r1
 800b1b2:	817b      	strh	r3, [r7, #10]
 800b1b4:	4613      	mov	r3, r2
 800b1b6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b1b8:	f7fb f8ee 	bl	8006398 <HAL_GetTick>
 800b1bc:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b1c4:	b2db      	uxtb	r3, r3
 800b1c6:	2b20      	cmp	r3, #32
 800b1c8:	f040 820b 	bne.w	800b5e2 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b1cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1ce:	9300      	str	r3, [sp, #0]
 800b1d0:	2319      	movs	r3, #25
 800b1d2:	2201      	movs	r2, #1
 800b1d4:	497c      	ldr	r1, [pc, #496]	; (800b3c8 <HAL_I2C_Master_Receive+0x224>)
 800b1d6:	68f8      	ldr	r0, [r7, #12]
 800b1d8:	f005 fc9a 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 800b1dc:	4603      	mov	r3, r0
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d001      	beq.n	800b1e6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800b1e2:	2302      	movs	r3, #2
 800b1e4:	e1fe      	b.n	800b5e4 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b1ec:	2b01      	cmp	r3, #1
 800b1ee:	d101      	bne.n	800b1f4 <HAL_I2C_Master_Receive+0x50>
 800b1f0:	2302      	movs	r3, #2
 800b1f2:	e1f7      	b.n	800b5e4 <HAL_I2C_Master_Receive+0x440>
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	2201      	movs	r2, #1
 800b1f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	f003 0301 	and.w	r3, r3, #1
 800b206:	2b01      	cmp	r3, #1
 800b208:	d007      	beq.n	800b21a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	681a      	ldr	r2, [r3, #0]
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	f042 0201 	orr.w	r2, r2, #1
 800b218:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	681a      	ldr	r2, [r3, #0]
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b228:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	2222      	movs	r2, #34	; 0x22
 800b22e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	2210      	movs	r2, #16
 800b236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	2200      	movs	r2, #0
 800b23e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	687a      	ldr	r2, [r7, #4]
 800b244:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	893a      	ldrh	r2, [r7, #8]
 800b24a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b250:	b29a      	uxth	r2, r3
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	4a5c      	ldr	r2, [pc, #368]	; (800b3cc <HAL_I2C_Master_Receive+0x228>)
 800b25a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800b25c:	8979      	ldrh	r1, [r7, #10]
 800b25e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b260:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b262:	68f8      	ldr	r0, [r7, #12]
 800b264:	f005 f84e 	bl	8010304 <I2C_MasterRequestRead>
 800b268:	4603      	mov	r3, r0
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d001      	beq.n	800b272 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800b26e:	2301      	movs	r3, #1
 800b270:	e1b8      	b.n	800b5e4 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b276:	2b00      	cmp	r3, #0
 800b278:	d113      	bne.n	800b2a2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b27a:	2300      	movs	r3, #0
 800b27c:	617b      	str	r3, [r7, #20]
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	695b      	ldr	r3, [r3, #20]
 800b284:	617b      	str	r3, [r7, #20]
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	699b      	ldr	r3, [r3, #24]
 800b28c:	617b      	str	r3, [r7, #20]
 800b28e:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	681a      	ldr	r2, [r3, #0]
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b29e:	601a      	str	r2, [r3, #0]
 800b2a0:	e18c      	b.n	800b5bc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b2a6:	2b01      	cmp	r3, #1
 800b2a8:	d11b      	bne.n	800b2e2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	681a      	ldr	r2, [r3, #0]
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b2b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	61bb      	str	r3, [r7, #24]
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	695b      	ldr	r3, [r3, #20]
 800b2c4:	61bb      	str	r3, [r7, #24]
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	699b      	ldr	r3, [r3, #24]
 800b2cc:	61bb      	str	r3, [r7, #24]
 800b2ce:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	681a      	ldr	r2, [r3, #0]
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b2de:	601a      	str	r2, [r3, #0]
 800b2e0:	e16c      	b.n	800b5bc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b2e6:	2b02      	cmp	r3, #2
 800b2e8:	d11b      	bne.n	800b322 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	681a      	ldr	r2, [r3, #0]
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b2f8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	681a      	ldr	r2, [r3, #0]
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b308:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b30a:	2300      	movs	r3, #0
 800b30c:	61fb      	str	r3, [r7, #28]
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	695b      	ldr	r3, [r3, #20]
 800b314:	61fb      	str	r3, [r7, #28]
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	699b      	ldr	r3, [r3, #24]
 800b31c:	61fb      	str	r3, [r7, #28]
 800b31e:	69fb      	ldr	r3, [r7, #28]
 800b320:	e14c      	b.n	800b5bc <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	681a      	ldr	r2, [r3, #0]
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b330:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b332:	2300      	movs	r3, #0
 800b334:	623b      	str	r3, [r7, #32]
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	695b      	ldr	r3, [r3, #20]
 800b33c:	623b      	str	r3, [r7, #32]
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	699b      	ldr	r3, [r3, #24]
 800b344:	623b      	str	r3, [r7, #32]
 800b346:	6a3b      	ldr	r3, [r7, #32]
    }

    while (hi2c->XferSize > 0U)
 800b348:	e138      	b.n	800b5bc <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b34e:	2b03      	cmp	r3, #3
 800b350:	f200 80f1 	bhi.w	800b536 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b358:	2b01      	cmp	r3, #1
 800b35a:	d123      	bne.n	800b3a4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b35c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b35e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b360:	68f8      	ldr	r0, [r7, #12]
 800b362:	f005 fd9d 	bl	8010ea0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b366:	4603      	mov	r3, r0
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d001      	beq.n	800b370 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800b36c:	2301      	movs	r3, #1
 800b36e:	e139      	b.n	800b5e4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	691a      	ldr	r2, [r3, #16]
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b37a:	b2d2      	uxtb	r2, r2
 800b37c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b382:	1c5a      	adds	r2, r3, #1
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b38c:	3b01      	subs	r3, #1
 800b38e:	b29a      	uxth	r2, r3
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b398:	b29b      	uxth	r3, r3
 800b39a:	3b01      	subs	r3, #1
 800b39c:	b29a      	uxth	r2, r3
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b3a2:	e10b      	b.n	800b5bc <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b3a8:	2b02      	cmp	r3, #2
 800b3aa:	d14e      	bne.n	800b44a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b3ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3ae:	9300      	str	r3, [sp, #0]
 800b3b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	4906      	ldr	r1, [pc, #24]	; (800b3d0 <HAL_I2C_Master_Receive+0x22c>)
 800b3b6:	68f8      	ldr	r0, [r7, #12]
 800b3b8:	f005 fbaa 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 800b3bc:	4603      	mov	r3, r0
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d008      	beq.n	800b3d4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800b3c2:	2301      	movs	r3, #1
 800b3c4:	e10e      	b.n	800b5e4 <HAL_I2C_Master_Receive+0x440>
 800b3c6:	bf00      	nop
 800b3c8:	00100002 	.word	0x00100002
 800b3cc:	ffff0000 	.word	0xffff0000
 800b3d0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	681a      	ldr	r2, [r3, #0]
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b3e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	691a      	ldr	r2, [r3, #16]
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3ee:	b2d2      	uxtb	r2, r2
 800b3f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3f6:	1c5a      	adds	r2, r3, #1
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b400:	3b01      	subs	r3, #1
 800b402:	b29a      	uxth	r2, r3
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b40c:	b29b      	uxth	r3, r3
 800b40e:	3b01      	subs	r3, #1
 800b410:	b29a      	uxth	r2, r3
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	691a      	ldr	r2, [r3, #16]
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b420:	b2d2      	uxtb	r2, r2
 800b422:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b428:	1c5a      	adds	r2, r3, #1
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b432:	3b01      	subs	r3, #1
 800b434:	b29a      	uxth	r2, r3
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b43e:	b29b      	uxth	r3, r3
 800b440:	3b01      	subs	r3, #1
 800b442:	b29a      	uxth	r2, r3
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b448:	e0b8      	b.n	800b5bc <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b44a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b44c:	9300      	str	r3, [sp, #0]
 800b44e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b450:	2200      	movs	r2, #0
 800b452:	4966      	ldr	r1, [pc, #408]	; (800b5ec <HAL_I2C_Master_Receive+0x448>)
 800b454:	68f8      	ldr	r0, [r7, #12]
 800b456:	f005 fb5b 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 800b45a:	4603      	mov	r3, r0
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d001      	beq.n	800b464 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800b460:	2301      	movs	r3, #1
 800b462:	e0bf      	b.n	800b5e4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	681a      	ldr	r2, [r3, #0]
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b472:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	691a      	ldr	r2, [r3, #16]
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b47e:	b2d2      	uxtb	r2, r2
 800b480:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b486:	1c5a      	adds	r2, r3, #1
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b490:	3b01      	subs	r3, #1
 800b492:	b29a      	uxth	r2, r3
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b49c:	b29b      	uxth	r3, r3
 800b49e:	3b01      	subs	r3, #1
 800b4a0:	b29a      	uxth	r2, r3
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b4a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4a8:	9300      	str	r3, [sp, #0]
 800b4aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	494f      	ldr	r1, [pc, #316]	; (800b5ec <HAL_I2C_Master_Receive+0x448>)
 800b4b0:	68f8      	ldr	r0, [r7, #12]
 800b4b2:	f005 fb2d 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 800b4b6:	4603      	mov	r3, r0
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d001      	beq.n	800b4c0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800b4bc:	2301      	movs	r3, #1
 800b4be:	e091      	b.n	800b5e4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	681a      	ldr	r2, [r3, #0]
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b4ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	691a      	ldr	r2, [r3, #16]
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4da:	b2d2      	uxtb	r2, r2
 800b4dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4e2:	1c5a      	adds	r2, r3, #1
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b4ec:	3b01      	subs	r3, #1
 800b4ee:	b29a      	uxth	r2, r3
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b4f8:	b29b      	uxth	r3, r3
 800b4fa:	3b01      	subs	r3, #1
 800b4fc:	b29a      	uxth	r2, r3
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	691a      	ldr	r2, [r3, #16]
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b50c:	b2d2      	uxtb	r2, r2
 800b50e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b514:	1c5a      	adds	r2, r3, #1
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b51e:	3b01      	subs	r3, #1
 800b520:	b29a      	uxth	r2, r3
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b52a:	b29b      	uxth	r3, r3
 800b52c:	3b01      	subs	r3, #1
 800b52e:	b29a      	uxth	r2, r3
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b534:	e042      	b.n	800b5bc <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b536:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b538:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b53a:	68f8      	ldr	r0, [r7, #12]
 800b53c:	f005 fcb0 	bl	8010ea0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b540:	4603      	mov	r3, r0
 800b542:	2b00      	cmp	r3, #0
 800b544:	d001      	beq.n	800b54a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800b546:	2301      	movs	r3, #1
 800b548:	e04c      	b.n	800b5e4 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	691a      	ldr	r2, [r3, #16]
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b554:	b2d2      	uxtb	r2, r2
 800b556:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b55c:	1c5a      	adds	r2, r3, #1
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b566:	3b01      	subs	r3, #1
 800b568:	b29a      	uxth	r2, r3
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b572:	b29b      	uxth	r3, r3
 800b574:	3b01      	subs	r3, #1
 800b576:	b29a      	uxth	r2, r3
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	695b      	ldr	r3, [r3, #20]
 800b582:	f003 0304 	and.w	r3, r3, #4
 800b586:	2b04      	cmp	r3, #4
 800b588:	d118      	bne.n	800b5bc <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	691a      	ldr	r2, [r3, #16]
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b594:	b2d2      	uxtb	r2, r2
 800b596:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b59c:	1c5a      	adds	r2, r3, #1
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b5a6:	3b01      	subs	r3, #1
 800b5a8:	b29a      	uxth	r2, r3
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b5b2:	b29b      	uxth	r3, r3
 800b5b4:	3b01      	subs	r3, #1
 800b5b6:	b29a      	uxth	r2, r3
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	f47f aec2 	bne.w	800b34a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	2220      	movs	r2, #32
 800b5ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	2200      	movs	r2, #0
 800b5da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800b5de:	2300      	movs	r3, #0
 800b5e0:	e000      	b.n	800b5e4 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800b5e2:	2302      	movs	r3, #2
  }
}
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	3728      	adds	r7, #40	; 0x28
 800b5e8:	46bd      	mov	sp, r7
 800b5ea:	bd80      	pop	{r7, pc}
 800b5ec:	00010004 	.word	0x00010004

0800b5f0 <HAL_I2C_Slave_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b08a      	sub	sp, #40	; 0x28
 800b5f4:	af02      	add	r7, sp, #8
 800b5f6:	60f8      	str	r0, [r7, #12]
 800b5f8:	60b9      	str	r1, [r7, #8]
 800b5fa:	603b      	str	r3, [r7, #0]
 800b5fc:	4613      	mov	r3, r2
 800b5fe:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b600:	f7fa feca 	bl	8006398 <HAL_GetTick>
 800b604:	61f8      	str	r0, [r7, #28]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b60c:	b2db      	uxtb	r3, r3
 800b60e:	2b20      	cmp	r3, #32
 800b610:	f040 80fb 	bne.w	800b80a <HAL_I2C_Slave_Transmit+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b614:	68bb      	ldr	r3, [r7, #8]
 800b616:	2b00      	cmp	r3, #0
 800b618:	d002      	beq.n	800b620 <HAL_I2C_Slave_Transmit+0x30>
 800b61a:	88fb      	ldrh	r3, [r7, #6]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d101      	bne.n	800b624 <HAL_I2C_Slave_Transmit+0x34>
    {
      return  HAL_ERROR;
 800b620:	2301      	movs	r3, #1
 800b622:	e0f3      	b.n	800b80c <HAL_I2C_Slave_Transmit+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b62a:	2b01      	cmp	r3, #1
 800b62c:	d101      	bne.n	800b632 <HAL_I2C_Slave_Transmit+0x42>
 800b62e:	2302      	movs	r3, #2
 800b630:	e0ec      	b.n	800b80c <HAL_I2C_Slave_Transmit+0x21c>
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	2201      	movs	r2, #1
 800b636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	f003 0301 	and.w	r3, r3, #1
 800b644:	2b01      	cmp	r3, #1
 800b646:	d007      	beq.n	800b658 <HAL_I2C_Slave_Transmit+0x68>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	681a      	ldr	r2, [r3, #0]
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	f042 0201 	orr.w	r2, r2, #1
 800b656:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	681a      	ldr	r2, [r3, #0]
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b666:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	2221      	movs	r2, #33	; 0x21
 800b66c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	2220      	movs	r2, #32
 800b674:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	2200      	movs	r2, #0
 800b67c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	68ba      	ldr	r2, [r7, #8]
 800b682:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	88fa      	ldrh	r2, [r7, #6]
 800b688:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b68e:	b29a      	uxth	r2, r3
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	4a5f      	ldr	r2, [pc, #380]	; (800b814 <HAL_I2C_Slave_Transmit+0x224>)
 800b698:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	681a      	ldr	r2, [r3, #0]
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b6a8:	601a      	str	r2, [r3, #0]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 800b6aa:	69fb      	ldr	r3, [r7, #28]
 800b6ac:	9300      	str	r3, [sp, #0]
 800b6ae:	683b      	ldr	r3, [r7, #0]
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	4959      	ldr	r1, [pc, #356]	; (800b818 <HAL_I2C_Slave_Transmit+0x228>)
 800b6b4:	68f8      	ldr	r0, [r7, #12]
 800b6b6:	f005 fa2b 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 800b6ba:	4603      	mov	r3, r0
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d001      	beq.n	800b6c4 <HAL_I2C_Slave_Transmit+0xd4>
    {
      return HAL_ERROR;
 800b6c0:	2301      	movs	r3, #1
 800b6c2:	e0a3      	b.n	800b80c <HAL_I2C_Slave_Transmit+0x21c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	617b      	str	r3, [r7, #20]
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	695b      	ldr	r3, [r3, #20]
 800b6ce:	617b      	str	r3, [r7, #20]
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	699b      	ldr	r3, [r3, #24]
 800b6d6:	617b      	str	r3, [r7, #20]
 800b6d8:	697b      	ldr	r3, [r7, #20]

    /* If 10bit addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	691b      	ldr	r3, [r3, #16]
 800b6de:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800b6e2:	d165      	bne.n	800b7b0 <HAL_I2C_Slave_Transmit+0x1c0>
    {
      /* Wait until ADDR flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 800b6e4:	69fb      	ldr	r3, [r7, #28]
 800b6e6:	9300      	str	r3, [sp, #0]
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	494a      	ldr	r1, [pc, #296]	; (800b818 <HAL_I2C_Slave_Transmit+0x228>)
 800b6ee:	68f8      	ldr	r0, [r7, #12]
 800b6f0:	f005 fa0e 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 800b6f4:	4603      	mov	r3, r0
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d001      	beq.n	800b6fe <HAL_I2C_Slave_Transmit+0x10e>
      {
        return HAL_ERROR;
 800b6fa:	2301      	movs	r3, #1
 800b6fc:	e086      	b.n	800b80c <HAL_I2C_Slave_Transmit+0x21c>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b6fe:	2300      	movs	r3, #0
 800b700:	61bb      	str	r3, [r7, #24]
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	695b      	ldr	r3, [r3, #20]
 800b708:	61bb      	str	r3, [r7, #24]
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	699b      	ldr	r3, [r3, #24]
 800b710:	61bb      	str	r3, [r7, #24]
 800b712:	69bb      	ldr	r3, [r7, #24]
    }

    while (hi2c->XferSize > 0U)
 800b714:	e04c      	b.n	800b7b0 <HAL_I2C_Slave_Transmit+0x1c0>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b716:	69fa      	ldr	r2, [r7, #28]
 800b718:	6839      	ldr	r1, [r7, #0]
 800b71a:	68f8      	ldr	r0, [r7, #12]
 800b71c:	f005 face 	bl	8010cbc <I2C_WaitOnTXEFlagUntilTimeout>
 800b720:	4603      	mov	r3, r0
 800b722:	2b00      	cmp	r3, #0
 800b724:	d009      	beq.n	800b73a <HAL_I2C_Slave_Transmit+0x14a>
      {
        /* Disable Address Acknowledge */
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	681a      	ldr	r2, [r3, #0]
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b734:	601a      	str	r2, [r3, #0]

        return HAL_ERROR;
 800b736:	2301      	movs	r3, #1
 800b738:	e068      	b.n	800b80c <HAL_I2C_Slave_Transmit+0x21c>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b73e:	781a      	ldrb	r2, [r3, #0]
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b74a:	1c5a      	adds	r2, r3, #1
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b754:	b29b      	uxth	r3, r3
 800b756:	3b01      	subs	r3, #1
 800b758:	b29a      	uxth	r2, r3
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b762:	3b01      	subs	r3, #1
 800b764:	b29a      	uxth	r2, r3
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	695b      	ldr	r3, [r3, #20]
 800b770:	f003 0304 	and.w	r3, r3, #4
 800b774:	2b04      	cmp	r3, #4
 800b776:	d11b      	bne.n	800b7b0 <HAL_I2C_Slave_Transmit+0x1c0>
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d017      	beq.n	800b7b0 <HAL_I2C_Slave_Transmit+0x1c0>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b784:	781a      	ldrb	r2, [r3, #0]
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b790:	1c5a      	adds	r2, r3, #1
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b79a:	b29b      	uxth	r3, r3
 800b79c:	3b01      	subs	r3, #1
 800b79e:	b29a      	uxth	r2, r3
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b7a8:	3b01      	subs	r3, #1
 800b7aa:	b29a      	uxth	r2, r3
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	851a      	strh	r2, [r3, #40]	; 0x28
    while (hi2c->XferSize > 0U)
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d1ae      	bne.n	800b716 <HAL_I2C_Slave_Transmit+0x126>
      }
    }

    /* Wait until AF flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_AF, RESET, Timeout, tickstart) != HAL_OK)
 800b7b8:	69fb      	ldr	r3, [r7, #28]
 800b7ba:	9300      	str	r3, [sp, #0]
 800b7bc:	683b      	ldr	r3, [r7, #0]
 800b7be:	2200      	movs	r2, #0
 800b7c0:	f44f 3182 	mov.w	r1, #66560	; 0x10400
 800b7c4:	68f8      	ldr	r0, [r7, #12]
 800b7c6:	f005 f9a3 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 800b7ca:	4603      	mov	r3, r0
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d001      	beq.n	800b7d4 <HAL_I2C_Slave_Transmit+0x1e4>
    {
      return HAL_ERROR;
 800b7d0:	2301      	movs	r3, #1
 800b7d2:	e01b      	b.n	800b80c <HAL_I2C_Slave_Transmit+0x21c>
    }

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800b7dc:	615a      	str	r2, [r3, #20]

    /* Disable Address Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	681a      	ldr	r2, [r3, #0]
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b7ec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	2220      	movs	r2, #32
 800b7f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	2200      	movs	r2, #0
 800b802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800b806:	2300      	movs	r3, #0
 800b808:	e000      	b.n	800b80c <HAL_I2C_Slave_Transmit+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800b80a:	2302      	movs	r3, #2
  }
}
 800b80c:	4618      	mov	r0, r3
 800b80e:	3720      	adds	r7, #32
 800b810:	46bd      	mov	sp, r7
 800b812:	bd80      	pop	{r7, pc}
 800b814:	ffff0000 	.word	0xffff0000
 800b818:	00010002 	.word	0x00010002

0800b81c <HAL_I2C_Slave_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b81c:	b580      	push	{r7, lr}
 800b81e:	b08a      	sub	sp, #40	; 0x28
 800b820:	af02      	add	r7, sp, #8
 800b822:	60f8      	str	r0, [r7, #12]
 800b824:	60b9      	str	r1, [r7, #8]
 800b826:	603b      	str	r3, [r7, #0]
 800b828:	4613      	mov	r3, r2
 800b82a:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b82c:	f7fa fdb4 	bl	8006398 <HAL_GetTick>
 800b830:	61f8      	str	r0, [r7, #28]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b838:	b2db      	uxtb	r3, r3
 800b83a:	2b20      	cmp	r3, #32
 800b83c:	f040 80ee 	bne.w	800ba1c <HAL_I2C_Slave_Receive+0x200>
  {
    if ((pData == NULL) || (Size == (uint16_t)0))
 800b840:	68bb      	ldr	r3, [r7, #8]
 800b842:	2b00      	cmp	r3, #0
 800b844:	d002      	beq.n	800b84c <HAL_I2C_Slave_Receive+0x30>
 800b846:	88fb      	ldrh	r3, [r7, #6]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d101      	bne.n	800b850 <HAL_I2C_Slave_Receive+0x34>
    {
      return HAL_ERROR;
 800b84c:	2301      	movs	r3, #1
 800b84e:	e0e6      	b.n	800ba1e <HAL_I2C_Slave_Receive+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b856:	2b01      	cmp	r3, #1
 800b858:	d101      	bne.n	800b85e <HAL_I2C_Slave_Receive+0x42>
 800b85a:	2302      	movs	r3, #2
 800b85c:	e0df      	b.n	800ba1e <HAL_I2C_Slave_Receive+0x202>
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	2201      	movs	r2, #1
 800b862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	f003 0301 	and.w	r3, r3, #1
 800b870:	2b01      	cmp	r3, #1
 800b872:	d007      	beq.n	800b884 <HAL_I2C_Slave_Receive+0x68>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	681a      	ldr	r2, [r3, #0]
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	f042 0201 	orr.w	r2, r2, #1
 800b882:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	681a      	ldr	r2, [r3, #0]
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b892:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	2222      	movs	r2, #34	; 0x22
 800b898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	2220      	movs	r2, #32
 800b8a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	68ba      	ldr	r2, [r7, #8]
 800b8ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	88fa      	ldrh	r2, [r7, #6]
 800b8b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b8ba:	b29a      	uxth	r2, r3
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	4a59      	ldr	r2, [pc, #356]	; (800ba28 <HAL_I2C_Slave_Receive+0x20c>)
 800b8c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	681a      	ldr	r2, [r3, #0]
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b8d4:	601a      	str	r2, [r3, #0]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 800b8d6:	69fb      	ldr	r3, [r7, #28]
 800b8d8:	9300      	str	r3, [sp, #0]
 800b8da:	683b      	ldr	r3, [r7, #0]
 800b8dc:	2200      	movs	r2, #0
 800b8de:	4953      	ldr	r1, [pc, #332]	; (800ba2c <HAL_I2C_Slave_Receive+0x210>)
 800b8e0:	68f8      	ldr	r0, [r7, #12]
 800b8e2:	f005 f915 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d001      	beq.n	800b8f0 <HAL_I2C_Slave_Receive+0xd4>
    {
      return HAL_ERROR;
 800b8ec:	2301      	movs	r3, #1
 800b8ee:	e096      	b.n	800ba1e <HAL_I2C_Slave_Receive+0x202>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	617b      	str	r3, [r7, #20]
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	695b      	ldr	r3, [r3, #20]
 800b8fa:	617b      	str	r3, [r7, #20]
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	699b      	ldr	r3, [r3, #24]
 800b902:	617b      	str	r3, [r7, #20]
 800b904:	697b      	ldr	r3, [r7, #20]

    while (hi2c->XferSize > 0U)
 800b906:	e04e      	b.n	800b9a6 <HAL_I2C_Slave_Receive+0x18a>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b908:	69fa      	ldr	r2, [r7, #28]
 800b90a:	6839      	ldr	r1, [r7, #0]
 800b90c:	68f8      	ldr	r0, [r7, #12]
 800b90e:	f005 fac7 	bl	8010ea0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b912:	4603      	mov	r3, r0
 800b914:	2b00      	cmp	r3, #0
 800b916:	d009      	beq.n	800b92c <HAL_I2C_Slave_Receive+0x110>
      {
        /* Disable Address Acknowledge */
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	681a      	ldr	r2, [r3, #0]
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b926:	601a      	str	r2, [r3, #0]

        return HAL_ERROR;
 800b928:	2301      	movs	r3, #1
 800b92a:	e078      	b.n	800ba1e <HAL_I2C_Slave_Receive+0x202>
      }

      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	691a      	ldr	r2, [r3, #16]
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b936:	b2d2      	uxtb	r2, r2
 800b938:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b93e:	1c5a      	adds	r2, r3, #1
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b948:	3b01      	subs	r3, #1
 800b94a:	b29a      	uxth	r2, r3
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b954:	b29b      	uxth	r3, r3
 800b956:	3b01      	subs	r3, #1
 800b958:	b29a      	uxth	r2, r3
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	695b      	ldr	r3, [r3, #20]
 800b964:	f003 0304 	and.w	r3, r3, #4
 800b968:	2b04      	cmp	r3, #4
 800b96a:	d11c      	bne.n	800b9a6 <HAL_I2C_Slave_Receive+0x18a>
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b970:	2b00      	cmp	r3, #0
 800b972:	d018      	beq.n	800b9a6 <HAL_I2C_Slave_Receive+0x18a>
      {
        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	691a      	ldr	r2, [r3, #16]
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b97e:	b2d2      	uxtb	r2, r2
 800b980:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b986:	1c5a      	adds	r2, r3, #1
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b990:	3b01      	subs	r3, #1
 800b992:	b29a      	uxth	r2, r3
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b99c:	b29b      	uxth	r3, r3
 800b99e:	3b01      	subs	r3, #1
 800b9a0:	b29a      	uxth	r2, r3
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d1ac      	bne.n	800b908 <HAL_I2C_Slave_Receive+0xec>
      }
    }

    /* Wait until STOP flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b9ae:	69fa      	ldr	r2, [r7, #28]
 800b9b0:	6839      	ldr	r1, [r7, #0]
 800b9b2:	68f8      	ldr	r0, [r7, #12]
 800b9b4:	f005 fa04 	bl	8010dc0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b9b8:	4603      	mov	r3, r0
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d009      	beq.n	800b9d2 <HAL_I2C_Slave_Receive+0x1b6>
    {
      /* Disable Address Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	681a      	ldr	r2, [r3, #0]
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b9cc:	601a      	str	r2, [r3, #0]

      return HAL_ERROR;
 800b9ce:	2301      	movs	r3, #1
 800b9d0:	e025      	b.n	800ba1e <HAL_I2C_Slave_Receive+0x202>
    }

    /* Clear STOP flag */
    __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	61bb      	str	r3, [r7, #24]
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	695b      	ldr	r3, [r3, #20]
 800b9dc:	61bb      	str	r3, [r7, #24]
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	681a      	ldr	r2, [r3, #0]
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	f042 0201 	orr.w	r2, r2, #1
 800b9ec:	601a      	str	r2, [r3, #0]
 800b9ee:	69bb      	ldr	r3, [r7, #24]

    /* Disable Address Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	681a      	ldr	r2, [r3, #0]
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b9fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	2220      	movs	r2, #32
 800ba04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	2200      	movs	r2, #0
 800ba14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800ba18:	2300      	movs	r3, #0
 800ba1a:	e000      	b.n	800ba1e <HAL_I2C_Slave_Receive+0x202>
  }
  else
  {
    return HAL_BUSY;
 800ba1c:	2302      	movs	r3, #2
  }
}
 800ba1e:	4618      	mov	r0, r3
 800ba20:	3720      	adds	r7, #32
 800ba22:	46bd      	mov	sp, r7
 800ba24:	bd80      	pop	{r7, pc}
 800ba26:	bf00      	nop
 800ba28:	ffff0000 	.word	0xffff0000
 800ba2c:	00010002 	.word	0x00010002

0800ba30 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 800ba30:	b480      	push	{r7}
 800ba32:	b087      	sub	sp, #28
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	60f8      	str	r0, [r7, #12]
 800ba38:	607a      	str	r2, [r7, #4]
 800ba3a:	461a      	mov	r2, r3
 800ba3c:	460b      	mov	r3, r1
 800ba3e:	817b      	strh	r3, [r7, #10]
 800ba40:	4613      	mov	r3, r2
 800ba42:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800ba44:	2300      	movs	r3, #0
 800ba46:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ba4e:	b2db      	uxtb	r3, r3
 800ba50:	2b20      	cmp	r3, #32
 800ba52:	f040 8085 	bne.w	800bb60 <HAL_I2C_Master_Transmit_IT+0x130>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800ba56:	4b46      	ldr	r3, [pc, #280]	; (800bb70 <HAL_I2C_Master_Transmit_IT+0x140>)
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	08db      	lsrs	r3, r3, #3
 800ba5c:	4a45      	ldr	r2, [pc, #276]	; (800bb74 <HAL_I2C_Master_Transmit_IT+0x144>)
 800ba5e:	fba2 2303 	umull	r2, r3, r2, r3
 800ba62:	0a1a      	lsrs	r2, r3, #8
 800ba64:	4613      	mov	r3, r2
 800ba66:	009b      	lsls	r3, r3, #2
 800ba68:	4413      	add	r3, r2
 800ba6a:	009a      	lsls	r2, r3, #2
 800ba6c:	4413      	add	r3, r2
 800ba6e:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800ba70:	697b      	ldr	r3, [r7, #20]
 800ba72:	3b01      	subs	r3, #1
 800ba74:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800ba76:	697b      	ldr	r3, [r7, #20]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d116      	bne.n	800baaa <HAL_I2C_Master_Transmit_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	2200      	movs	r2, #0
 800ba80:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	2220      	movs	r2, #32
 800ba86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	2200      	movs	r2, #0
 800ba8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba96:	f043 0220 	orr.w	r2, r3, #32
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	2200      	movs	r2, #0
 800baa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800baa6:	2301      	movs	r3, #1
 800baa8:	e05b      	b.n	800bb62 <HAL_I2C_Master_Transmit_IT+0x132>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	699b      	ldr	r3, [r3, #24]
 800bab0:	f003 0302 	and.w	r3, r3, #2
 800bab4:	2b02      	cmp	r3, #2
 800bab6:	d0db      	beq.n	800ba70 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800babe:	2b01      	cmp	r3, #1
 800bac0:	d101      	bne.n	800bac6 <HAL_I2C_Master_Transmit_IT+0x96>
 800bac2:	2302      	movs	r3, #2
 800bac4:	e04d      	b.n	800bb62 <HAL_I2C_Master_Transmit_IT+0x132>
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	2201      	movs	r2, #1
 800baca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	f003 0301 	and.w	r3, r3, #1
 800bad8:	2b01      	cmp	r3, #1
 800bada:	d007      	beq.n	800baec <HAL_I2C_Master_Transmit_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	681a      	ldr	r2, [r3, #0]
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	f042 0201 	orr.w	r2, r2, #1
 800baea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	681a      	ldr	r2, [r3, #0]
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800bafa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	2221      	movs	r2, #33	; 0x21
 800bb00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	2210      	movs	r2, #16
 800bb08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	2200      	movs	r2, #0
 800bb10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	687a      	ldr	r2, [r7, #4]
 800bb16:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	893a      	ldrh	r2, [r7, #8]
 800bb1c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb22:	b29a      	uxth	r2, r3
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	4a13      	ldr	r2, [pc, #76]	; (800bb78 <HAL_I2C_Master_Transmit_IT+0x148>)
 800bb2c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800bb2e:	897a      	ldrh	r2, [r7, #10]
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	2200      	movs	r2, #0
 800bb38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	685a      	ldr	r2, [r3, #4]
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800bb4a:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	681a      	ldr	r2, [r3, #0]
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bb5a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	e000      	b.n	800bb62 <HAL_I2C_Master_Transmit_IT+0x132>
  }
  else
  {
    return HAL_BUSY;
 800bb60:	2302      	movs	r3, #2
  }
}
 800bb62:	4618      	mov	r0, r3
 800bb64:	371c      	adds	r7, #28
 800bb66:	46bd      	mov	sp, r7
 800bb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6c:	4770      	bx	lr
 800bb6e:	bf00      	nop
 800bb70:	20000058 	.word	0x20000058
 800bb74:	14f8b589 	.word	0x14f8b589
 800bb78:	ffff0000 	.word	0xffff0000

0800bb7c <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 800bb7c:	b480      	push	{r7}
 800bb7e:	b087      	sub	sp, #28
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	60f8      	str	r0, [r7, #12]
 800bb84:	607a      	str	r2, [r7, #4]
 800bb86:	461a      	mov	r2, r3
 800bb88:	460b      	mov	r3, r1
 800bb8a:	817b      	strh	r3, [r7, #10]
 800bb8c:	4613      	mov	r3, r2
 800bb8e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800bb90:	2300      	movs	r3, #0
 800bb92:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bb9a:	b2db      	uxtb	r3, r3
 800bb9c:	2b20      	cmp	r3, #32
 800bb9e:	f040 808d 	bne.w	800bcbc <HAL_I2C_Master_Receive_IT+0x140>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800bba2:	4b4a      	ldr	r3, [pc, #296]	; (800bccc <HAL_I2C_Master_Receive_IT+0x150>)
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	08db      	lsrs	r3, r3, #3
 800bba8:	4a49      	ldr	r2, [pc, #292]	; (800bcd0 <HAL_I2C_Master_Receive_IT+0x154>)
 800bbaa:	fba2 2303 	umull	r2, r3, r2, r3
 800bbae:	0a1a      	lsrs	r2, r3, #8
 800bbb0:	4613      	mov	r3, r2
 800bbb2:	009b      	lsls	r3, r3, #2
 800bbb4:	4413      	add	r3, r2
 800bbb6:	009a      	lsls	r2, r3, #2
 800bbb8:	4413      	add	r3, r2
 800bbba:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800bbbc:	697b      	ldr	r3, [r7, #20]
 800bbbe:	3b01      	subs	r3, #1
 800bbc0:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800bbc2:	697b      	ldr	r3, [r7, #20]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d116      	bne.n	800bbf6 <HAL_I2C_Master_Receive_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	2200      	movs	r2, #0
 800bbcc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	2220      	movs	r2, #32
 800bbd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	2200      	movs	r2, #0
 800bbda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbe2:	f043 0220 	orr.w	r2, r3, #32
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	2200      	movs	r2, #0
 800bbee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	e063      	b.n	800bcbe <HAL_I2C_Master_Receive_IT+0x142>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	699b      	ldr	r3, [r3, #24]
 800bbfc:	f003 0302 	and.w	r3, r3, #2
 800bc00:	2b02      	cmp	r3, #2
 800bc02:	d0db      	beq.n	800bbbc <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bc0a:	2b01      	cmp	r3, #1
 800bc0c:	d101      	bne.n	800bc12 <HAL_I2C_Master_Receive_IT+0x96>
 800bc0e:	2302      	movs	r3, #2
 800bc10:	e055      	b.n	800bcbe <HAL_I2C_Master_Receive_IT+0x142>
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	2201      	movs	r2, #1
 800bc16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	f003 0301 	and.w	r3, r3, #1
 800bc24:	2b01      	cmp	r3, #1
 800bc26:	d007      	beq.n	800bc38 <HAL_I2C_Master_Receive_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	681a      	ldr	r2, [r3, #0]
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	f042 0201 	orr.w	r2, r2, #1
 800bc36:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	681a      	ldr	r2, [r3, #0]
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800bc46:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	2222      	movs	r2, #34	; 0x22
 800bc4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	2210      	movs	r2, #16
 800bc54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	2200      	movs	r2, #0
 800bc5c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	687a      	ldr	r2, [r7, #4]
 800bc62:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	893a      	ldrh	r2, [r7, #8]
 800bc68:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc6e:	b29a      	uxth	r2, r3
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	4a17      	ldr	r2, [pc, #92]	; (800bcd4 <HAL_I2C_Master_Receive_IT+0x158>)
 800bc78:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800bc7a:	897a      	ldrh	r2, [r7, #10]
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	645a      	str	r2, [r3, #68]	; 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	2200      	movs	r2, #0
 800bc84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	685a      	ldr	r2, [r3, #4]
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800bc96:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	681a      	ldr	r2, [r3, #0]
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800bca6:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	681a      	ldr	r2, [r3, #0]
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bcb6:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800bcb8:	2300      	movs	r3, #0
 800bcba:	e000      	b.n	800bcbe <HAL_I2C_Master_Receive_IT+0x142>
  }
  else
  {
    return HAL_BUSY;
 800bcbc:	2302      	movs	r3, #2
  }
}
 800bcbe:	4618      	mov	r0, r3
 800bcc0:	371c      	adds	r7, #28
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc8:	4770      	bx	lr
 800bcca:	bf00      	nop
 800bccc:	20000058 	.word	0x20000058
 800bcd0:	14f8b589 	.word	0x14f8b589
 800bcd4:	ffff0000 	.word	0xffff0000

0800bcd8 <HAL_I2C_Slave_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 800bcd8:	b480      	push	{r7}
 800bcda:	b085      	sub	sp, #20
 800bcdc:	af00      	add	r7, sp, #0
 800bcde:	60f8      	str	r0, [r7, #12]
 800bce0:	60b9      	str	r1, [r7, #8]
 800bce2:	4613      	mov	r3, r2
 800bce4:	80fb      	strh	r3, [r7, #6]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bcec:	b2db      	uxtb	r3, r3
 800bcee:	2b20      	cmp	r3, #32
 800bcf0:	d158      	bne.n	800bda4 <HAL_I2C_Slave_Transmit_IT+0xcc>
  {
    if ((pData == NULL) || (Size == 0U))
 800bcf2:	68bb      	ldr	r3, [r7, #8]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d002      	beq.n	800bcfe <HAL_I2C_Slave_Transmit_IT+0x26>
 800bcf8:	88fb      	ldrh	r3, [r7, #6]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d101      	bne.n	800bd02 <HAL_I2C_Slave_Transmit_IT+0x2a>
    {
      return  HAL_ERROR;
 800bcfe:	2301      	movs	r3, #1
 800bd00:	e051      	b.n	800bda6 <HAL_I2C_Slave_Transmit_IT+0xce>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bd08:	2b01      	cmp	r3, #1
 800bd0a:	d101      	bne.n	800bd10 <HAL_I2C_Slave_Transmit_IT+0x38>
 800bd0c:	2302      	movs	r3, #2
 800bd0e:	e04a      	b.n	800bda6 <HAL_I2C_Slave_Transmit_IT+0xce>
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	2201      	movs	r2, #1
 800bd14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	f003 0301 	and.w	r3, r3, #1
 800bd22:	2b01      	cmp	r3, #1
 800bd24:	d007      	beq.n	800bd36 <HAL_I2C_Slave_Transmit_IT+0x5e>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	681a      	ldr	r2, [r3, #0]
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	f042 0201 	orr.w	r2, r2, #1
 800bd34:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	681a      	ldr	r2, [r3, #0]
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800bd44:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	2221      	movs	r2, #33	; 0x21
 800bd4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	2220      	movs	r2, #32
 800bd52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	2200      	movs	r2, #0
 800bd5a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	68ba      	ldr	r2, [r7, #8]
 800bd60:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	88fa      	ldrh	r2, [r7, #6]
 800bd66:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bd6c:	b29a      	uxth	r2, r3
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	4a0f      	ldr	r2, [pc, #60]	; (800bdb4 <HAL_I2C_Slave_Transmit_IT+0xdc>)
 800bd76:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	681a      	ldr	r2, [r3, #0]
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800bd86:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	2200      	movs	r2, #0
 800bd8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	685a      	ldr	r2, [r3, #4]
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800bd9e:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800bda0:	2300      	movs	r3, #0
 800bda2:	e000      	b.n	800bda6 <HAL_I2C_Slave_Transmit_IT+0xce>
  }
  else
  {
    return HAL_BUSY;
 800bda4:	2302      	movs	r3, #2
  }
}
 800bda6:	4618      	mov	r0, r3
 800bda8:	3714      	adds	r7, #20
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb0:	4770      	bx	lr
 800bdb2:	bf00      	nop
 800bdb4:	ffff0000 	.word	0xffff0000

0800bdb8 <HAL_I2C_Slave_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 800bdb8:	b480      	push	{r7}
 800bdba:	b085      	sub	sp, #20
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	60f8      	str	r0, [r7, #12]
 800bdc0:	60b9      	str	r1, [r7, #8]
 800bdc2:	4613      	mov	r3, r2
 800bdc4:	80fb      	strh	r3, [r7, #6]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bdcc:	b2db      	uxtb	r3, r3
 800bdce:	2b20      	cmp	r3, #32
 800bdd0:	d158      	bne.n	800be84 <HAL_I2C_Slave_Receive_IT+0xcc>
  {
    if ((pData == NULL) || (Size == 0U))
 800bdd2:	68bb      	ldr	r3, [r7, #8]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d002      	beq.n	800bdde <HAL_I2C_Slave_Receive_IT+0x26>
 800bdd8:	88fb      	ldrh	r3, [r7, #6]
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d101      	bne.n	800bde2 <HAL_I2C_Slave_Receive_IT+0x2a>
    {
      return  HAL_ERROR;
 800bdde:	2301      	movs	r3, #1
 800bde0:	e051      	b.n	800be86 <HAL_I2C_Slave_Receive_IT+0xce>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bde8:	2b01      	cmp	r3, #1
 800bdea:	d101      	bne.n	800bdf0 <HAL_I2C_Slave_Receive_IT+0x38>
 800bdec:	2302      	movs	r3, #2
 800bdee:	e04a      	b.n	800be86 <HAL_I2C_Slave_Receive_IT+0xce>
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	2201      	movs	r2, #1
 800bdf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	f003 0301 	and.w	r3, r3, #1
 800be02:	2b01      	cmp	r3, #1
 800be04:	d007      	beq.n	800be16 <HAL_I2C_Slave_Receive_IT+0x5e>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	681a      	ldr	r2, [r3, #0]
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	f042 0201 	orr.w	r2, r2, #1
 800be14:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	681a      	ldr	r2, [r3, #0]
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800be24:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	2222      	movs	r2, #34	; 0x22
 800be2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	2220      	movs	r2, #32
 800be32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	2200      	movs	r2, #0
 800be3a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	68ba      	ldr	r2, [r7, #8]
 800be40:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	88fa      	ldrh	r2, [r7, #6]
 800be46:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800be4c:	b29a      	uxth	r2, r3
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	4a0f      	ldr	r2, [pc, #60]	; (800be94 <HAL_I2C_Slave_Receive_IT+0xdc>)
 800be56:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	681a      	ldr	r2, [r3, #0]
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800be66:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	2200      	movs	r2, #0
 800be6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	685a      	ldr	r2, [r3, #4]
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800be7e:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800be80:	2300      	movs	r3, #0
 800be82:	e000      	b.n	800be86 <HAL_I2C_Slave_Receive_IT+0xce>
  }
  else
  {
    return HAL_BUSY;
 800be84:	2302      	movs	r3, #2
  }
}
 800be86:	4618      	mov	r0, r3
 800be88:	3714      	adds	r7, #20
 800be8a:	46bd      	mov	sp, r7
 800be8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be90:	4770      	bx	lr
 800be92:	bf00      	nop
 800be94:	ffff0000 	.word	0xffff0000

0800be98 <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b086      	sub	sp, #24
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	60f8      	str	r0, [r7, #12]
 800bea0:	607a      	str	r2, [r7, #4]
 800bea2:	461a      	mov	r2, r3
 800bea4:	460b      	mov	r3, r1
 800bea6:	817b      	strh	r3, [r7, #10]
 800bea8:	4613      	mov	r3, r2
 800beaa:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800beac:	2300      	movs	r3, #0
 800beae:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800beb6:	b2db      	uxtb	r3, r3
 800beb8:	2b20      	cmp	r3, #32
 800beba:	f040 810d 	bne.w	800c0d8 <HAL_I2C_Master_Transmit_DMA+0x240>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800bebe:	4b89      	ldr	r3, [pc, #548]	; (800c0e4 <HAL_I2C_Master_Transmit_DMA+0x24c>)
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	08db      	lsrs	r3, r3, #3
 800bec4:	4a88      	ldr	r2, [pc, #544]	; (800c0e8 <HAL_I2C_Master_Transmit_DMA+0x250>)
 800bec6:	fba2 2303 	umull	r2, r3, r2, r3
 800beca:	0a1a      	lsrs	r2, r3, #8
 800becc:	4613      	mov	r3, r2
 800bece:	009b      	lsls	r3, r3, #2
 800bed0:	4413      	add	r3, r2
 800bed2:	009a      	lsls	r2, r3, #2
 800bed4:	4413      	add	r3, r2
 800bed6:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 800bed8:	693b      	ldr	r3, [r7, #16]
 800beda:	3b01      	subs	r3, #1
 800bedc:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 800bede:	693b      	ldr	r3, [r7, #16]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d116      	bne.n	800bf12 <HAL_I2C_Master_Transmit_DMA+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	2200      	movs	r2, #0
 800bee8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	2220      	movs	r2, #32
 800beee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	2200      	movs	r2, #0
 800bef6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800befe:	f043 0220 	orr.w	r2, r3, #32
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	2200      	movs	r2, #0
 800bf0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bf0e:	2301      	movs	r3, #1
 800bf10:	e0e3      	b.n	800c0da <HAL_I2C_Master_Transmit_DMA+0x242>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	699b      	ldr	r3, [r3, #24]
 800bf18:	f003 0302 	and.w	r3, r3, #2
 800bf1c:	2b02      	cmp	r3, #2
 800bf1e:	d0db      	beq.n	800bed8 <HAL_I2C_Master_Transmit_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bf26:	2b01      	cmp	r3, #1
 800bf28:	d101      	bne.n	800bf2e <HAL_I2C_Master_Transmit_DMA+0x96>
 800bf2a:	2302      	movs	r3, #2
 800bf2c:	e0d5      	b.n	800c0da <HAL_I2C_Master_Transmit_DMA+0x242>
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	2201      	movs	r2, #1
 800bf32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	f003 0301 	and.w	r3, r3, #1
 800bf40:	2b01      	cmp	r3, #1
 800bf42:	d007      	beq.n	800bf54 <HAL_I2C_Master_Transmit_DMA+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	681a      	ldr	r2, [r3, #0]
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	f042 0201 	orr.w	r2, r2, #1
 800bf52:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	681a      	ldr	r2, [r3, #0]
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800bf62:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	2221      	movs	r2, #33	; 0x21
 800bf68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	2210      	movs	r2, #16
 800bf70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	2200      	movs	r2, #0
 800bf78:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	687a      	ldr	r2, [r7, #4]
 800bf7e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	893a      	ldrh	r2, [r7, #8]
 800bf84:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bf8a:	b29a      	uxth	r2, r3
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	4a56      	ldr	r2, [pc, #344]	; (800c0ec <HAL_I2C_Master_Transmit_DMA+0x254>)
 800bf94:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800bf96:	897a      	ldrh	r2, [r7, #10]
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	645a      	str	r2, [r3, #68]	; 0x44

    if (hi2c->XferSize > 0U)
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d07b      	beq.n	800c09c <HAL_I2C_Master_Transmit_DMA+0x204>
    {
      if (hi2c->hdmatx != NULL)
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d02a      	beq.n	800c002 <HAL_I2C_Master_Transmit_DMA+0x16a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bfb0:	4a4f      	ldr	r2, [pc, #316]	; (800c0f0 <HAL_I2C_Master_Transmit_DMA+0x258>)
 800bfb2:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bfb8:	4a4e      	ldr	r2, [pc, #312]	; (800c0f4 <HAL_I2C_Master_Transmit_DMA+0x25c>)
 800bfba:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bfc0:	2200      	movs	r2, #0
 800bfc2:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bfc8:	2200      	movs	r2, #0
 800bfca:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bfd8:	2200      	movs	r2, #0
 800bfda:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfe4:	4619      	mov	r1, r3
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	3310      	adds	r3, #16
 800bfec:	461a      	mov	r2, r3
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bff2:	f7fb fc3a 	bl	800786a <HAL_DMA_Start_IT>
 800bff6:	4603      	mov	r3, r0
 800bff8:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800bffa:	7dfb      	ldrb	r3, [r7, #23]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d139      	bne.n	800c074 <HAL_I2C_Master_Transmit_DMA+0x1dc>
 800c000:	e013      	b.n	800c02a <HAL_I2C_Master_Transmit_DMA+0x192>
        hi2c->State     = HAL_I2C_STATE_READY;
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	2220      	movs	r2, #32
 800c006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	2200      	movs	r2, #0
 800c00e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c016:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	2200      	movs	r2, #0
 800c022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 800c026:	2301      	movs	r3, #1
 800c028:	e057      	b.n	800c0da <HAL_I2C_Master_Transmit_DMA+0x242>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	2200      	movs	r2, #0
 800c02e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	685a      	ldr	r2, [r3, #4]
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800c040:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	685a      	ldr	r2, [r3, #4]
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c050:	605a      	str	r2, [r3, #4]

        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	681a      	ldr	r2, [r3, #0]
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c060:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	681a      	ldr	r2, [r3, #0]
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c070:	601a      	str	r2, [r3, #0]
 800c072:	e02f      	b.n	800c0d4 <HAL_I2C_Master_Transmit_DMA+0x23c>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	2220      	movs	r2, #32
 800c078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	2200      	movs	r2, #0
 800c080:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c088:	f043 0210 	orr.w	r2, r3, #16
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	2200      	movs	r2, #0
 800c094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800c098:	2301      	movs	r3, #1
 800c09a:	e01e      	b.n	800c0da <HAL_I2C_Master_Transmit_DMA+0x242>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	681a      	ldr	r2, [r3, #0]
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c0aa:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	681a      	ldr	r2, [r3, #0]
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c0ba:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	2200      	movs	r2, #0
 800c0c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	685a      	ldr	r2, [r3, #4]
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800c0d2:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	e000      	b.n	800c0da <HAL_I2C_Master_Transmit_DMA+0x242>
  }
  else
  {
    return HAL_BUSY;
 800c0d8:	2302      	movs	r3, #2
  }
}
 800c0da:	4618      	mov	r0, r3
 800c0dc:	3718      	adds	r7, #24
 800c0de:	46bd      	mov	sp, r7
 800c0e0:	bd80      	pop	{r7, pc}
 800c0e2:	bf00      	nop
 800c0e4:	20000058 	.word	0x20000058
 800c0e8:	14f8b589 	.word	0x14f8b589
 800c0ec:	ffff0000 	.word	0xffff0000
 800c0f0:	0801079d 	.word	0x0801079d
 800c0f4:	08010947 	.word	0x08010947

0800c0f8 <HAL_I2C_Master_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b086      	sub	sp, #24
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	60f8      	str	r0, [r7, #12]
 800c100:	607a      	str	r2, [r7, #4]
 800c102:	461a      	mov	r2, r3
 800c104:	460b      	mov	r3, r1
 800c106:	817b      	strh	r3, [r7, #10]
 800c108:	4613      	mov	r3, r2
 800c10a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800c10c:	2300      	movs	r3, #0
 800c10e:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c116:	b2db      	uxtb	r3, r3
 800c118:	2b20      	cmp	r3, #32
 800c11a:	f040 810d 	bne.w	800c338 <HAL_I2C_Master_Receive_DMA+0x240>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800c11e:	4b89      	ldr	r3, [pc, #548]	; (800c344 <HAL_I2C_Master_Receive_DMA+0x24c>)
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	08db      	lsrs	r3, r3, #3
 800c124:	4a88      	ldr	r2, [pc, #544]	; (800c348 <HAL_I2C_Master_Receive_DMA+0x250>)
 800c126:	fba2 2303 	umull	r2, r3, r2, r3
 800c12a:	0a1a      	lsrs	r2, r3, #8
 800c12c:	4613      	mov	r3, r2
 800c12e:	009b      	lsls	r3, r3, #2
 800c130:	4413      	add	r3, r2
 800c132:	009a      	lsls	r2, r3, #2
 800c134:	4413      	add	r3, r2
 800c136:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 800c138:	693b      	ldr	r3, [r7, #16]
 800c13a:	3b01      	subs	r3, #1
 800c13c:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 800c13e:	693b      	ldr	r3, [r7, #16]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d116      	bne.n	800c172 <HAL_I2C_Master_Receive_DMA+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	2200      	movs	r2, #0
 800c148:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	2220      	movs	r2, #32
 800c14e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	2200      	movs	r2, #0
 800c156:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c15e:	f043 0220 	orr.w	r2, r3, #32
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	2200      	movs	r2, #0
 800c16a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800c16e:	2301      	movs	r3, #1
 800c170:	e0e3      	b.n	800c33a <HAL_I2C_Master_Receive_DMA+0x242>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	699b      	ldr	r3, [r3, #24]
 800c178:	f003 0302 	and.w	r3, r3, #2
 800c17c:	2b02      	cmp	r3, #2
 800c17e:	d0db      	beq.n	800c138 <HAL_I2C_Master_Receive_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c186:	2b01      	cmp	r3, #1
 800c188:	d101      	bne.n	800c18e <HAL_I2C_Master_Receive_DMA+0x96>
 800c18a:	2302      	movs	r3, #2
 800c18c:	e0d5      	b.n	800c33a <HAL_I2C_Master_Receive_DMA+0x242>
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	2201      	movs	r2, #1
 800c192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	f003 0301 	and.w	r3, r3, #1
 800c1a0:	2b01      	cmp	r3, #1
 800c1a2:	d007      	beq.n	800c1b4 <HAL_I2C_Master_Receive_DMA+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	681a      	ldr	r2, [r3, #0]
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	f042 0201 	orr.w	r2, r2, #1
 800c1b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	681a      	ldr	r2, [r3, #0]
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c1c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	2222      	movs	r2, #34	; 0x22
 800c1c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	2210      	movs	r2, #16
 800c1d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	687a      	ldr	r2, [r7, #4]
 800c1de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	893a      	ldrh	r2, [r7, #8]
 800c1e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c1ea:	b29a      	uxth	r2, r3
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	4a56      	ldr	r2, [pc, #344]	; (800c34c <HAL_I2C_Master_Receive_DMA+0x254>)
 800c1f4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800c1f6:	897a      	ldrh	r2, [r7, #10]
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	645a      	str	r2, [r3, #68]	; 0x44

    if (hi2c->XferSize > 0U)
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c200:	2b00      	cmp	r3, #0
 800c202:	d07b      	beq.n	800c2fc <HAL_I2C_Master_Receive_DMA+0x204>
    {
      if (hi2c->hdmarx != NULL)
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d02a      	beq.n	800c262 <HAL_I2C_Master_Receive_DMA+0x16a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c210:	4a4f      	ldr	r2, [pc, #316]	; (800c350 <HAL_I2C_Master_Receive_DMA+0x258>)
 800c212:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c218:	4a4e      	ldr	r2, [pc, #312]	; (800c354 <HAL_I2C_Master_Receive_DMA+0x25c>)
 800c21a:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c220:	2200      	movs	r2, #0
 800c222:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c228:	2200      	movs	r2, #0
 800c22a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c230:	2200      	movs	r2, #0
 800c232:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c238:	2200      	movs	r2, #0
 800c23a:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	3310      	adds	r3, #16
 800c246:	4619      	mov	r1, r3
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c24c:	461a      	mov	r2, r3
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c252:	f7fb fb0a 	bl	800786a <HAL_DMA_Start_IT>
 800c256:	4603      	mov	r3, r0
 800c258:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800c25a:	7dfb      	ldrb	r3, [r7, #23]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d139      	bne.n	800c2d4 <HAL_I2C_Master_Receive_DMA+0x1dc>
 800c260:	e013      	b.n	800c28a <HAL_I2C_Master_Receive_DMA+0x192>
        hi2c->State     = HAL_I2C_STATE_READY;
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	2220      	movs	r2, #32
 800c266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	2200      	movs	r2, #0
 800c26e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c276:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	2200      	movs	r2, #0
 800c282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 800c286:	2301      	movs	r3, #1
 800c288:	e057      	b.n	800c33a <HAL_I2C_Master_Receive_DMA+0x242>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	681a      	ldr	r2, [r3, #0]
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c298:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	681a      	ldr	r2, [r3, #0]
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c2a8:	601a      	str	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	2200      	movs	r2, #0
 800c2ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	685a      	ldr	r2, [r3, #4]
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800c2c0:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	685a      	ldr	r2, [r3, #4]
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c2d0:	605a      	str	r2, [r3, #4]
 800c2d2:	e02f      	b.n	800c334 <HAL_I2C_Master_Receive_DMA+0x23c>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	2220      	movs	r2, #32
 800c2d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	2200      	movs	r2, #0
 800c2e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2e8:	f043 0210 	orr.w	r2, r3, #16
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800c2f8:	2301      	movs	r3, #1
 800c2fa:	e01e      	b.n	800c33a <HAL_I2C_Master_Receive_DMA+0x242>
      }
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	2200      	movs	r2, #0
 800c300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	685a      	ldr	r2, [r3, #4]
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800c312:	605a      	str	r2, [r3, #4]

      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	681a      	ldr	r2, [r3, #0]
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c322:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	681a      	ldr	r2, [r3, #0]
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c332:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 800c334:	2300      	movs	r3, #0
 800c336:	e000      	b.n	800c33a <HAL_I2C_Master_Receive_DMA+0x242>
  }
  else
  {
    return HAL_BUSY;
 800c338:	2302      	movs	r3, #2
  }
}
 800c33a:	4618      	mov	r0, r3
 800c33c:	3718      	adds	r7, #24
 800c33e:	46bd      	mov	sp, r7
 800c340:	bd80      	pop	{r7, pc}
 800c342:	bf00      	nop
 800c344:	20000058 	.word	0x20000058
 800c348:	14f8b589 	.word	0x14f8b589
 800c34c:	ffff0000 	.word	0xffff0000
 800c350:	0801079d 	.word	0x0801079d
 800c354:	08010947 	.word	0x08010947

0800c358 <HAL_I2C_Slave_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 800c358:	b580      	push	{r7, lr}
 800c35a:	b086      	sub	sp, #24
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	60f8      	str	r0, [r7, #12]
 800c360:	60b9      	str	r1, [r7, #8]
 800c362:	4613      	mov	r3, r2
 800c364:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c36c:	b2db      	uxtb	r3, r3
 800c36e:	2b20      	cmp	r3, #32
 800c370:	f040 80b8 	bne.w	800c4e4 <HAL_I2C_Slave_Transmit_DMA+0x18c>
  {
    if ((pData == NULL) || (Size == 0U))
 800c374:	68bb      	ldr	r3, [r7, #8]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d002      	beq.n	800c380 <HAL_I2C_Slave_Transmit_DMA+0x28>
 800c37a:	88fb      	ldrh	r3, [r7, #6]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d101      	bne.n	800c384 <HAL_I2C_Slave_Transmit_DMA+0x2c>
    {
      return  HAL_ERROR;
 800c380:	2301      	movs	r3, #1
 800c382:	e0b0      	b.n	800c4e6 <HAL_I2C_Slave_Transmit_DMA+0x18e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c38a:	2b01      	cmp	r3, #1
 800c38c:	d101      	bne.n	800c392 <HAL_I2C_Slave_Transmit_DMA+0x3a>
 800c38e:	2302      	movs	r3, #2
 800c390:	e0a9      	b.n	800c4e6 <HAL_I2C_Slave_Transmit_DMA+0x18e>
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	2201      	movs	r2, #1
 800c396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	f003 0301 	and.w	r3, r3, #1
 800c3a4:	2b01      	cmp	r3, #1
 800c3a6:	d007      	beq.n	800c3b8 <HAL_I2C_Slave_Transmit_DMA+0x60>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	681a      	ldr	r2, [r3, #0]
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	f042 0201 	orr.w	r2, r2, #1
 800c3b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	681a      	ldr	r2, [r3, #0]
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c3c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	2221      	movs	r2, #33	; 0x21
 800c3cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	2220      	movs	r2, #32
 800c3d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	2200      	movs	r2, #0
 800c3dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	68ba      	ldr	r2, [r7, #8]
 800c3e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	88fa      	ldrh	r2, [r7, #6]
 800c3e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c3ee:	b29a      	uxth	r2, r3
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	4a3e      	ldr	r2, [pc, #248]	; (800c4f0 <HAL_I2C_Slave_Transmit_DMA+0x198>)
 800c3f8:	62da      	str	r2, [r3, #44]	; 0x2c

    if (hi2c->hdmatx != NULL)
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d02a      	beq.n	800c458 <HAL_I2C_Slave_Transmit_DMA+0x100>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c406:	4a3b      	ldr	r2, [pc, #236]	; (800c4f4 <HAL_I2C_Slave_Transmit_DMA+0x19c>)
 800c408:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c40e:	4a3a      	ldr	r2, [pc, #232]	; (800c4f8 <HAL_I2C_Slave_Transmit_DMA+0x1a0>)
 800c410:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c416:	2200      	movs	r2, #0
 800c418:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmatx->XferM1CpltCallback = NULL;
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c41e:	2200      	movs	r2, #0
 800c420:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c426:	2200      	movs	r2, #0
 800c428:	649a      	str	r2, [r3, #72]	; 0x48
      hi2c->hdmatx->XferAbortCallback = NULL;
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c42e:	2200      	movs	r2, #0
 800c430:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c43a:	4619      	mov	r1, r3
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	3310      	adds	r3, #16
 800c442:	461a      	mov	r2, r3
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c448:	f7fb fa0f 	bl	800786a <HAL_DMA_Start_IT>
 800c44c:	4603      	mov	r3, r0
 800c44e:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800c450:	7dfb      	ldrb	r3, [r7, #23]
 800c452:	2b00      	cmp	r3, #0
 800c454:	d132      	bne.n	800c4bc <HAL_I2C_Slave_Transmit_DMA+0x164>
 800c456:	e013      	b.n	800c480 <HAL_I2C_Slave_Transmit_DMA+0x128>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	2228      	movs	r2, #40	; 0x28
 800c45c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	2200      	movs	r2, #0
 800c464:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c46c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	641a      	str	r2, [r3, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	2200      	movs	r2, #0
 800c478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 800c47c:	2301      	movs	r3, #1
 800c47e:	e032      	b.n	800c4e6 <HAL_I2C_Slave_Transmit_DMA+0x18e>
    {
      /* Enable Address Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	681a      	ldr	r2, [r3, #0]
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c48e:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	2200      	movs	r2, #0
 800c494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */
      /* Enable EVT and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	685a      	ldr	r2, [r3, #4]
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800c4a6:	605a      	str	r2, [r3, #4]

      /* Enable DMA Request */
      hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	685a      	ldr	r2, [r3, #4]
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c4b6:	605a      	str	r2, [r3, #4]

      return HAL_OK;
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	e014      	b.n	800c4e6 <HAL_I2C_Slave_Transmit_DMA+0x18e>
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	2220      	movs	r2, #32
 800c4c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	2200      	movs	r2, #0
 800c4c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4d0:	f043 0210 	orr.w	r2, r3, #16
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	2200      	movs	r2, #0
 800c4dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800c4e0:	2301      	movs	r3, #1
 800c4e2:	e000      	b.n	800c4e6 <HAL_I2C_Slave_Transmit_DMA+0x18e>
    }
  }
  else
  {
    return HAL_BUSY;
 800c4e4:	2302      	movs	r3, #2
  }
}
 800c4e6:	4618      	mov	r0, r3
 800c4e8:	3718      	adds	r7, #24
 800c4ea:	46bd      	mov	sp, r7
 800c4ec:	bd80      	pop	{r7, pc}
 800c4ee:	bf00      	nop
 800c4f0:	ffff0000 	.word	0xffff0000
 800c4f4:	0801079d 	.word	0x0801079d
 800c4f8:	08010947 	.word	0x08010947

0800c4fc <HAL_I2C_Slave_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b086      	sub	sp, #24
 800c500:	af00      	add	r7, sp, #0
 800c502:	60f8      	str	r0, [r7, #12]
 800c504:	60b9      	str	r1, [r7, #8]
 800c506:	4613      	mov	r3, r2
 800c508:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c510:	b2db      	uxtb	r3, r3
 800c512:	2b20      	cmp	r3, #32
 800c514:	f040 80b8 	bne.w	800c688 <HAL_I2C_Slave_Receive_DMA+0x18c>
  {
    if ((pData == NULL) || (Size == 0U))
 800c518:	68bb      	ldr	r3, [r7, #8]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d002      	beq.n	800c524 <HAL_I2C_Slave_Receive_DMA+0x28>
 800c51e:	88fb      	ldrh	r3, [r7, #6]
 800c520:	2b00      	cmp	r3, #0
 800c522:	d101      	bne.n	800c528 <HAL_I2C_Slave_Receive_DMA+0x2c>
    {
      return  HAL_ERROR;
 800c524:	2301      	movs	r3, #1
 800c526:	e0b0      	b.n	800c68a <HAL_I2C_Slave_Receive_DMA+0x18e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c52e:	2b01      	cmp	r3, #1
 800c530:	d101      	bne.n	800c536 <HAL_I2C_Slave_Receive_DMA+0x3a>
 800c532:	2302      	movs	r3, #2
 800c534:	e0a9      	b.n	800c68a <HAL_I2C_Slave_Receive_DMA+0x18e>
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	2201      	movs	r2, #1
 800c53a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	f003 0301 	and.w	r3, r3, #1
 800c548:	2b01      	cmp	r3, #1
 800c54a:	d007      	beq.n	800c55c <HAL_I2C_Slave_Receive_DMA+0x60>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	681a      	ldr	r2, [r3, #0]
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	f042 0201 	orr.w	r2, r2, #1
 800c55a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	681a      	ldr	r2, [r3, #0]
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c56a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	2222      	movs	r2, #34	; 0x22
 800c570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	2220      	movs	r2, #32
 800c578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	2200      	movs	r2, #0
 800c580:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	68ba      	ldr	r2, [r7, #8]
 800c586:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	88fa      	ldrh	r2, [r7, #6]
 800c58c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c592:	b29a      	uxth	r2, r3
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	4a3e      	ldr	r2, [pc, #248]	; (800c694 <HAL_I2C_Slave_Receive_DMA+0x198>)
 800c59c:	62da      	str	r2, [r3, #44]	; 0x2c

    if (hi2c->hdmarx != NULL)
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d02a      	beq.n	800c5fc <HAL_I2C_Slave_Receive_DMA+0x100>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5aa:	4a3b      	ldr	r2, [pc, #236]	; (800c698 <HAL_I2C_Slave_Receive_DMA+0x19c>)
 800c5ac:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5b2:	4a3a      	ldr	r2, [pc, #232]	; (800c69c <HAL_I2C_Slave_Receive_DMA+0x1a0>)
 800c5b4:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmarx->XferM1CpltCallback = NULL;
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5c2:	2200      	movs	r2, #0
 800c5c4:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5ca:	2200      	movs	r2, #0
 800c5cc:	649a      	str	r2, [r3, #72]	; 0x48
      hi2c->hdmarx->XferAbortCallback = NULL;
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	3310      	adds	r3, #16
 800c5e0:	4619      	mov	r1, r3
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5e6:	461a      	mov	r2, r3
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c5ec:	f7fb f93d 	bl	800786a <HAL_DMA_Start_IT>
 800c5f0:	4603      	mov	r3, r0
 800c5f2:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800c5f4:	7dfb      	ldrb	r3, [r7, #23]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d132      	bne.n	800c660 <HAL_I2C_Slave_Receive_DMA+0x164>
 800c5fa:	e013      	b.n	800c624 <HAL_I2C_Slave_Receive_DMA+0x128>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	2228      	movs	r2, #40	; 0x28
 800c600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	2200      	movs	r2, #0
 800c608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c610:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	641a      	str	r2, [r3, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	2200      	movs	r2, #0
 800c61c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 800c620:	2301      	movs	r3, #1
 800c622:	e032      	b.n	800c68a <HAL_I2C_Slave_Receive_DMA+0x18e>
    {
      /* Enable Address Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	681a      	ldr	r2, [r3, #0]
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c632:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	2200      	movs	r2, #0
 800c638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */
      /* Enable EVT and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	685a      	ldr	r2, [r3, #4]
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800c64a:	605a      	str	r2, [r3, #4]

      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	685a      	ldr	r2, [r3, #4]
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c65a:	605a      	str	r2, [r3, #4]

      return HAL_OK;
 800c65c:	2300      	movs	r3, #0
 800c65e:	e014      	b.n	800c68a <HAL_I2C_Slave_Receive_DMA+0x18e>
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	2220      	movs	r2, #32
 800c664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	2200      	movs	r2, #0
 800c66c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c674:	f043 0210 	orr.w	r2, r3, #16
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	2200      	movs	r2, #0
 800c680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800c684:	2301      	movs	r3, #1
 800c686:	e000      	b.n	800c68a <HAL_I2C_Slave_Receive_DMA+0x18e>
    }
  }
  else
  {
    return HAL_BUSY;
 800c688:	2302      	movs	r3, #2
  }
}
 800c68a:	4618      	mov	r0, r3
 800c68c:	3718      	adds	r7, #24
 800c68e:	46bd      	mov	sp, r7
 800c690:	bd80      	pop	{r7, pc}
 800c692:	bf00      	nop
 800c694:	ffff0000 	.word	0xffff0000
 800c698:	0801079d 	.word	0x0801079d
 800c69c:	08010947 	.word	0x08010947

0800c6a0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c6a0:	b580      	push	{r7, lr}
 800c6a2:	b088      	sub	sp, #32
 800c6a4:	af02      	add	r7, sp, #8
 800c6a6:	60f8      	str	r0, [r7, #12]
 800c6a8:	4608      	mov	r0, r1
 800c6aa:	4611      	mov	r1, r2
 800c6ac:	461a      	mov	r2, r3
 800c6ae:	4603      	mov	r3, r0
 800c6b0:	817b      	strh	r3, [r7, #10]
 800c6b2:	460b      	mov	r3, r1
 800c6b4:	813b      	strh	r3, [r7, #8]
 800c6b6:	4613      	mov	r3, r2
 800c6b8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800c6ba:	f7f9 fe6d 	bl	8006398 <HAL_GetTick>
 800c6be:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c6c6:	b2db      	uxtb	r3, r3
 800c6c8:	2b20      	cmp	r3, #32
 800c6ca:	f040 80d9 	bne.w	800c880 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800c6ce:	697b      	ldr	r3, [r7, #20]
 800c6d0:	9300      	str	r3, [sp, #0]
 800c6d2:	2319      	movs	r3, #25
 800c6d4:	2201      	movs	r2, #1
 800c6d6:	496d      	ldr	r1, [pc, #436]	; (800c88c <HAL_I2C_Mem_Write+0x1ec>)
 800c6d8:	68f8      	ldr	r0, [r7, #12]
 800c6da:	f004 fa19 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 800c6de:	4603      	mov	r3, r0
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d001      	beq.n	800c6e8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800c6e4:	2302      	movs	r3, #2
 800c6e6:	e0cc      	b.n	800c882 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c6ee:	2b01      	cmp	r3, #1
 800c6f0:	d101      	bne.n	800c6f6 <HAL_I2C_Mem_Write+0x56>
 800c6f2:	2302      	movs	r3, #2
 800c6f4:	e0c5      	b.n	800c882 <HAL_I2C_Mem_Write+0x1e2>
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	2201      	movs	r2, #1
 800c6fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	f003 0301 	and.w	r3, r3, #1
 800c708:	2b01      	cmp	r3, #1
 800c70a:	d007      	beq.n	800c71c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	681a      	ldr	r2, [r3, #0]
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	f042 0201 	orr.w	r2, r2, #1
 800c71a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	681a      	ldr	r2, [r3, #0]
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c72a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	2221      	movs	r2, #33	; 0x21
 800c730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	2240      	movs	r2, #64	; 0x40
 800c738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	2200      	movs	r2, #0
 800c740:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	6a3a      	ldr	r2, [r7, #32]
 800c746:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c74c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c752:	b29a      	uxth	r2, r3
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	4a4d      	ldr	r2, [pc, #308]	; (800c890 <HAL_I2C_Mem_Write+0x1f0>)
 800c75c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c75e:	88f8      	ldrh	r0, [r7, #6]
 800c760:	893a      	ldrh	r2, [r7, #8]
 800c762:	8979      	ldrh	r1, [r7, #10]
 800c764:	697b      	ldr	r3, [r7, #20]
 800c766:	9301      	str	r3, [sp, #4]
 800c768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c76a:	9300      	str	r3, [sp, #0]
 800c76c:	4603      	mov	r3, r0
 800c76e:	68f8      	ldr	r0, [r7, #12]
 800c770:	f003 fe96 	bl	80104a0 <I2C_RequestMemoryWrite>
 800c774:	4603      	mov	r3, r0
 800c776:	2b00      	cmp	r3, #0
 800c778:	d052      	beq.n	800c820 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800c77a:	2301      	movs	r3, #1
 800c77c:	e081      	b.n	800c882 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c77e:	697a      	ldr	r2, [r7, #20]
 800c780:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c782:	68f8      	ldr	r0, [r7, #12]
 800c784:	f004 fa9a 	bl	8010cbc <I2C_WaitOnTXEFlagUntilTimeout>
 800c788:	4603      	mov	r3, r0
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d00d      	beq.n	800c7aa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c792:	2b04      	cmp	r3, #4
 800c794:	d107      	bne.n	800c7a6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	681a      	ldr	r2, [r3, #0]
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c7a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800c7a6:	2301      	movs	r3, #1
 800c7a8:	e06b      	b.n	800c882 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7ae:	781a      	ldrb	r2, [r3, #0]
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7ba:	1c5a      	adds	r2, r3, #1
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c7c4:	3b01      	subs	r3, #1
 800c7c6:	b29a      	uxth	r2, r3
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c7d0:	b29b      	uxth	r3, r3
 800c7d2:	3b01      	subs	r3, #1
 800c7d4:	b29a      	uxth	r2, r3
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	695b      	ldr	r3, [r3, #20]
 800c7e0:	f003 0304 	and.w	r3, r3, #4
 800c7e4:	2b04      	cmp	r3, #4
 800c7e6:	d11b      	bne.n	800c820 <HAL_I2C_Mem_Write+0x180>
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d017      	beq.n	800c820 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7f4:	781a      	ldrb	r2, [r3, #0]
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c800:	1c5a      	adds	r2, r3, #1
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c80a:	3b01      	subs	r3, #1
 800c80c:	b29a      	uxth	r2, r3
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c816:	b29b      	uxth	r3, r3
 800c818:	3b01      	subs	r3, #1
 800c81a:	b29a      	uxth	r2, r3
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c824:	2b00      	cmp	r3, #0
 800c826:	d1aa      	bne.n	800c77e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c828:	697a      	ldr	r2, [r7, #20]
 800c82a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c82c:	68f8      	ldr	r0, [r7, #12]
 800c82e:	f004 fa86 	bl	8010d3e <I2C_WaitOnBTFFlagUntilTimeout>
 800c832:	4603      	mov	r3, r0
 800c834:	2b00      	cmp	r3, #0
 800c836:	d00d      	beq.n	800c854 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c83c:	2b04      	cmp	r3, #4
 800c83e:	d107      	bne.n	800c850 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	681a      	ldr	r2, [r3, #0]
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c84e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800c850:	2301      	movs	r3, #1
 800c852:	e016      	b.n	800c882 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	681a      	ldr	r2, [r3, #0]
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c862:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	2220      	movs	r2, #32
 800c868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	2200      	movs	r2, #0
 800c870:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	2200      	movs	r2, #0
 800c878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800c87c:	2300      	movs	r3, #0
 800c87e:	e000      	b.n	800c882 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800c880:	2302      	movs	r3, #2
  }
}
 800c882:	4618      	mov	r0, r3
 800c884:	3718      	adds	r7, #24
 800c886:	46bd      	mov	sp, r7
 800c888:	bd80      	pop	{r7, pc}
 800c88a:	bf00      	nop
 800c88c:	00100002 	.word	0x00100002
 800c890:	ffff0000 	.word	0xffff0000

0800c894 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c894:	b580      	push	{r7, lr}
 800c896:	b08c      	sub	sp, #48	; 0x30
 800c898:	af02      	add	r7, sp, #8
 800c89a:	60f8      	str	r0, [r7, #12]
 800c89c:	4608      	mov	r0, r1
 800c89e:	4611      	mov	r1, r2
 800c8a0:	461a      	mov	r2, r3
 800c8a2:	4603      	mov	r3, r0
 800c8a4:	817b      	strh	r3, [r7, #10]
 800c8a6:	460b      	mov	r3, r1
 800c8a8:	813b      	strh	r3, [r7, #8]
 800c8aa:	4613      	mov	r3, r2
 800c8ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800c8ae:	f7f9 fd73 	bl	8006398 <HAL_GetTick>
 800c8b2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c8ba:	b2db      	uxtb	r3, r3
 800c8bc:	2b20      	cmp	r3, #32
 800c8be:	f040 8208 	bne.w	800ccd2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800c8c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8c4:	9300      	str	r3, [sp, #0]
 800c8c6:	2319      	movs	r3, #25
 800c8c8:	2201      	movs	r2, #1
 800c8ca:	497b      	ldr	r1, [pc, #492]	; (800cab8 <HAL_I2C_Mem_Read+0x224>)
 800c8cc:	68f8      	ldr	r0, [r7, #12]
 800c8ce:	f004 f91f 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 800c8d2:	4603      	mov	r3, r0
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d001      	beq.n	800c8dc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800c8d8:	2302      	movs	r3, #2
 800c8da:	e1fb      	b.n	800ccd4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c8e2:	2b01      	cmp	r3, #1
 800c8e4:	d101      	bne.n	800c8ea <HAL_I2C_Mem_Read+0x56>
 800c8e6:	2302      	movs	r3, #2
 800c8e8:	e1f4      	b.n	800ccd4 <HAL_I2C_Mem_Read+0x440>
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	2201      	movs	r2, #1
 800c8ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	f003 0301 	and.w	r3, r3, #1
 800c8fc:	2b01      	cmp	r3, #1
 800c8fe:	d007      	beq.n	800c910 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	681a      	ldr	r2, [r3, #0]
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	f042 0201 	orr.w	r2, r2, #1
 800c90e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	681a      	ldr	r2, [r3, #0]
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c91e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	2222      	movs	r2, #34	; 0x22
 800c924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	2240      	movs	r2, #64	; 0x40
 800c92c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	2200      	movs	r2, #0
 800c934:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c93a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800c940:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c946:	b29a      	uxth	r2, r3
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	4a5b      	ldr	r2, [pc, #364]	; (800cabc <HAL_I2C_Mem_Read+0x228>)
 800c950:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c952:	88f8      	ldrh	r0, [r7, #6]
 800c954:	893a      	ldrh	r2, [r7, #8]
 800c956:	8979      	ldrh	r1, [r7, #10]
 800c958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c95a:	9301      	str	r3, [sp, #4]
 800c95c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c95e:	9300      	str	r3, [sp, #0]
 800c960:	4603      	mov	r3, r0
 800c962:	68f8      	ldr	r0, [r7, #12]
 800c964:	f003 fe32 	bl	80105cc <I2C_RequestMemoryRead>
 800c968:	4603      	mov	r3, r0
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d001      	beq.n	800c972 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800c96e:	2301      	movs	r3, #1
 800c970:	e1b0      	b.n	800ccd4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c976:	2b00      	cmp	r3, #0
 800c978:	d113      	bne.n	800c9a2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c97a:	2300      	movs	r3, #0
 800c97c:	617b      	str	r3, [r7, #20]
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	695b      	ldr	r3, [r3, #20]
 800c984:	617b      	str	r3, [r7, #20]
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	699b      	ldr	r3, [r3, #24]
 800c98c:	617b      	str	r3, [r7, #20]
 800c98e:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	681a      	ldr	r2, [r3, #0]
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c99e:	601a      	str	r2, [r3, #0]
 800c9a0:	e184      	b.n	800ccac <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c9a6:	2b01      	cmp	r3, #1
 800c9a8:	d11b      	bne.n	800c9e2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	681a      	ldr	r2, [r3, #0]
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c9b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	61bb      	str	r3, [r7, #24]
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	695b      	ldr	r3, [r3, #20]
 800c9c4:	61bb      	str	r3, [r7, #24]
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	699b      	ldr	r3, [r3, #24]
 800c9cc:	61bb      	str	r3, [r7, #24]
 800c9ce:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	681a      	ldr	r2, [r3, #0]
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c9de:	601a      	str	r2, [r3, #0]
 800c9e0:	e164      	b.n	800ccac <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c9e6:	2b02      	cmp	r3, #2
 800c9e8:	d11b      	bne.n	800ca22 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	681a      	ldr	r2, [r3, #0]
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c9f8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	681a      	ldr	r2, [r3, #0]
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ca08:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	61fb      	str	r3, [r7, #28]
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	695b      	ldr	r3, [r3, #20]
 800ca14:	61fb      	str	r3, [r7, #28]
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	699b      	ldr	r3, [r3, #24]
 800ca1c:	61fb      	str	r3, [r7, #28]
 800ca1e:	69fb      	ldr	r3, [r7, #28]
 800ca20:	e144      	b.n	800ccac <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ca22:	2300      	movs	r3, #0
 800ca24:	623b      	str	r3, [r7, #32]
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	695b      	ldr	r3, [r3, #20]
 800ca2c:	623b      	str	r3, [r7, #32]
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	699b      	ldr	r3, [r3, #24]
 800ca34:	623b      	str	r3, [r7, #32]
 800ca36:	6a3b      	ldr	r3, [r7, #32]
    }

    while (hi2c->XferSize > 0U)
 800ca38:	e138      	b.n	800ccac <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ca3e:	2b03      	cmp	r3, #3
 800ca40:	f200 80f1 	bhi.w	800cc26 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ca48:	2b01      	cmp	r3, #1
 800ca4a:	d123      	bne.n	800ca94 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ca4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca4e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ca50:	68f8      	ldr	r0, [r7, #12]
 800ca52:	f004 fa25 	bl	8010ea0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800ca56:	4603      	mov	r3, r0
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d001      	beq.n	800ca60 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800ca5c:	2301      	movs	r3, #1
 800ca5e:	e139      	b.n	800ccd4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	691a      	ldr	r2, [r3, #16]
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca6a:	b2d2      	uxtb	r2, r2
 800ca6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca72:	1c5a      	adds	r2, r3, #1
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ca7c:	3b01      	subs	r3, #1
 800ca7e:	b29a      	uxth	r2, r3
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ca88:	b29b      	uxth	r3, r3
 800ca8a:	3b01      	subs	r3, #1
 800ca8c:	b29a      	uxth	r2, r3
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	855a      	strh	r2, [r3, #42]	; 0x2a
 800ca92:	e10b      	b.n	800ccac <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ca98:	2b02      	cmp	r3, #2
 800ca9a:	d14e      	bne.n	800cb3a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800ca9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca9e:	9300      	str	r3, [sp, #0]
 800caa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800caa2:	2200      	movs	r2, #0
 800caa4:	4906      	ldr	r1, [pc, #24]	; (800cac0 <HAL_I2C_Mem_Read+0x22c>)
 800caa6:	68f8      	ldr	r0, [r7, #12]
 800caa8:	f004 f832 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 800caac:	4603      	mov	r3, r0
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d008      	beq.n	800cac4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800cab2:	2301      	movs	r3, #1
 800cab4:	e10e      	b.n	800ccd4 <HAL_I2C_Mem_Read+0x440>
 800cab6:	bf00      	nop
 800cab8:	00100002 	.word	0x00100002
 800cabc:	ffff0000 	.word	0xffff0000
 800cac0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	681a      	ldr	r2, [r3, #0]
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cad2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	691a      	ldr	r2, [r3, #16]
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cade:	b2d2      	uxtb	r2, r2
 800cae0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cae6:	1c5a      	adds	r2, r3, #1
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800caf0:	3b01      	subs	r3, #1
 800caf2:	b29a      	uxth	r2, r3
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cafc:	b29b      	uxth	r3, r3
 800cafe:	3b01      	subs	r3, #1
 800cb00:	b29a      	uxth	r2, r3
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	691a      	ldr	r2, [r3, #16]
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb10:	b2d2      	uxtb	r2, r2
 800cb12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb18:	1c5a      	adds	r2, r3, #1
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cb22:	3b01      	subs	r3, #1
 800cb24:	b29a      	uxth	r2, r3
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cb2e:	b29b      	uxth	r3, r3
 800cb30:	3b01      	subs	r3, #1
 800cb32:	b29a      	uxth	r2, r3
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	855a      	strh	r2, [r3, #42]	; 0x2a
 800cb38:	e0b8      	b.n	800ccac <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800cb3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb3c:	9300      	str	r3, [sp, #0]
 800cb3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb40:	2200      	movs	r2, #0
 800cb42:	4966      	ldr	r1, [pc, #408]	; (800ccdc <HAL_I2C_Mem_Read+0x448>)
 800cb44:	68f8      	ldr	r0, [r7, #12]
 800cb46:	f003 ffe3 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 800cb4a:	4603      	mov	r3, r0
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d001      	beq.n	800cb54 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800cb50:	2301      	movs	r3, #1
 800cb52:	e0bf      	b.n	800ccd4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	681a      	ldr	r2, [r3, #0]
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cb62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	691a      	ldr	r2, [r3, #16]
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb6e:	b2d2      	uxtb	r2, r2
 800cb70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb76:	1c5a      	adds	r2, r3, #1
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cb80:	3b01      	subs	r3, #1
 800cb82:	b29a      	uxth	r2, r3
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cb8c:	b29b      	uxth	r3, r3
 800cb8e:	3b01      	subs	r3, #1
 800cb90:	b29a      	uxth	r2, r3
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800cb96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb98:	9300      	str	r3, [sp, #0]
 800cb9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb9c:	2200      	movs	r2, #0
 800cb9e:	494f      	ldr	r1, [pc, #316]	; (800ccdc <HAL_I2C_Mem_Read+0x448>)
 800cba0:	68f8      	ldr	r0, [r7, #12]
 800cba2:	f003 ffb5 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 800cba6:	4603      	mov	r3, r0
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d001      	beq.n	800cbb0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800cbac:	2301      	movs	r3, #1
 800cbae:	e091      	b.n	800ccd4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	681a      	ldr	r2, [r3, #0]
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cbbe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	691a      	ldr	r2, [r3, #16]
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbca:	b2d2      	uxtb	r2, r2
 800cbcc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbd2:	1c5a      	adds	r2, r3, #1
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cbdc:	3b01      	subs	r3, #1
 800cbde:	b29a      	uxth	r2, r3
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cbe8:	b29b      	uxth	r3, r3
 800cbea:	3b01      	subs	r3, #1
 800cbec:	b29a      	uxth	r2, r3
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	691a      	ldr	r2, [r3, #16]
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbfc:	b2d2      	uxtb	r2, r2
 800cbfe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc04:	1c5a      	adds	r2, r3, #1
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cc0e:	3b01      	subs	r3, #1
 800cc10:	b29a      	uxth	r2, r3
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cc1a:	b29b      	uxth	r3, r3
 800cc1c:	3b01      	subs	r3, #1
 800cc1e:	b29a      	uxth	r2, r3
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	855a      	strh	r2, [r3, #42]	; 0x2a
 800cc24:	e042      	b.n	800ccac <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800cc26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cc28:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cc2a:	68f8      	ldr	r0, [r7, #12]
 800cc2c:	f004 f938 	bl	8010ea0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800cc30:	4603      	mov	r3, r0
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d001      	beq.n	800cc3a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800cc36:	2301      	movs	r3, #1
 800cc38:	e04c      	b.n	800ccd4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	691a      	ldr	r2, [r3, #16]
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc44:	b2d2      	uxtb	r2, r2
 800cc46:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc4c:	1c5a      	adds	r2, r3, #1
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cc56:	3b01      	subs	r3, #1
 800cc58:	b29a      	uxth	r2, r3
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cc62:	b29b      	uxth	r3, r3
 800cc64:	3b01      	subs	r3, #1
 800cc66:	b29a      	uxth	r2, r3
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	695b      	ldr	r3, [r3, #20]
 800cc72:	f003 0304 	and.w	r3, r3, #4
 800cc76:	2b04      	cmp	r3, #4
 800cc78:	d118      	bne.n	800ccac <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	691a      	ldr	r2, [r3, #16]
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc84:	b2d2      	uxtb	r2, r2
 800cc86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc8c:	1c5a      	adds	r2, r3, #1
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cc96:	3b01      	subs	r3, #1
 800cc98:	b29a      	uxth	r2, r3
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cca2:	b29b      	uxth	r3, r3
 800cca4:	3b01      	subs	r3, #1
 800cca6:	b29a      	uxth	r2, r3
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	f47f aec2 	bne.w	800ca3a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	2220      	movs	r2, #32
 800ccba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	2200      	movs	r2, #0
 800ccca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800ccce:	2300      	movs	r3, #0
 800ccd0:	e000      	b.n	800ccd4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800ccd2:	2302      	movs	r3, #2
  }
}
 800ccd4:	4618      	mov	r0, r3
 800ccd6:	3728      	adds	r7, #40	; 0x28
 800ccd8:	46bd      	mov	sp, r7
 800ccda:	bd80      	pop	{r7, pc}
 800ccdc:	00010004 	.word	0x00010004

0800cce0 <HAL_I2C_Mem_Write_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800cce0:	b480      	push	{r7}
 800cce2:	b087      	sub	sp, #28
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	60f8      	str	r0, [r7, #12]
 800cce8:	4608      	mov	r0, r1
 800ccea:	4611      	mov	r1, r2
 800ccec:	461a      	mov	r2, r3
 800ccee:	4603      	mov	r3, r0
 800ccf0:	817b      	strh	r3, [r7, #10]
 800ccf2:	460b      	mov	r3, r1
 800ccf4:	813b      	strh	r3, [r7, #8]
 800ccf6:	4613      	mov	r3, r2
 800ccf8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800ccfa:	2300      	movs	r3, #0
 800ccfc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cd04:	b2db      	uxtb	r3, r3
 800cd06:	2b20      	cmp	r3, #32
 800cd08:	f040 808e 	bne.w	800ce28 <HAL_I2C_Mem_Write_IT+0x148>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800cd0c:	4b4a      	ldr	r3, [pc, #296]	; (800ce38 <HAL_I2C_Mem_Write_IT+0x158>)
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	08db      	lsrs	r3, r3, #3
 800cd12:	4a4a      	ldr	r2, [pc, #296]	; (800ce3c <HAL_I2C_Mem_Write_IT+0x15c>)
 800cd14:	fba2 2303 	umull	r2, r3, r2, r3
 800cd18:	0a1a      	lsrs	r2, r3, #8
 800cd1a:	4613      	mov	r3, r2
 800cd1c:	009b      	lsls	r3, r3, #2
 800cd1e:	4413      	add	r3, r2
 800cd20:	009a      	lsls	r2, r3, #2
 800cd22:	4413      	add	r3, r2
 800cd24:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800cd26:	697b      	ldr	r3, [r7, #20]
 800cd28:	3b01      	subs	r3, #1
 800cd2a:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800cd2c:	697b      	ldr	r3, [r7, #20]
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d116      	bne.n	800cd60 <HAL_I2C_Mem_Write_IT+0x80>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	2200      	movs	r2, #0
 800cd36:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	2220      	movs	r2, #32
 800cd3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	2200      	movs	r2, #0
 800cd44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd4c:	f043 0220 	orr.w	r2, r3, #32
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	2200      	movs	r2, #0
 800cd58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800cd5c:	2301      	movs	r3, #1
 800cd5e:	e064      	b.n	800ce2a <HAL_I2C_Mem_Write_IT+0x14a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	699b      	ldr	r3, [r3, #24]
 800cd66:	f003 0302 	and.w	r3, r3, #2
 800cd6a:	2b02      	cmp	r3, #2
 800cd6c:	d0db      	beq.n	800cd26 <HAL_I2C_Mem_Write_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cd74:	2b01      	cmp	r3, #1
 800cd76:	d101      	bne.n	800cd7c <HAL_I2C_Mem_Write_IT+0x9c>
 800cd78:	2302      	movs	r3, #2
 800cd7a:	e056      	b.n	800ce2a <HAL_I2C_Mem_Write_IT+0x14a>
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	2201      	movs	r2, #1
 800cd80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	f003 0301 	and.w	r3, r3, #1
 800cd8e:	2b01      	cmp	r3, #1
 800cd90:	d007      	beq.n	800cda2 <HAL_I2C_Mem_Write_IT+0xc2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	681a      	ldr	r2, [r3, #0]
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	f042 0201 	orr.w	r2, r2, #1
 800cda0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	681a      	ldr	r2, [r3, #0]
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800cdb0:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	2221      	movs	r2, #33	; 0x21
 800cdb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	2240      	movs	r2, #64	; 0x40
 800cdbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	6a3a      	ldr	r2, [r7, #32]
 800cdcc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800cdd2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cdd8:	b29a      	uxth	r2, r3
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	4a17      	ldr	r2, [pc, #92]	; (800ce40 <HAL_I2C_Mem_Write_IT+0x160>)
 800cde2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800cde4:	897a      	ldrh	r2, [r7, #10]
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 800cdea:	893a      	ldrh	r2, [r7, #8]
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 800cdf0:	88fa      	ldrh	r2, [r7, #6]
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	2200      	movs	r2, #0
 800cdfa:	651a      	str	r2, [r3, #80]	; 0x50

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	681a      	ldr	r2, [r3, #0]
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ce0a:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	2200      	movs	r2, #0
 800ce10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	685a      	ldr	r2, [r3, #4]
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800ce22:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800ce24:	2300      	movs	r3, #0
 800ce26:	e000      	b.n	800ce2a <HAL_I2C_Mem_Write_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800ce28:	2302      	movs	r3, #2
  }
}
 800ce2a:	4618      	mov	r0, r3
 800ce2c:	371c      	adds	r7, #28
 800ce2e:	46bd      	mov	sp, r7
 800ce30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce34:	4770      	bx	lr
 800ce36:	bf00      	nop
 800ce38:	20000058 	.word	0x20000058
 800ce3c:	14f8b589 	.word	0x14f8b589
 800ce40:	ffff0000 	.word	0xffff0000

0800ce44 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800ce44:	b480      	push	{r7}
 800ce46:	b087      	sub	sp, #28
 800ce48:	af00      	add	r7, sp, #0
 800ce4a:	60f8      	str	r0, [r7, #12]
 800ce4c:	4608      	mov	r0, r1
 800ce4e:	4611      	mov	r1, r2
 800ce50:	461a      	mov	r2, r3
 800ce52:	4603      	mov	r3, r0
 800ce54:	817b      	strh	r3, [r7, #10]
 800ce56:	460b      	mov	r3, r1
 800ce58:	813b      	strh	r3, [r7, #8]
 800ce5a:	4613      	mov	r3, r2
 800ce5c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800ce5e:	2300      	movs	r3, #0
 800ce60:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ce68:	b2db      	uxtb	r3, r3
 800ce6a:	2b20      	cmp	r3, #32
 800ce6c:	f040 809a 	bne.w	800cfa4 <HAL_I2C_Mem_Read_IT+0x160>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800ce70:	4b50      	ldr	r3, [pc, #320]	; (800cfb4 <HAL_I2C_Mem_Read_IT+0x170>)
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	08db      	lsrs	r3, r3, #3
 800ce76:	4a50      	ldr	r2, [pc, #320]	; (800cfb8 <HAL_I2C_Mem_Read_IT+0x174>)
 800ce78:	fba2 2303 	umull	r2, r3, r2, r3
 800ce7c:	0a1a      	lsrs	r2, r3, #8
 800ce7e:	4613      	mov	r3, r2
 800ce80:	009b      	lsls	r3, r3, #2
 800ce82:	4413      	add	r3, r2
 800ce84:	009a      	lsls	r2, r3, #2
 800ce86:	4413      	add	r3, r2
 800ce88:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800ce8a:	697b      	ldr	r3, [r7, #20]
 800ce8c:	3b01      	subs	r3, #1
 800ce8e:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800ce90:	697b      	ldr	r3, [r7, #20]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d116      	bne.n	800cec4 <HAL_I2C_Mem_Read_IT+0x80>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	2200      	movs	r2, #0
 800ce9a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	2220      	movs	r2, #32
 800cea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	2200      	movs	r2, #0
 800cea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ceb0:	f043 0220 	orr.w	r2, r3, #32
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	2200      	movs	r2, #0
 800cebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800cec0:	2301      	movs	r3, #1
 800cec2:	e070      	b.n	800cfa6 <HAL_I2C_Mem_Read_IT+0x162>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	699b      	ldr	r3, [r3, #24]
 800ceca:	f003 0302 	and.w	r3, r3, #2
 800cece:	2b02      	cmp	r3, #2
 800ced0:	d0db      	beq.n	800ce8a <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ced8:	2b01      	cmp	r3, #1
 800ceda:	d101      	bne.n	800cee0 <HAL_I2C_Mem_Read_IT+0x9c>
 800cedc:	2302      	movs	r3, #2
 800cede:	e062      	b.n	800cfa6 <HAL_I2C_Mem_Read_IT+0x162>
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	2201      	movs	r2, #1
 800cee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	f003 0301 	and.w	r3, r3, #1
 800cef2:	2b01      	cmp	r3, #1
 800cef4:	d007      	beq.n	800cf06 <HAL_I2C_Mem_Read_IT+0xc2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	681a      	ldr	r2, [r3, #0]
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	f042 0201 	orr.w	r2, r2, #1
 800cf04:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	681a      	ldr	r2, [r3, #0]
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800cf14:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	2222      	movs	r2, #34	; 0x22
 800cf1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	2240      	movs	r2, #64	; 0x40
 800cf22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	2200      	movs	r2, #0
 800cf2a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	6a3a      	ldr	r2, [r7, #32]
 800cf30:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800cf36:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cf3c:	b29a      	uxth	r2, r3
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	4a1d      	ldr	r2, [pc, #116]	; (800cfbc <HAL_I2C_Mem_Read_IT+0x178>)
 800cf46:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800cf48:	897a      	ldrh	r2, [r7, #10]
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 800cf4e:	893a      	ldrh	r2, [r7, #8]
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 800cf54:	88fa      	ldrh	r2, [r7, #6]
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	2200      	movs	r2, #0
 800cf5e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	681a      	ldr	r2, [r3, #0]
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800cf6e:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	681a      	ldr	r2, [r3, #0]
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cf7e:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	2200      	movs	r2, #0
 800cf84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    if (hi2c->XferSize > 0U)
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d007      	beq.n	800cfa0 <HAL_I2C_Mem_Read_IT+0x15c>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	685a      	ldr	r2, [r3, #4]
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800cf9e:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	e000      	b.n	800cfa6 <HAL_I2C_Mem_Read_IT+0x162>
  }
  else
  {
    return HAL_BUSY;
 800cfa4:	2302      	movs	r3, #2
  }
}
 800cfa6:	4618      	mov	r0, r3
 800cfa8:	371c      	adds	r7, #28
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb0:	4770      	bx	lr
 800cfb2:	bf00      	nop
 800cfb4:	20000058 	.word	0x20000058
 800cfb8:	14f8b589 	.word	0x14f8b589
 800cfbc:	ffff0000 	.word	0xffff0000

0800cfc0 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b08a      	sub	sp, #40	; 0x28
 800cfc4:	af02      	add	r7, sp, #8
 800cfc6:	60f8      	str	r0, [r7, #12]
 800cfc8:	4608      	mov	r0, r1
 800cfca:	4611      	mov	r1, r2
 800cfcc:	461a      	mov	r2, r3
 800cfce:	4603      	mov	r3, r0
 800cfd0:	817b      	strh	r3, [r7, #10]
 800cfd2:	460b      	mov	r3, r1
 800cfd4:	813b      	strh	r3, [r7, #8]
 800cfd6:	4613      	mov	r3, r2
 800cfd8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800cfda:	2300      	movs	r3, #0
 800cfdc:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800cfde:	f7f9 f9db 	bl	8006398 <HAL_GetTick>
 800cfe2:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cfea:	b2db      	uxtb	r3, r3
 800cfec:	2b20      	cmp	r3, #32
 800cfee:	f040 8145 	bne.w	800d27c <HAL_I2C_Mem_Write_DMA+0x2bc>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800cff2:	4b9d      	ldr	r3, [pc, #628]	; (800d268 <HAL_I2C_Mem_Write_DMA+0x2a8>)
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	08db      	lsrs	r3, r3, #3
 800cff8:	4a9c      	ldr	r2, [pc, #624]	; (800d26c <HAL_I2C_Mem_Write_DMA+0x2ac>)
 800cffa:	fba2 2303 	umull	r2, r3, r2, r3
 800cffe:	0a1a      	lsrs	r2, r3, #8
 800d000:	4613      	mov	r3, r2
 800d002:	009b      	lsls	r3, r3, #2
 800d004:	4413      	add	r3, r2
 800d006:	009a      	lsls	r2, r3, #2
 800d008:	4413      	add	r3, r2
 800d00a:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800d00c:	697b      	ldr	r3, [r7, #20]
 800d00e:	3b01      	subs	r3, #1
 800d010:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800d012:	697b      	ldr	r3, [r7, #20]
 800d014:	2b00      	cmp	r3, #0
 800d016:	d116      	bne.n	800d046 <HAL_I2C_Mem_Write_DMA+0x86>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	2200      	movs	r2, #0
 800d01c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	2220      	movs	r2, #32
 800d022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	2200      	movs	r2, #0
 800d02a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d032:	f043 0220 	orr.w	r2, r3, #32
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	2200      	movs	r2, #0
 800d03e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d042:	2301      	movs	r3, #1
 800d044:	e11b      	b.n	800d27e <HAL_I2C_Mem_Write_DMA+0x2be>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	699b      	ldr	r3, [r3, #24]
 800d04c:	f003 0302 	and.w	r3, r3, #2
 800d050:	2b02      	cmp	r3, #2
 800d052:	d0db      	beq.n	800d00c <HAL_I2C_Mem_Write_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d05a:	2b01      	cmp	r3, #1
 800d05c:	d101      	bne.n	800d062 <HAL_I2C_Mem_Write_DMA+0xa2>
 800d05e:	2302      	movs	r3, #2
 800d060:	e10d      	b.n	800d27e <HAL_I2C_Mem_Write_DMA+0x2be>
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	2201      	movs	r2, #1
 800d066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	f003 0301 	and.w	r3, r3, #1
 800d074:	2b01      	cmp	r3, #1
 800d076:	d007      	beq.n	800d088 <HAL_I2C_Mem_Write_DMA+0xc8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	681a      	ldr	r2, [r3, #0]
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	f042 0201 	orr.w	r2, r2, #1
 800d086:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	681a      	ldr	r2, [r3, #0]
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d096:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	2221      	movs	r2, #33	; 0x21
 800d09c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	2240      	movs	r2, #64	; 0x40
 800d0a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	2200      	movs	r2, #0
 800d0ac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d0b2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800d0b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d0be:	b29a      	uxth	r2, r3
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	4a6a      	ldr	r2, [pc, #424]	; (800d270 <HAL_I2C_Mem_Write_DMA+0x2b0>)
 800d0c8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800d0ca:	897a      	ldrh	r2, [r7, #10]
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 800d0d0:	893a      	ldrh	r2, [r7, #8]
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 800d0d6:	88fa      	ldrh	r2, [r7, #6]
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	2200      	movs	r2, #0
 800d0e0:	651a      	str	r2, [r3, #80]	; 0x50

    if (hi2c->XferSize > 0U)
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	f000 80a9 	beq.w	800d23e <HAL_I2C_Mem_Write_DMA+0x27e>
    {
      if (hi2c->hdmatx != NULL)
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d02a      	beq.n	800d14a <HAL_I2C_Mem_Write_DMA+0x18a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d0f8:	4a5e      	ldr	r2, [pc, #376]	; (800d274 <HAL_I2C_Mem_Write_DMA+0x2b4>)
 800d0fa:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d100:	4a5d      	ldr	r2, [pc, #372]	; (800d278 <HAL_I2C_Mem_Write_DMA+0x2b8>)
 800d102:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d108:	2200      	movs	r2, #0
 800d10a:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d110:	2200      	movs	r2, #0
 800d112:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d118:	2200      	movs	r2, #0
 800d11a:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d120:	2200      	movs	r2, #0
 800d122:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d12c:	4619      	mov	r1, r3
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	3310      	adds	r3, #16
 800d134:	461a      	mov	r2, r3
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d13a:	f7fa fb96 	bl	800786a <HAL_DMA_Start_IT>
 800d13e:	4603      	mov	r3, r0
 800d140:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800d142:	7efb      	ldrb	r3, [r7, #27]
 800d144:	2b00      	cmp	r3, #0
 800d146:	d166      	bne.n	800d216 <HAL_I2C_Mem_Write_DMA+0x256>
 800d148:	e013      	b.n	800d172 <HAL_I2C_Mem_Write_DMA+0x1b2>
        hi2c->State     = HAL_I2C_STATE_READY;
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	2220      	movs	r2, #32
 800d14e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	2200      	movs	r2, #0
 800d156:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d15e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	2200      	movs	r2, #0
 800d16a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 800d16e:	2301      	movs	r3, #1
 800d170:	e085      	b.n	800d27e <HAL_I2C_Mem_Write_DMA+0x2be>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800d172:	88f8      	ldrh	r0, [r7, #6]
 800d174:	893a      	ldrh	r2, [r7, #8]
 800d176:	8979      	ldrh	r1, [r7, #10]
 800d178:	69fb      	ldr	r3, [r7, #28]
 800d17a:	9301      	str	r3, [sp, #4]
 800d17c:	2323      	movs	r3, #35	; 0x23
 800d17e:	9300      	str	r3, [sp, #0]
 800d180:	4603      	mov	r3, r0
 800d182:	68f8      	ldr	r0, [r7, #12]
 800d184:	f003 f98c 	bl	80104a0 <I2C_RequestMemoryWrite>
 800d188:	4603      	mov	r3, r0
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d022      	beq.n	800d1d4 <HAL_I2C_Mem_Write_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d192:	4618      	mov	r0, r3
 800d194:	f7fa fc31 	bl	80079fa <HAL_DMA_Abort_IT>
 800d198:	4603      	mov	r3, r0
 800d19a:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1a0:	2200      	movs	r2, #0
 800d1a2:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	681a      	ldr	r2, [r3, #0]
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d1b2:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	2200      	movs	r2, #0
 800d1b8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount = 0U;
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	2200      	movs	r2, #0
 800d1be:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	681a      	ldr	r2, [r3, #0]
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	f022 0201 	bic.w	r2, r2, #1
 800d1ce:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 800d1d0:	2301      	movs	r3, #1
 800d1d2:	e054      	b.n	800d27e <HAL_I2C_Mem_Write_DMA+0x2be>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	613b      	str	r3, [r7, #16]
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	695b      	ldr	r3, [r3, #20]
 800d1de:	613b      	str	r3, [r7, #16]
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	699b      	ldr	r3, [r3, #24]
 800d1e6:	613b      	str	r3, [r7, #16]
 800d1e8:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	2200      	movs	r2, #0
 800d1ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	685a      	ldr	r2, [r3, #4]
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d200:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	685a      	ldr	r2, [r3, #4]
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d210:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 800d212:	2300      	movs	r3, #0
 800d214:	e033      	b.n	800d27e <HAL_I2C_Mem_Write_DMA+0x2be>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	2220      	movs	r2, #32
 800d21a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	2200      	movs	r2, #0
 800d222:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d22a:	f043 0210 	orr.w	r2, r3, #16
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	2200      	movs	r2, #0
 800d236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d23a:	2301      	movs	r3, #1
 800d23c:	e01f      	b.n	800d27e <HAL_I2C_Mem_Write_DMA+0x2be>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	2220      	movs	r2, #32
 800d242:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	2200      	movs	r2, #0
 800d24a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d252:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	2200      	movs	r2, #0
 800d25e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800d262:	2301      	movs	r3, #1
 800d264:	e00b      	b.n	800d27e <HAL_I2C_Mem_Write_DMA+0x2be>
 800d266:	bf00      	nop
 800d268:	20000058 	.word	0x20000058
 800d26c:	14f8b589 	.word	0x14f8b589
 800d270:	ffff0000 	.word	0xffff0000
 800d274:	0801079d 	.word	0x0801079d
 800d278:	08010947 	.word	0x08010947
    }
  }
  else
  {
    return HAL_BUSY;
 800d27c:	2302      	movs	r3, #2
  }
}
 800d27e:	4618      	mov	r0, r3
 800d280:	3720      	adds	r7, #32
 800d282:	46bd      	mov	sp, r7
 800d284:	bd80      	pop	{r7, pc}

0800d286 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800d286:	b580      	push	{r7, lr}
 800d288:	b08c      	sub	sp, #48	; 0x30
 800d28a:	af02      	add	r7, sp, #8
 800d28c:	60f8      	str	r0, [r7, #12]
 800d28e:	4608      	mov	r0, r1
 800d290:	4611      	mov	r1, r2
 800d292:	461a      	mov	r2, r3
 800d294:	4603      	mov	r3, r0
 800d296:	817b      	strh	r3, [r7, #10]
 800d298:	460b      	mov	r3, r1
 800d29a:	813b      	strh	r3, [r7, #8]
 800d29c:	4613      	mov	r3, r2
 800d29e:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800d2a0:	f7f9 f87a 	bl	8006398 <HAL_GetTick>
 800d2a4:	6278      	str	r0, [r7, #36]	; 0x24
  __IO uint32_t count = 0U;
 800d2a6:	2300      	movs	r3, #0
 800d2a8:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d2b0:	b2db      	uxtb	r3, r3
 800d2b2:	2b20      	cmp	r3, #32
 800d2b4:	f040 8175 	bne.w	800d5a2 <HAL_I2C_Mem_Read_DMA+0x31c>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800d2b8:	4b94      	ldr	r3, [pc, #592]	; (800d50c <HAL_I2C_Mem_Read_DMA+0x286>)
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	08db      	lsrs	r3, r3, #3
 800d2be:	4a94      	ldr	r2, [pc, #592]	; (800d510 <HAL_I2C_Mem_Read_DMA+0x28a>)
 800d2c0:	fba2 2303 	umull	r2, r3, r2, r3
 800d2c4:	0a1a      	lsrs	r2, r3, #8
 800d2c6:	4613      	mov	r3, r2
 800d2c8:	009b      	lsls	r3, r3, #2
 800d2ca:	4413      	add	r3, r2
 800d2cc:	009a      	lsls	r2, r3, #2
 800d2ce:	4413      	add	r3, r2
 800d2d0:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 800d2d2:	69fb      	ldr	r3, [r7, #28]
 800d2d4:	3b01      	subs	r3, #1
 800d2d6:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 800d2d8:	69fb      	ldr	r3, [r7, #28]
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d116      	bne.n	800d30c <HAL_I2C_Mem_Read_DMA+0x86>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	2220      	movs	r2, #32
 800d2e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d2f8:	f043 0220 	orr.w	r2, r3, #32
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	2200      	movs	r2, #0
 800d304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d308:	2301      	movs	r3, #1
 800d30a:	e14b      	b.n	800d5a4 <HAL_I2C_Mem_Read_DMA+0x31e>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	699b      	ldr	r3, [r3, #24]
 800d312:	f003 0302 	and.w	r3, r3, #2
 800d316:	2b02      	cmp	r3, #2
 800d318:	d0db      	beq.n	800d2d2 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d320:	2b01      	cmp	r3, #1
 800d322:	d101      	bne.n	800d328 <HAL_I2C_Mem_Read_DMA+0xa2>
 800d324:	2302      	movs	r3, #2
 800d326:	e13d      	b.n	800d5a4 <HAL_I2C_Mem_Read_DMA+0x31e>
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	2201      	movs	r2, #1
 800d32c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	f003 0301 	and.w	r3, r3, #1
 800d33a:	2b01      	cmp	r3, #1
 800d33c:	d007      	beq.n	800d34e <HAL_I2C_Mem_Read_DMA+0xc8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	681a      	ldr	r2, [r3, #0]
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	f042 0201 	orr.w	r2, r2, #1
 800d34c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	681a      	ldr	r2, [r3, #0]
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d35c:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	2222      	movs	r2, #34	; 0x22
 800d362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	2240      	movs	r2, #64	; 0x40
 800d36a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	2200      	movs	r2, #0
 800d372:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d378:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800d37e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d384:	b29a      	uxth	r2, r3
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	4a61      	ldr	r2, [pc, #388]	; (800d514 <HAL_I2C_Mem_Read_DMA+0x28e>)
 800d38e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800d390:	897a      	ldrh	r2, [r7, #10]
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 800d396:	893a      	ldrh	r2, [r7, #8]
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 800d39c:	88fa      	ldrh	r2, [r7, #6]
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	2200      	movs	r2, #0
 800d3a6:	651a      	str	r2, [r3, #80]	; 0x50

    if (hi2c->XferSize > 0U)
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	f000 80cb 	beq.w	800d548 <HAL_I2C_Mem_Read_DMA+0x2c2>
    {
      if (hi2c->hdmarx != NULL)
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d02d      	beq.n	800d416 <HAL_I2C_Mem_Read_DMA+0x190>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3be:	4a56      	ldr	r2, [pc, #344]	; (800d518 <HAL_I2C_Mem_Read_DMA+0x292>)
 800d3c0:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3c6:	4a55      	ldr	r2, [pc, #340]	; (800d51c <HAL_I2C_Mem_Read_DMA+0x296>)
 800d3c8:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3ce:	2200      	movs	r2, #0
 800d3d0:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3d6:	2200      	movs	r2, #0
 800d3d8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3de:	2200      	movs	r2, #0
 800d3e0:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3e6:	2200      	movs	r2, #0
 800d3e8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	3310      	adds	r3, #16
 800d3f4:	4619      	mov	r1, r3
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3fa:	461a      	mov	r2, r3
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d400:	f7fa fa33 	bl	800786a <HAL_DMA_Start_IT>
 800d404:	4603      	mov	r3, r0
 800d406:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800d40a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d40e:	2b00      	cmp	r3, #0
 800d410:	f040 8086 	bne.w	800d520 <HAL_I2C_Mem_Read_DMA+0x29a>
 800d414:	e013      	b.n	800d43e <HAL_I2C_Mem_Read_DMA+0x1b8>
        hi2c->State     = HAL_I2C_STATE_READY;
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	2220      	movs	r2, #32
 800d41a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	2200      	movs	r2, #0
 800d422:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d42a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	2200      	movs	r2, #0
 800d436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 800d43a:	2301      	movs	r3, #1
 800d43c:	e0b2      	b.n	800d5a4 <HAL_I2C_Mem_Read_DMA+0x31e>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800d43e:	88f8      	ldrh	r0, [r7, #6]
 800d440:	893a      	ldrh	r2, [r7, #8]
 800d442:	8979      	ldrh	r1, [r7, #10]
 800d444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d446:	9301      	str	r3, [sp, #4]
 800d448:	2323      	movs	r3, #35	; 0x23
 800d44a:	9300      	str	r3, [sp, #0]
 800d44c:	4603      	mov	r3, r0
 800d44e:	68f8      	ldr	r0, [r7, #12]
 800d450:	f003 f8bc 	bl	80105cc <I2C_RequestMemoryRead>
 800d454:	4603      	mov	r3, r0
 800d456:	2b00      	cmp	r3, #0
 800d458:	d023      	beq.n	800d4a2 <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d45e:	4618      	mov	r0, r3
 800d460:	f7fa facb 	bl	80079fa <HAL_DMA_Abort_IT>
 800d464:	4603      	mov	r3, r0
 800d466:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d46e:	2200      	movs	r2, #0
 800d470:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	681a      	ldr	r2, [r3, #0]
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d480:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	2200      	movs	r2, #0
 800d486:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount = 0U;
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	2200      	movs	r2, #0
 800d48c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	681a      	ldr	r2, [r3, #0]
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	f022 0201 	bic.w	r2, r2, #1
 800d49c:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 800d49e:	2301      	movs	r3, #1
 800d4a0:	e080      	b.n	800d5a4 <HAL_I2C_Mem_Read_DMA+0x31e>
        }

        if (hi2c->XferSize == 1U)
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d4a6:	2b01      	cmp	r3, #1
 800d4a8:	d108      	bne.n	800d4bc <HAL_I2C_Mem_Read_DMA+0x236>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	681a      	ldr	r2, [r3, #0]
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d4b8:	601a      	str	r2, [r3, #0]
 800d4ba:	e007      	b.n	800d4cc <HAL_I2C_Mem_Read_DMA+0x246>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	685a      	ldr	r2, [r3, #4]
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d4ca:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d4cc:	2300      	movs	r3, #0
 800d4ce:	617b      	str	r3, [r7, #20]
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	695b      	ldr	r3, [r3, #20]
 800d4d6:	617b      	str	r3, [r7, #20]
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	699b      	ldr	r3, [r3, #24]
 800d4de:	617b      	str	r3, [r7, #20]
 800d4e0:	697b      	ldr	r3, [r7, #20]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	2200      	movs	r2, #0
 800d4e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	685a      	ldr	r2, [r3, #4]
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d4f8:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	685a      	ldr	r2, [r3, #4]
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d508:	605a      	str	r2, [r3, #4]
 800d50a:	e048      	b.n	800d59e <HAL_I2C_Mem_Read_DMA+0x318>
 800d50c:	20000058 	.word	0x20000058
 800d510:	14f8b589 	.word	0x14f8b589
 800d514:	ffff0000 	.word	0xffff0000
 800d518:	0801079d 	.word	0x0801079d
 800d51c:	08010947 	.word	0x08010947
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	2220      	movs	r2, #32
 800d524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	2200      	movs	r2, #0
 800d52c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d534:	f043 0210 	orr.w	r2, r3, #16
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	2200      	movs	r2, #0
 800d540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d544:	2301      	movs	r3, #1
 800d546:	e02d      	b.n	800d5a4 <HAL_I2C_Mem_Read_DMA+0x31e>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800d548:	88f8      	ldrh	r0, [r7, #6]
 800d54a:	893a      	ldrh	r2, [r7, #8]
 800d54c:	8979      	ldrh	r1, [r7, #10]
 800d54e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d550:	9301      	str	r3, [sp, #4]
 800d552:	2323      	movs	r3, #35	; 0x23
 800d554:	9300      	str	r3, [sp, #0]
 800d556:	4603      	mov	r3, r0
 800d558:	68f8      	ldr	r0, [r7, #12]
 800d55a:	f003 f837 	bl	80105cc <I2C_RequestMemoryRead>
 800d55e:	4603      	mov	r3, r0
 800d560:	2b00      	cmp	r3, #0
 800d562:	d001      	beq.n	800d568 <HAL_I2C_Mem_Read_DMA+0x2e2>
      {
        return HAL_ERROR;
 800d564:	2301      	movs	r3, #1
 800d566:	e01d      	b.n	800d5a4 <HAL_I2C_Mem_Read_DMA+0x31e>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d568:	2300      	movs	r3, #0
 800d56a:	61bb      	str	r3, [r7, #24]
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	695b      	ldr	r3, [r3, #20]
 800d572:	61bb      	str	r3, [r7, #24]
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	699b      	ldr	r3, [r3, #24]
 800d57a:	61bb      	str	r3, [r7, #24]
 800d57c:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	681a      	ldr	r2, [r3, #0]
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d58c:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	2220      	movs	r2, #32
 800d592:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	2200      	movs	r2, #0
 800d59a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }

    return HAL_OK;
 800d59e:	2300      	movs	r3, #0
 800d5a0:	e000      	b.n	800d5a4 <HAL_I2C_Mem_Read_DMA+0x31e>
  }
  else
  {
    return HAL_BUSY;
 800d5a2:	2302      	movs	r3, #2
  }
}
 800d5a4:	4618      	mov	r0, r3
 800d5a6:	3728      	adds	r7, #40	; 0x28
 800d5a8:	46bd      	mov	sp, r7
 800d5aa:	bd80      	pop	{r7, pc}

0800d5ac <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b08a      	sub	sp, #40	; 0x28
 800d5b0:	af02      	add	r7, sp, #8
 800d5b2:	60f8      	str	r0, [r7, #12]
 800d5b4:	607a      	str	r2, [r7, #4]
 800d5b6:	603b      	str	r3, [r7, #0]
 800d5b8:	460b      	mov	r3, r1
 800d5ba:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800d5bc:	f7f8 feec 	bl	8006398 <HAL_GetTick>
 800d5c0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800d5c2:	2301      	movs	r3, #1
 800d5c4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d5cc:	b2db      	uxtb	r3, r3
 800d5ce:	2b20      	cmp	r3, #32
 800d5d0:	f040 8111 	bne.w	800d7f6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800d5d4:	69fb      	ldr	r3, [r7, #28]
 800d5d6:	9300      	str	r3, [sp, #0]
 800d5d8:	2319      	movs	r3, #25
 800d5da:	2201      	movs	r2, #1
 800d5dc:	4988      	ldr	r1, [pc, #544]	; (800d800 <HAL_I2C_IsDeviceReady+0x254>)
 800d5de:	68f8      	ldr	r0, [r7, #12]
 800d5e0:	f003 fa96 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d001      	beq.n	800d5ee <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800d5ea:	2302      	movs	r3, #2
 800d5ec:	e104      	b.n	800d7f8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d5f4:	2b01      	cmp	r3, #1
 800d5f6:	d101      	bne.n	800d5fc <HAL_I2C_IsDeviceReady+0x50>
 800d5f8:	2302      	movs	r3, #2
 800d5fa:	e0fd      	b.n	800d7f8 <HAL_I2C_IsDeviceReady+0x24c>
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	2201      	movs	r2, #1
 800d600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	f003 0301 	and.w	r3, r3, #1
 800d60e:	2b01      	cmp	r3, #1
 800d610:	d007      	beq.n	800d622 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	681a      	ldr	r2, [r3, #0]
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	f042 0201 	orr.w	r2, r2, #1
 800d620:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	681a      	ldr	r2, [r3, #0]
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d630:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	2224      	movs	r2, #36	; 0x24
 800d636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	2200      	movs	r2, #0
 800d63e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	4a70      	ldr	r2, [pc, #448]	; (800d804 <HAL_I2C_IsDeviceReady+0x258>)
 800d644:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	681a      	ldr	r2, [r3, #0]
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d654:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800d656:	69fb      	ldr	r3, [r7, #28]
 800d658:	9300      	str	r3, [sp, #0]
 800d65a:	683b      	ldr	r3, [r7, #0]
 800d65c:	2200      	movs	r2, #0
 800d65e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800d662:	68f8      	ldr	r0, [r7, #12]
 800d664:	f003 fa54 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 800d668:	4603      	mov	r3, r0
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d00d      	beq.n	800d68a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d678:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d67c:	d103      	bne.n	800d686 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d684:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800d686:	2303      	movs	r3, #3
 800d688:	e0b6      	b.n	800d7f8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800d68a:	897b      	ldrh	r3, [r7, #10]
 800d68c:	b2db      	uxtb	r3, r3
 800d68e:	461a      	mov	r2, r3
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800d698:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800d69a:	f7f8 fe7d 	bl	8006398 <HAL_GetTick>
 800d69e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	695b      	ldr	r3, [r3, #20]
 800d6a6:	f003 0302 	and.w	r3, r3, #2
 800d6aa:	2b02      	cmp	r3, #2
 800d6ac:	bf0c      	ite	eq
 800d6ae:	2301      	moveq	r3, #1
 800d6b0:	2300      	movne	r3, #0
 800d6b2:	b2db      	uxtb	r3, r3
 800d6b4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	695b      	ldr	r3, [r3, #20]
 800d6bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d6c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d6c4:	bf0c      	ite	eq
 800d6c6:	2301      	moveq	r3, #1
 800d6c8:	2300      	movne	r3, #0
 800d6ca:	b2db      	uxtb	r3, r3
 800d6cc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800d6ce:	e025      	b.n	800d71c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800d6d0:	f7f8 fe62 	bl	8006398 <HAL_GetTick>
 800d6d4:	4602      	mov	r2, r0
 800d6d6:	69fb      	ldr	r3, [r7, #28]
 800d6d8:	1ad3      	subs	r3, r2, r3
 800d6da:	683a      	ldr	r2, [r7, #0]
 800d6dc:	429a      	cmp	r2, r3
 800d6de:	d302      	bcc.n	800d6e6 <HAL_I2C_IsDeviceReady+0x13a>
 800d6e0:	683b      	ldr	r3, [r7, #0]
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d103      	bne.n	800d6ee <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	22a0      	movs	r2, #160	; 0xa0
 800d6ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	695b      	ldr	r3, [r3, #20]
 800d6f4:	f003 0302 	and.w	r3, r3, #2
 800d6f8:	2b02      	cmp	r3, #2
 800d6fa:	bf0c      	ite	eq
 800d6fc:	2301      	moveq	r3, #1
 800d6fe:	2300      	movne	r3, #0
 800d700:	b2db      	uxtb	r3, r3
 800d702:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	695b      	ldr	r3, [r3, #20]
 800d70a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d70e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d712:	bf0c      	ite	eq
 800d714:	2301      	moveq	r3, #1
 800d716:	2300      	movne	r3, #0
 800d718:	b2db      	uxtb	r3, r3
 800d71a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d722:	b2db      	uxtb	r3, r3
 800d724:	2ba0      	cmp	r3, #160	; 0xa0
 800d726:	d005      	beq.n	800d734 <HAL_I2C_IsDeviceReady+0x188>
 800d728:	7dfb      	ldrb	r3, [r7, #23]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d102      	bne.n	800d734 <HAL_I2C_IsDeviceReady+0x188>
 800d72e:	7dbb      	ldrb	r3, [r7, #22]
 800d730:	2b00      	cmp	r3, #0
 800d732:	d0cd      	beq.n	800d6d0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	2220      	movs	r2, #32
 800d738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	695b      	ldr	r3, [r3, #20]
 800d742:	f003 0302 	and.w	r3, r3, #2
 800d746:	2b02      	cmp	r3, #2
 800d748:	d129      	bne.n	800d79e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	681a      	ldr	r2, [r3, #0]
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d758:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d75a:	2300      	movs	r3, #0
 800d75c:	613b      	str	r3, [r7, #16]
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	695b      	ldr	r3, [r3, #20]
 800d764:	613b      	str	r3, [r7, #16]
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	699b      	ldr	r3, [r3, #24]
 800d76c:	613b      	str	r3, [r7, #16]
 800d76e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800d770:	69fb      	ldr	r3, [r7, #28]
 800d772:	9300      	str	r3, [sp, #0]
 800d774:	2319      	movs	r3, #25
 800d776:	2201      	movs	r2, #1
 800d778:	4921      	ldr	r1, [pc, #132]	; (800d800 <HAL_I2C_IsDeviceReady+0x254>)
 800d77a:	68f8      	ldr	r0, [r7, #12]
 800d77c:	f003 f9c8 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 800d780:	4603      	mov	r3, r0
 800d782:	2b00      	cmp	r3, #0
 800d784:	d001      	beq.n	800d78a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800d786:	2301      	movs	r3, #1
 800d788:	e036      	b.n	800d7f8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	2220      	movs	r2, #32
 800d78e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	2200      	movs	r2, #0
 800d796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800d79a:	2300      	movs	r3, #0
 800d79c:	e02c      	b.n	800d7f8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	681a      	ldr	r2, [r3, #0]
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d7ac:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800d7b6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800d7b8:	69fb      	ldr	r3, [r7, #28]
 800d7ba:	9300      	str	r3, [sp, #0]
 800d7bc:	2319      	movs	r3, #25
 800d7be:	2201      	movs	r2, #1
 800d7c0:	490f      	ldr	r1, [pc, #60]	; (800d800 <HAL_I2C_IsDeviceReady+0x254>)
 800d7c2:	68f8      	ldr	r0, [r7, #12]
 800d7c4:	f003 f9a4 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 800d7c8:	4603      	mov	r3, r0
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d001      	beq.n	800d7d2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800d7ce:	2301      	movs	r3, #1
 800d7d0:	e012      	b.n	800d7f8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800d7d2:	69bb      	ldr	r3, [r7, #24]
 800d7d4:	3301      	adds	r3, #1
 800d7d6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800d7d8:	69ba      	ldr	r2, [r7, #24]
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	429a      	cmp	r2, r3
 800d7de:	f4ff af32 	bcc.w	800d646 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	2220      	movs	r2, #32
 800d7e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	2200      	movs	r2, #0
 800d7ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800d7f2:	2301      	movs	r3, #1
 800d7f4:	e000      	b.n	800d7f8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800d7f6:	2302      	movs	r3, #2
  }
}
 800d7f8:	4618      	mov	r0, r3
 800d7fa:	3720      	adds	r7, #32
 800d7fc:	46bd      	mov	sp, r7
 800d7fe:	bd80      	pop	{r7, pc}
 800d800:	00100002 	.word	0x00100002
 800d804:	ffff0000 	.word	0xffff0000

0800d808 <HAL_I2C_Master_Seq_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 800d808:	b480      	push	{r7}
 800d80a:	b087      	sub	sp, #28
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	60f8      	str	r0, [r7, #12]
 800d810:	607a      	str	r2, [r7, #4]
 800d812:	461a      	mov	r2, r3
 800d814:	460b      	mov	r3, r1
 800d816:	817b      	strh	r3, [r7, #10]
 800d818:	4613      	mov	r3, r2
 800d81a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t Prev_State = 0x00U;
 800d81c:	2300      	movs	r3, #0
 800d81e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count      = 0x00U;
 800d820:	2300      	movs	r3, #0
 800d822:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d82a:	b2db      	uxtb	r3, r3
 800d82c:	2b20      	cmp	r3, #32
 800d82e:	f040 80a6 	bne.w	800d97e <HAL_I2C_Master_Seq_Transmit_IT+0x176>
  {
    /* Check Busy Flag only if FIRST call of Master interface */
    if ((READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP) || (XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d83c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d840:	d005      	beq.n	800d84e <HAL_I2C_Master_Seq_Transmit_IT+0x46>
 800d842:	6a3b      	ldr	r3, [r7, #32]
 800d844:	2b08      	cmp	r3, #8
 800d846:	d002      	beq.n	800d84e <HAL_I2C_Master_Seq_Transmit_IT+0x46>
 800d848:	6a3b      	ldr	r3, [r7, #32]
 800d84a:	2b01      	cmp	r3, #1
 800d84c:	d130      	bne.n	800d8b0 <HAL_I2C_Master_Seq_Transmit_IT+0xa8>
    {
      /* Wait until BUSY flag is reset */
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800d84e:	4b4f      	ldr	r3, [pc, #316]	; (800d98c <HAL_I2C_Master_Seq_Transmit_IT+0x184>)
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	08db      	lsrs	r3, r3, #3
 800d854:	4a4e      	ldr	r2, [pc, #312]	; (800d990 <HAL_I2C_Master_Seq_Transmit_IT+0x188>)
 800d856:	fba2 2303 	umull	r2, r3, r2, r3
 800d85a:	0a1a      	lsrs	r2, r3, #8
 800d85c:	4613      	mov	r3, r2
 800d85e:	009b      	lsls	r3, r3, #2
 800d860:	4413      	add	r3, r2
 800d862:	009a      	lsls	r2, r3, #2
 800d864:	4413      	add	r3, r2
 800d866:	613b      	str	r3, [r7, #16]
      do
      {
        count--;
 800d868:	693b      	ldr	r3, [r7, #16]
 800d86a:	3b01      	subs	r3, #1
 800d86c:	613b      	str	r3, [r7, #16]
        if (count == 0U)
 800d86e:	693b      	ldr	r3, [r7, #16]
 800d870:	2b00      	cmp	r3, #0
 800d872:	d116      	bne.n	800d8a2 <HAL_I2C_Master_Seq_Transmit_IT+0x9a>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	2200      	movs	r2, #0
 800d878:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	2220      	movs	r2, #32
 800d87e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	2200      	movs	r2, #0
 800d886:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d88e:	f043 0220 	orr.w	r2, r3, #32
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	2200      	movs	r2, #0
 800d89a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800d89e:	2301      	movs	r3, #1
 800d8a0:	e06e      	b.n	800d980 <HAL_I2C_Master_Seq_Transmit_IT+0x178>
        }
      }
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	699b      	ldr	r3, [r3, #24]
 800d8a8:	f003 0302 	and.w	r3, r3, #2
 800d8ac:	2b02      	cmp	r3, #2
 800d8ae:	d0db      	beq.n	800d868 <HAL_I2C_Master_Seq_Transmit_IT+0x60>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d8b6:	2b01      	cmp	r3, #1
 800d8b8:	d101      	bne.n	800d8be <HAL_I2C_Master_Seq_Transmit_IT+0xb6>
 800d8ba:	2302      	movs	r3, #2
 800d8bc:	e060      	b.n	800d980 <HAL_I2C_Master_Seq_Transmit_IT+0x178>
 800d8be:	68fb      	ldr	r3, [r7, #12]
 800d8c0:	2201      	movs	r2, #1
 800d8c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	f003 0301 	and.w	r3, r3, #1
 800d8d0:	2b01      	cmp	r3, #1
 800d8d2:	d007      	beq.n	800d8e4 <HAL_I2C_Master_Seq_Transmit_IT+0xdc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	681a      	ldr	r2, [r3, #0]
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	f042 0201 	orr.w	r2, r2, #1
 800d8e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	681a      	ldr	r2, [r3, #0]
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d8f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	2221      	movs	r2, #33	; 0x21
 800d8f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	2210      	movs	r2, #16
 800d900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	2200      	movs	r2, #0
 800d908:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	687a      	ldr	r2, [r7, #4]
 800d90e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	893a      	ldrh	r2, [r7, #8]
 800d914:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d91a:	b29a      	uxth	r2, r3
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	6a3a      	ldr	r2, [r7, #32]
 800d924:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800d926:	897a      	ldrh	r2, [r7, #10]
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	645a      	str	r2, [r3, #68]	; 0x44

    Prev_State = hi2c->PreviousState;
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d930:	617b      	str	r3, [r7, #20]

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800d932:	697b      	ldr	r3, [r7, #20]
 800d934:	2b11      	cmp	r3, #17
 800d936:	d10c      	bne.n	800d952 <HAL_I2C_Master_Seq_Transmit_IT+0x14a>
 800d938:	6a3b      	ldr	r3, [r7, #32]
 800d93a:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800d93e:	d003      	beq.n	800d948 <HAL_I2C_Master_Seq_Transmit_IT+0x140>
 800d940:	6a3b      	ldr	r3, [r7, #32]
 800d942:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800d946:	d101      	bne.n	800d94c <HAL_I2C_Master_Seq_Transmit_IT+0x144>
 800d948:	2301      	movs	r3, #1
 800d94a:	e000      	b.n	800d94e <HAL_I2C_Master_Seq_Transmit_IT+0x146>
 800d94c:	2300      	movs	r3, #0
 800d94e:	2b01      	cmp	r3, #1
 800d950:	d107      	bne.n	800d962 <HAL_I2C_Master_Seq_Transmit_IT+0x15a>
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	681a      	ldr	r2, [r3, #0]
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d960:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	2200      	movs	r2, #0
 800d966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	685a      	ldr	r2, [r3, #4]
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800d978:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800d97a:	2300      	movs	r3, #0
 800d97c:	e000      	b.n	800d980 <HAL_I2C_Master_Seq_Transmit_IT+0x178>
  }
  else
  {
    return HAL_BUSY;
 800d97e:	2302      	movs	r3, #2
  }
}
 800d980:	4618      	mov	r0, r3
 800d982:	371c      	adds	r7, #28
 800d984:	46bd      	mov	sp, r7
 800d986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d98a:	4770      	bx	lr
 800d98c:	20000058 	.word	0x20000058
 800d990:	14f8b589 	.word	0x14f8b589

0800d994 <HAL_I2C_Master_Seq_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 800d994:	b580      	push	{r7, lr}
 800d996:	b088      	sub	sp, #32
 800d998:	af00      	add	r7, sp, #0
 800d99a:	60f8      	str	r0, [r7, #12]
 800d99c:	607a      	str	r2, [r7, #4]
 800d99e:	461a      	mov	r2, r3
 800d9a0:	460b      	mov	r3, r1
 800d9a2:	817b      	strh	r3, [r7, #10]
 800d9a4:	4613      	mov	r3, r2
 800d9a6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t Prev_State = 0x00U;
 800d9a8:	2300      	movs	r3, #0
 800d9aa:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count      = 0x00U;
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d9b6:	b2db      	uxtb	r3, r3
 800d9b8:	2b20      	cmp	r3, #32
 800d9ba:	f040 8149 	bne.w	800dc50 <HAL_I2C_Master_Seq_Transmit_DMA+0x2bc>
  {
    /* Check Busy Flag only if FIRST call of Master interface */
    if ((READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP) || (XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d9c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d9cc:	d005      	beq.n	800d9da <HAL_I2C_Master_Seq_Transmit_DMA+0x46>
 800d9ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9d0:	2b08      	cmp	r3, #8
 800d9d2:	d002      	beq.n	800d9da <HAL_I2C_Master_Seq_Transmit_DMA+0x46>
 800d9d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9d6:	2b01      	cmp	r3, #1
 800d9d8:	d130      	bne.n	800da3c <HAL_I2C_Master_Seq_Transmit_DMA+0xa8>
    {
      /* Wait until BUSY flag is reset */
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800d9da:	4b99      	ldr	r3, [pc, #612]	; (800dc40 <HAL_I2C_Master_Seq_Transmit_DMA+0x2ac>)
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	08db      	lsrs	r3, r3, #3
 800d9e0:	4a98      	ldr	r2, [pc, #608]	; (800dc44 <HAL_I2C_Master_Seq_Transmit_DMA+0x2b0>)
 800d9e2:	fba2 2303 	umull	r2, r3, r2, r3
 800d9e6:	0a1a      	lsrs	r2, r3, #8
 800d9e8:	4613      	mov	r3, r2
 800d9ea:	009b      	lsls	r3, r3, #2
 800d9ec:	4413      	add	r3, r2
 800d9ee:	009a      	lsls	r2, r3, #2
 800d9f0:	4413      	add	r3, r2
 800d9f2:	617b      	str	r3, [r7, #20]
      do
      {
        count--;
 800d9f4:	697b      	ldr	r3, [r7, #20]
 800d9f6:	3b01      	subs	r3, #1
 800d9f8:	617b      	str	r3, [r7, #20]
        if (count == 0U)
 800d9fa:	697b      	ldr	r3, [r7, #20]
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d116      	bne.n	800da2e <HAL_I2C_Master_Seq_Transmit_DMA+0x9a>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	2200      	movs	r2, #0
 800da04:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800da06:	68fb      	ldr	r3, [r7, #12]
 800da08:	2220      	movs	r2, #32
 800da0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	2200      	movs	r2, #0
 800da12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da1a:	f043 0220 	orr.w	r2, r3, #32
 800da1e:	68fb      	ldr	r3, [r7, #12]
 800da20:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	2200      	movs	r2, #0
 800da26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800da2a:	2301      	movs	r3, #1
 800da2c:	e111      	b.n	800dc52 <HAL_I2C_Master_Seq_Transmit_DMA+0x2be>
        }
      }
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	699b      	ldr	r3, [r3, #24]
 800da34:	f003 0302 	and.w	r3, r3, #2
 800da38:	2b02      	cmp	r3, #2
 800da3a:	d0db      	beq.n	800d9f4 <HAL_I2C_Master_Seq_Transmit_DMA+0x60>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800da42:	2b01      	cmp	r3, #1
 800da44:	d101      	bne.n	800da4a <HAL_I2C_Master_Seq_Transmit_DMA+0xb6>
 800da46:	2302      	movs	r3, #2
 800da48:	e103      	b.n	800dc52 <HAL_I2C_Master_Seq_Transmit_DMA+0x2be>
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	2201      	movs	r2, #1
 800da4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	f003 0301 	and.w	r3, r3, #1
 800da5c:	2b01      	cmp	r3, #1
 800da5e:	d007      	beq.n	800da70 <HAL_I2C_Master_Seq_Transmit_DMA+0xdc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	681a      	ldr	r2, [r3, #0]
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	f042 0201 	orr.w	r2, r2, #1
 800da6e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	681a      	ldr	r2, [r3, #0]
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800da7e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	2221      	movs	r2, #33	; 0x21
 800da84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	2210      	movs	r2, #16
 800da8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	2200      	movs	r2, #0
 800da94:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	687a      	ldr	r2, [r7, #4]
 800da9a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	893a      	ldrh	r2, [r7, #8]
 800daa0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800daa6:	b29a      	uxth	r2, r3
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dab0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800dab2:	897a      	ldrh	r2, [r7, #10]
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	645a      	str	r2, [r3, #68]	; 0x44

    Prev_State = hi2c->PreviousState;
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dabc:	61bb      	str	r3, [r7, #24]

    if (hi2c->XferSize > 0U)
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	f000 808d 	beq.w	800dbe2 <HAL_I2C_Master_Seq_Transmit_DMA+0x24e>
    {
      if (hi2c->hdmatx != NULL)
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d022      	beq.n	800db16 <HAL_I2C_Master_Seq_Transmit_DMA+0x182>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800dad0:	68fb      	ldr	r3, [r7, #12]
 800dad2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dad4:	4a5c      	ldr	r2, [pc, #368]	; (800dc48 <HAL_I2C_Master_Seq_Transmit_DMA+0x2b4>)
 800dad6:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dadc:	4a5b      	ldr	r2, [pc, #364]	; (800dc4c <HAL_I2C_Master_Seq_Transmit_DMA+0x2b8>)
 800dade:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dae4:	2200      	movs	r2, #0
 800dae6:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmatx->XferAbortCallback = NULL;
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800daec:	2200      	movs	r2, #0
 800daee:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800daf8:	4619      	mov	r1, r3
 800dafa:	68fb      	ldr	r3, [r7, #12]
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	3310      	adds	r3, #16
 800db00:	461a      	mov	r2, r3
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800db06:	f7f9 feb0 	bl	800786a <HAL_DMA_Start_IT>
 800db0a:	4603      	mov	r3, r0
 800db0c:	77fb      	strb	r3, [r7, #31]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800db0e:	7ffb      	ldrb	r3, [r7, #31]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d152      	bne.n	800dbba <HAL_I2C_Master_Seq_Transmit_DMA+0x226>
 800db14:	e013      	b.n	800db3e <HAL_I2C_Master_Seq_Transmit_DMA+0x1aa>
        hi2c->State     = HAL_I2C_STATE_READY;
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	2220      	movs	r2, #32
 800db1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	2200      	movs	r2, #0
 800db22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db2a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	2200      	movs	r2, #0
 800db36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 800db3a:	2301      	movs	r3, #1
 800db3c:	e089      	b.n	800dc52 <HAL_I2C_Master_Seq_Transmit_DMA+0x2be>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	681a      	ldr	r2, [r3, #0]
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800db4c:	601a      	str	r2, [r3, #0]

        /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
        /* Mean Previous state is same as current state */
        if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800db4e:	69bb      	ldr	r3, [r7, #24]
 800db50:	2b11      	cmp	r3, #17
 800db52:	d10c      	bne.n	800db6e <HAL_I2C_Master_Seq_Transmit_DMA+0x1da>
 800db54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db56:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800db5a:	d003      	beq.n	800db64 <HAL_I2C_Master_Seq_Transmit_DMA+0x1d0>
 800db5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db5e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800db62:	d101      	bne.n	800db68 <HAL_I2C_Master_Seq_Transmit_DMA+0x1d4>
 800db64:	2301      	movs	r3, #1
 800db66:	e000      	b.n	800db6a <HAL_I2C_Master_Seq_Transmit_DMA+0x1d6>
 800db68:	2300      	movs	r3, #0
 800db6a:	2b01      	cmp	r3, #1
 800db6c:	d107      	bne.n	800db7e <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
        {
          /* Generate Start */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	681a      	ldr	r2, [r3, #0]
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800db7c:	601a      	str	r2, [r3, #0]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	2200      	movs	r2, #0
 800db82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* If XferOptions is not associated to a new frame, mean no start bit is request, enable directly the DMA request */
        /* In other cases, DMA request is enabled after Slave address treatment in IRQHandler */
        if ((XferOptions == I2C_NEXT_FRAME) || (XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP))
 800db86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db88:	2b04      	cmp	r3, #4
 800db8a:	d005      	beq.n	800db98 <HAL_I2C_Master_Seq_Transmit_DMA+0x204>
 800db8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db8e:	2b20      	cmp	r3, #32
 800db90:	d002      	beq.n	800db98 <HAL_I2C_Master_Seq_Transmit_DMA+0x204>
 800db92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db94:	2b10      	cmp	r3, #16
 800db96:	d107      	bne.n	800dba8 <HAL_I2C_Master_Seq_Transmit_DMA+0x214>
        {
          /* Enable DMA Request */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	685a      	ldr	r2, [r3, #4]
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800dba6:	605a      	str	r2, [r3, #4]
        }

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	685a      	ldr	r2, [r3, #4]
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800dbb6:	605a      	str	r2, [r3, #4]
 800dbb8:	e03f      	b.n	800dc3a <HAL_I2C_Master_Seq_Transmit_DMA+0x2a6>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	2220      	movs	r2, #32
 800dbbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	2200      	movs	r2, #0
 800dbc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbce:	f043 0210 	orr.w	r2, r3, #16
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	2200      	movs	r2, #0
 800dbda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800dbde:	2301      	movs	r3, #1
 800dbe0:	e037      	b.n	800dc52 <HAL_I2C_Master_Seq_Transmit_DMA+0x2be>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	681a      	ldr	r2, [r3, #0]
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800dbf0:	601a      	str	r2, [r3, #0]

      /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
      /* Mean Previous state is same as current state */
      if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800dbf2:	69bb      	ldr	r3, [r7, #24]
 800dbf4:	2b11      	cmp	r3, #17
 800dbf6:	d10c      	bne.n	800dc12 <HAL_I2C_Master_Seq_Transmit_DMA+0x27e>
 800dbf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbfa:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800dbfe:	d003      	beq.n	800dc08 <HAL_I2C_Master_Seq_Transmit_DMA+0x274>
 800dc00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc02:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800dc06:	d101      	bne.n	800dc0c <HAL_I2C_Master_Seq_Transmit_DMA+0x278>
 800dc08:	2301      	movs	r3, #1
 800dc0a:	e000      	b.n	800dc0e <HAL_I2C_Master_Seq_Transmit_DMA+0x27a>
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	2b01      	cmp	r3, #1
 800dc10:	d107      	bne.n	800dc22 <HAL_I2C_Master_Seq_Transmit_DMA+0x28e>
      {
        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	681a      	ldr	r2, [r3, #0]
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800dc20:	601a      	str	r2, [r3, #0]
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	2200      	movs	r2, #0
 800dc26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	685a      	ldr	r2, [r3, #4]
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800dc38:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 800dc3a:	2300      	movs	r3, #0
 800dc3c:	e009      	b.n	800dc52 <HAL_I2C_Master_Seq_Transmit_DMA+0x2be>
 800dc3e:	bf00      	nop
 800dc40:	20000058 	.word	0x20000058
 800dc44:	14f8b589 	.word	0x14f8b589
 800dc48:	0801079d 	.word	0x0801079d
 800dc4c:	08010947 	.word	0x08010947
  }
  else
  {
    return HAL_BUSY;
 800dc50:	2302      	movs	r3, #2
  }
}
 800dc52:	4618      	mov	r0, r3
 800dc54:	3720      	adds	r7, #32
 800dc56:	46bd      	mov	sp, r7
 800dc58:	bd80      	pop	{r7, pc}

0800dc5a <HAL_I2C_Master_Seq_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 800dc5a:	b480      	push	{r7}
 800dc5c:	b089      	sub	sp, #36	; 0x24
 800dc5e:	af00      	add	r7, sp, #0
 800dc60:	60f8      	str	r0, [r7, #12]
 800dc62:	607a      	str	r2, [r7, #4]
 800dc64:	461a      	mov	r2, r3
 800dc66:	460b      	mov	r3, r1
 800dc68:	817b      	strh	r3, [r7, #10]
 800dc6a:	4613      	mov	r3, r2
 800dc6c:	813b      	strh	r3, [r7, #8]
  __IO uint32_t Prev_State = 0x00U;
 800dc6e:	2300      	movs	r3, #0
 800dc70:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800dc72:	2300      	movs	r3, #0
 800dc74:	617b      	str	r3, [r7, #20]
  uint32_t enableIT = (I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800dc76:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800dc7a:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dc82:	b2db      	uxtb	r3, r3
 800dc84:	2b20      	cmp	r3, #32
 800dc86:	f040 80da 	bne.w	800de3e <HAL_I2C_Master_Seq_Receive_IT+0x1e4>
  {
    /* Check Busy Flag only if FIRST call of Master interface */
    if ((READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP) || (XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800dc94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dc98:	d005      	beq.n	800dca6 <HAL_I2C_Master_Seq_Receive_IT+0x4c>
 800dc9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc9c:	2b08      	cmp	r3, #8
 800dc9e:	d002      	beq.n	800dca6 <HAL_I2C_Master_Seq_Receive_IT+0x4c>
 800dca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dca2:	2b01      	cmp	r3, #1
 800dca4:	d130      	bne.n	800dd08 <HAL_I2C_Master_Seq_Receive_IT+0xae>
    {
      /* Wait until BUSY flag is reset */
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800dca6:	4b69      	ldr	r3, [pc, #420]	; (800de4c <HAL_I2C_Master_Seq_Receive_IT+0x1f2>)
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	08db      	lsrs	r3, r3, #3
 800dcac:	4a68      	ldr	r2, [pc, #416]	; (800de50 <HAL_I2C_Master_Seq_Receive_IT+0x1f6>)
 800dcae:	fba2 2303 	umull	r2, r3, r2, r3
 800dcb2:	0a1a      	lsrs	r2, r3, #8
 800dcb4:	4613      	mov	r3, r2
 800dcb6:	009b      	lsls	r3, r3, #2
 800dcb8:	4413      	add	r3, r2
 800dcba:	009a      	lsls	r2, r3, #2
 800dcbc:	4413      	add	r3, r2
 800dcbe:	617b      	str	r3, [r7, #20]
      do
      {
        count--;
 800dcc0:	697b      	ldr	r3, [r7, #20]
 800dcc2:	3b01      	subs	r3, #1
 800dcc4:	617b      	str	r3, [r7, #20]
        if (count == 0U)
 800dcc6:	697b      	ldr	r3, [r7, #20]
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d116      	bne.n	800dcfa <HAL_I2C_Master_Seq_Receive_IT+0xa0>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	2200      	movs	r2, #0
 800dcd0:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	2220      	movs	r2, #32
 800dcd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	2200      	movs	r2, #0
 800dcde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dce6:	f043 0220 	orr.w	r2, r3, #32
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	2200      	movs	r2, #0
 800dcf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800dcf6:	2301      	movs	r3, #1
 800dcf8:	e0a2      	b.n	800de40 <HAL_I2C_Master_Seq_Receive_IT+0x1e6>
        }
      }
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	699b      	ldr	r3, [r3, #24]
 800dd00:	f003 0302 	and.w	r3, r3, #2
 800dd04:	2b02      	cmp	r3, #2
 800dd06:	d0db      	beq.n	800dcc0 <HAL_I2C_Master_Seq_Receive_IT+0x66>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dd0e:	2b01      	cmp	r3, #1
 800dd10:	d101      	bne.n	800dd16 <HAL_I2C_Master_Seq_Receive_IT+0xbc>
 800dd12:	2302      	movs	r3, #2
 800dd14:	e094      	b.n	800de40 <HAL_I2C_Master_Seq_Receive_IT+0x1e6>
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	2201      	movs	r2, #1
 800dd1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	f003 0301 	and.w	r3, r3, #1
 800dd28:	2b01      	cmp	r3, #1
 800dd2a:	d007      	beq.n	800dd3c <HAL_I2C_Master_Seq_Receive_IT+0xe2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	681a      	ldr	r2, [r3, #0]
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	f042 0201 	orr.w	r2, r2, #1
 800dd3a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	681a      	ldr	r2, [r3, #0]
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800dd4a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	2222      	movs	r2, #34	; 0x22
 800dd50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	2210      	movs	r2, #16
 800dd58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	2200      	movs	r2, #0
 800dd60:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	687a      	ldr	r2, [r7, #4]
 800dd66:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	893a      	ldrh	r2, [r7, #8]
 800dd6c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800dd72:	b29a      	uxth	r2, r3
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dd7c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800dd7e:	897a      	ldrh	r2, [r7, #10]
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	645a      	str	r2, [r3, #68]	; 0x44

    Prev_State = hi2c->PreviousState;
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd88:	61bb      	str	r3, [r7, #24]

    if ((hi2c->XferCount == 2U) && ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP)))
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800dd8e:	b29b      	uxth	r3, r3
 800dd90:	2b02      	cmp	r3, #2
 800dd92:	d126      	bne.n	800dde2 <HAL_I2C_Master_Seq_Receive_IT+0x188>
 800dd94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd96:	2b20      	cmp	r3, #32
 800dd98:	d002      	beq.n	800dda0 <HAL_I2C_Master_Seq_Receive_IT+0x146>
 800dd9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd9c:	2b10      	cmp	r3, #16
 800dd9e:	d120      	bne.n	800dde2 <HAL_I2C_Master_Seq_Receive_IT+0x188>
    {
      if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 800dda0:	69bb      	ldr	r3, [r7, #24]
 800dda2:	2b12      	cmp	r3, #18
 800dda4:	d114      	bne.n	800ddd0 <HAL_I2C_Master_Seq_Receive_IT+0x176>
      {
        /* Disable Acknowledge */
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	681a      	ldr	r2, [r3, #0]
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ddb4:	601a      	str	r2, [r3, #0]

        /* Enable Pos */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	681a      	ldr	r2, [r3, #0]
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ddc4:	601a      	str	r2, [r3, #0]

        /* Remove Enabling of IT_BUF, mean RXNE treatment, treat the 2 bytes through BTF */
        enableIT &= ~I2C_IT_BUF;
 800ddc6:	69fb      	ldr	r3, [r7, #28]
 800ddc8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ddcc:	61fb      	str	r3, [r7, #28]
      if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 800ddce:	e010      	b.n	800ddf2 <HAL_I2C_Master_Seq_Receive_IT+0x198>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	681a      	ldr	r2, [r3, #0]
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ddde:	601a      	str	r2, [r3, #0]
      if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 800dde0:	e007      	b.n	800ddf2 <HAL_I2C_Master_Seq_Receive_IT+0x198>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	681a      	ldr	r2, [r3, #0]
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ddf0:	601a      	str	r2, [r3, #0]
    }

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800ddf2:	69bb      	ldr	r3, [r7, #24]
 800ddf4:	2b12      	cmp	r3, #18
 800ddf6:	d10c      	bne.n	800de12 <HAL_I2C_Master_Seq_Receive_IT+0x1b8>
 800ddf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddfa:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800ddfe:	d003      	beq.n	800de08 <HAL_I2C_Master_Seq_Receive_IT+0x1ae>
 800de00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de02:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800de06:	d101      	bne.n	800de0c <HAL_I2C_Master_Seq_Receive_IT+0x1b2>
 800de08:	2301      	movs	r3, #1
 800de0a:	e000      	b.n	800de0e <HAL_I2C_Master_Seq_Receive_IT+0x1b4>
 800de0c:	2300      	movs	r3, #0
 800de0e:	2b01      	cmp	r3, #1
 800de10:	d107      	bne.n	800de22 <HAL_I2C_Master_Seq_Receive_IT+0x1c8>
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	681a      	ldr	r2, [r3, #0]
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800de20:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	2200      	movs	r2, #0
 800de26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable interrupts */
    __HAL_I2C_ENABLE_IT(hi2c, enableIT);
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	6859      	ldr	r1, [r3, #4]
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	69fa      	ldr	r2, [r7, #28]
 800de36:	430a      	orrs	r2, r1
 800de38:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800de3a:	2300      	movs	r3, #0
 800de3c:	e000      	b.n	800de40 <HAL_I2C_Master_Seq_Receive_IT+0x1e6>
  }
  else
  {
    return HAL_BUSY;
 800de3e:	2302      	movs	r3, #2
  }
}
 800de40:	4618      	mov	r0, r3
 800de42:	3724      	adds	r7, #36	; 0x24
 800de44:	46bd      	mov	sp, r7
 800de46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de4a:	4770      	bx	lr
 800de4c:	20000058 	.word	0x20000058
 800de50:	14f8b589 	.word	0x14f8b589

0800de54 <HAL_I2C_Master_Seq_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 800de54:	b580      	push	{r7, lr}
 800de56:	b088      	sub	sp, #32
 800de58:	af00      	add	r7, sp, #0
 800de5a:	60f8      	str	r0, [r7, #12]
 800de5c:	607a      	str	r2, [r7, #4]
 800de5e:	461a      	mov	r2, r3
 800de60:	460b      	mov	r3, r1
 800de62:	817b      	strh	r3, [r7, #10]
 800de64:	4613      	mov	r3, r2
 800de66:	813b      	strh	r3, [r7, #8]
  __IO uint32_t Prev_State = 0x00U;
 800de68:	2300      	movs	r3, #0
 800de6a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800de6c:	2300      	movs	r3, #0
 800de6e:	613b      	str	r3, [r7, #16]
  uint32_t enableIT = (I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800de70:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800de74:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800de7c:	b2db      	uxtb	r3, r3
 800de7e:	2b20      	cmp	r3, #32
 800de80:	f040 8199 	bne.w	800e1b6 <HAL_I2C_Master_Seq_Receive_DMA+0x362>
  {
    /* Check Busy Flag only if FIRST call of Master interface */
    if ((READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP) || (XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800de8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800de92:	d005      	beq.n	800dea0 <HAL_I2C_Master_Seq_Receive_DMA+0x4c>
 800de94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de96:	2b08      	cmp	r3, #8
 800de98:	d002      	beq.n	800dea0 <HAL_I2C_Master_Seq_Receive_DMA+0x4c>
 800de9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de9c:	2b01      	cmp	r3, #1
 800de9e:	d130      	bne.n	800df02 <HAL_I2C_Master_Seq_Receive_DMA+0xae>
    {
      /* Wait until BUSY flag is reset */
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800dea0:	4b8f      	ldr	r3, [pc, #572]	; (800e0e0 <HAL_I2C_Master_Seq_Receive_DMA+0x28c>)
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	08db      	lsrs	r3, r3, #3
 800dea6:	4a8f      	ldr	r2, [pc, #572]	; (800e0e4 <HAL_I2C_Master_Seq_Receive_DMA+0x290>)
 800dea8:	fba2 2303 	umull	r2, r3, r2, r3
 800deac:	0a1a      	lsrs	r2, r3, #8
 800deae:	4613      	mov	r3, r2
 800deb0:	009b      	lsls	r3, r3, #2
 800deb2:	4413      	add	r3, r2
 800deb4:	009a      	lsls	r2, r3, #2
 800deb6:	4413      	add	r3, r2
 800deb8:	613b      	str	r3, [r7, #16]
      do
      {
        count--;
 800deba:	693b      	ldr	r3, [r7, #16]
 800debc:	3b01      	subs	r3, #1
 800debe:	613b      	str	r3, [r7, #16]
        if (count == 0U)
 800dec0:	693b      	ldr	r3, [r7, #16]
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d116      	bne.n	800def4 <HAL_I2C_Master_Seq_Receive_DMA+0xa0>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	2200      	movs	r2, #0
 800deca:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	2220      	movs	r2, #32
 800ded0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	2200      	movs	r2, #0
 800ded8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dee0:	f043 0220 	orr.w	r2, r3, #32
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	2200      	movs	r2, #0
 800deec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800def0:	2301      	movs	r3, #1
 800def2:	e161      	b.n	800e1b8 <HAL_I2C_Master_Seq_Receive_DMA+0x364>
        }
      }
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	699b      	ldr	r3, [r3, #24]
 800defa:	f003 0302 	and.w	r3, r3, #2
 800defe:	2b02      	cmp	r3, #2
 800df00:	d0db      	beq.n	800deba <HAL_I2C_Master_Seq_Receive_DMA+0x66>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800df08:	2b01      	cmp	r3, #1
 800df0a:	d101      	bne.n	800df10 <HAL_I2C_Master_Seq_Receive_DMA+0xbc>
 800df0c:	2302      	movs	r3, #2
 800df0e:	e153      	b.n	800e1b8 <HAL_I2C_Master_Seq_Receive_DMA+0x364>
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	2201      	movs	r2, #1
 800df14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	f003 0301 	and.w	r3, r3, #1
 800df22:	2b01      	cmp	r3, #1
 800df24:	d007      	beq.n	800df36 <HAL_I2C_Master_Seq_Receive_DMA+0xe2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	681a      	ldr	r2, [r3, #0]
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	f042 0201 	orr.w	r2, r2, #1
 800df34:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	681a      	ldr	r2, [r3, #0]
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800df44:	601a      	str	r2, [r3, #0]

    /* Clear Last DMA bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800df46:	68fb      	ldr	r3, [r7, #12]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	685a      	ldr	r2, [r3, #4]
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800df54:	605a      	str	r2, [r3, #4]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	2222      	movs	r2, #34	; 0x22
 800df5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	2210      	movs	r2, #16
 800df62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	2200      	movs	r2, #0
 800df6a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	687a      	ldr	r2, [r7, #4]
 800df70:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	893a      	ldrh	r2, [r7, #8]
 800df76:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800df7c:	b29a      	uxth	r2, r3
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800df86:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800df88:	897a      	ldrh	r2, [r7, #10]
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	645a      	str	r2, [r3, #68]	; 0x44

    Prev_State = hi2c->PreviousState;
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df92:	617b      	str	r3, [r7, #20]

    if (hi2c->XferSize > 0U)
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800df98:	2b00      	cmp	r3, #0
 800df9a:	f000 80de 	beq.w	800e15a <HAL_I2C_Master_Seq_Receive_DMA+0x306>
    {
      if ((hi2c->XferCount == 2U) && ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP)))
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800dfa2:	b29b      	uxth	r3, r3
 800dfa4:	2b02      	cmp	r3, #2
 800dfa6:	d12a      	bne.n	800dffe <HAL_I2C_Master_Seq_Receive_DMA+0x1aa>
 800dfa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dfaa:	2b20      	cmp	r3, #32
 800dfac:	d002      	beq.n	800dfb4 <HAL_I2C_Master_Seq_Receive_DMA+0x160>
 800dfae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dfb0:	2b10      	cmp	r3, #16
 800dfb2:	d124      	bne.n	800dffe <HAL_I2C_Master_Seq_Receive_DMA+0x1aa>
      {
        if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 800dfb4:	697b      	ldr	r3, [r7, #20]
 800dfb6:	2b12      	cmp	r3, #18
 800dfb8:	d118      	bne.n	800dfec <HAL_I2C_Master_Seq_Receive_DMA+0x198>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	681a      	ldr	r2, [r3, #0]
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800dfc8:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	681a      	ldr	r2, [r3, #0]
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800dfd8:	601a      	str	r2, [r3, #0]

          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	685a      	ldr	r2, [r3, #4]
 800dfe0:	68fb      	ldr	r3, [r7, #12]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800dfe8:	605a      	str	r2, [r3, #4]
        if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 800dfea:	e022      	b.n	800e032 <HAL_I2C_Master_Seq_Receive_DMA+0x1de>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	681a      	ldr	r2, [r3, #0]
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800dffa:	601a      	str	r2, [r3, #0]
        if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 800dffc:	e019      	b.n	800e032 <HAL_I2C_Master_Seq_Receive_DMA+0x1de>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	681a      	ldr	r2, [r3, #0]
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e00c:	601a      	str	r2, [r3, #0]

        if ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_OTHER_AND_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP))
 800e00e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e010:	2b20      	cmp	r3, #32
 800e012:	d006      	beq.n	800e022 <HAL_I2C_Master_Seq_Receive_DMA+0x1ce>
 800e014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e016:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800e01a:	d002      	beq.n	800e022 <HAL_I2C_Master_Seq_Receive_DMA+0x1ce>
 800e01c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e01e:	2b10      	cmp	r3, #16
 800e020:	d107      	bne.n	800e032 <HAL_I2C_Master_Seq_Receive_DMA+0x1de>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	685a      	ldr	r2, [r3, #4]
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e030:	605a      	str	r2, [r3, #4]
        }
      }
      if (hi2c->hdmarx != NULL)
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e036:	2b00      	cmp	r3, #0
 800e038:	d022      	beq.n	800e080 <HAL_I2C_Master_Seq_Receive_DMA+0x22c>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e03e:	4a2a      	ldr	r2, [pc, #168]	; (800e0e8 <HAL_I2C_Master_Seq_Receive_DMA+0x294>)
 800e040:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e046:	4a29      	ldr	r2, [pc, #164]	; (800e0ec <HAL_I2C_Master_Seq_Receive_DMA+0x298>)
 800e048:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e04e:	2200      	movs	r2, #0
 800e050:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferAbortCallback = NULL;
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e056:	2200      	movs	r2, #0
 800e058:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	3310      	adds	r3, #16
 800e064:	4619      	mov	r1, r3
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e06a:	461a      	mov	r2, r3
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e070:	f7f9 fbfb 	bl	800786a <HAL_DMA_Start_IT>
 800e074:	4603      	mov	r3, r0
 800e076:	76fb      	strb	r3, [r7, #27]
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }
      if (dmaxferstatus == HAL_OK)
 800e078:	7efb      	ldrb	r3, [r7, #27]
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d159      	bne.n	800e132 <HAL_I2C_Master_Seq_Receive_DMA+0x2de>
 800e07e:	e013      	b.n	800e0a8 <HAL_I2C_Master_Seq_Receive_DMA+0x254>
        hi2c->State     = HAL_I2C_STATE_READY;
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	2220      	movs	r2, #32
 800e084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	2200      	movs	r2, #0
 800e08c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e094:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	2200      	movs	r2, #0
 800e0a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 800e0a4:	2301      	movs	r3, #1
 800e0a6:	e087      	b.n	800e1b8 <HAL_I2C_Master_Seq_Receive_DMA+0x364>
      {
        /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
        /* Mean Previous state is same as current state */
        if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800e0a8:	697b      	ldr	r3, [r7, #20]
 800e0aa:	2b12      	cmp	r3, #18
 800e0ac:	d10c      	bne.n	800e0c8 <HAL_I2C_Master_Seq_Receive_DMA+0x274>
 800e0ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0b0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800e0b4:	d003      	beq.n	800e0be <HAL_I2C_Master_Seq_Receive_DMA+0x26a>
 800e0b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0b8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800e0bc:	d101      	bne.n	800e0c2 <HAL_I2C_Master_Seq_Receive_DMA+0x26e>
 800e0be:	2301      	movs	r3, #1
 800e0c0:	e000      	b.n	800e0c4 <HAL_I2C_Master_Seq_Receive_DMA+0x270>
 800e0c2:	2300      	movs	r3, #0
 800e0c4:	2b01      	cmp	r3, #1
 800e0c6:	d113      	bne.n	800e0f0 <HAL_I2C_Master_Seq_Receive_DMA+0x29c>
        {
          /* Generate Start */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	681a      	ldr	r2, [r3, #0]
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e0d6:	601a      	str	r2, [r3, #0]

          /* Update interrupt for only EVT and ERR */
          enableIT = (I2C_IT_EVT | I2C_IT_ERR);
 800e0d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 800e0dc:	61fb      	str	r3, [r7, #28]
 800e0de:	e00a      	b.n	800e0f6 <HAL_I2C_Master_Seq_Receive_DMA+0x2a2>
 800e0e0:	20000058 	.word	0x20000058
 800e0e4:	14f8b589 	.word	0x14f8b589
 800e0e8:	0801079d 	.word	0x0801079d
 800e0ec:	08010947 	.word	0x08010947
        }
        else
        {
          /* Update interrupt for only ERR */
          enableIT = I2C_IT_ERR;
 800e0f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e0f4:	61fb      	str	r3, [r7, #28]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	2200      	movs	r2, #0
 800e0fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* If XferOptions is not associated to a new frame, mean no start bit is request, enable directly the DMA request */
        /* In other cases, DMA request is enabled after Slave address treatment in IRQHandler */
        if ((XferOptions == I2C_NEXT_FRAME) || (XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP))
 800e0fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e100:	2b04      	cmp	r3, #4
 800e102:	d005      	beq.n	800e110 <HAL_I2C_Master_Seq_Receive_DMA+0x2bc>
 800e104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e106:	2b20      	cmp	r3, #32
 800e108:	d002      	beq.n	800e110 <HAL_I2C_Master_Seq_Receive_DMA+0x2bc>
 800e10a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e10c:	2b10      	cmp	r3, #16
 800e10e:	d107      	bne.n	800e120 <HAL_I2C_Master_Seq_Receive_DMA+0x2cc>
        {
          /* Enable DMA Request */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800e110:	68fb      	ldr	r3, [r7, #12]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	685a      	ldr	r2, [r3, #4]
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e11e:	605a      	str	r2, [r3, #4]
        }

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, enableIT);
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	6859      	ldr	r1, [r3, #4]
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	69fa      	ldr	r2, [r7, #28]
 800e12c:	430a      	orrs	r2, r1
 800e12e:	605a      	str	r2, [r3, #4]
 800e130:	e03f      	b.n	800e1b2 <HAL_I2C_Master_Seq_Receive_DMA+0x35e>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	2220      	movs	r2, #32
 800e136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	2200      	movs	r2, #0
 800e13e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e146:	f043 0210 	orr.w	r2, r3, #16
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	2200      	movs	r2, #0
 800e152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800e156:	2301      	movs	r3, #1
 800e158:	e02e      	b.n	800e1b8 <HAL_I2C_Master_Seq_Receive_DMA+0x364>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	681a      	ldr	r2, [r3, #0]
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e168:	601a      	str	r2, [r3, #0]

      /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
      /* Mean Previous state is same as current state */
      if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800e16a:	697b      	ldr	r3, [r7, #20]
 800e16c:	2b12      	cmp	r3, #18
 800e16e:	d10c      	bne.n	800e18a <HAL_I2C_Master_Seq_Receive_DMA+0x336>
 800e170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e172:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800e176:	d003      	beq.n	800e180 <HAL_I2C_Master_Seq_Receive_DMA+0x32c>
 800e178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e17a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800e17e:	d101      	bne.n	800e184 <HAL_I2C_Master_Seq_Receive_DMA+0x330>
 800e180:	2301      	movs	r3, #1
 800e182:	e000      	b.n	800e186 <HAL_I2C_Master_Seq_Receive_DMA+0x332>
 800e184:	2300      	movs	r3, #0
 800e186:	2b01      	cmp	r3, #1
 800e188:	d107      	bne.n	800e19a <HAL_I2C_Master_Seq_Receive_DMA+0x346>
      {
        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	681a      	ldr	r2, [r3, #0]
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e198:	601a      	str	r2, [r3, #0]
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	2200      	movs	r2, #0
 800e19e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable interrupts */
      __HAL_I2C_ENABLE_IT(hi2c, enableIT);
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	6859      	ldr	r1, [r3, #4]
 800e1a8:	68fb      	ldr	r3, [r7, #12]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	69fa      	ldr	r2, [r7, #28]
 800e1ae:	430a      	orrs	r2, r1
 800e1b0:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 800e1b2:	2300      	movs	r3, #0
 800e1b4:	e000      	b.n	800e1b8 <HAL_I2C_Master_Seq_Receive_DMA+0x364>
  }
  else
  {
    return HAL_BUSY;
 800e1b6:	2302      	movs	r3, #2
  }
}
 800e1b8:	4618      	mov	r0, r3
 800e1ba:	3720      	adds	r7, #32
 800e1bc:	46bd      	mov	sp, r7
 800e1be:	bd80      	pop	{r7, pc}

0800e1c0 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 800e1c0:	b480      	push	{r7}
 800e1c2:	b087      	sub	sp, #28
 800e1c4:	af00      	add	r7, sp, #0
 800e1c6:	60f8      	str	r0, [r7, #12]
 800e1c8:	60b9      	str	r1, [r7, #8]
 800e1ca:	603b      	str	r3, [r7, #0]
 800e1cc:	4613      	mov	r3, r2
 800e1ce:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e1d6:	b2db      	uxtb	r3, r3
 800e1d8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800e1dc:	2b28      	cmp	r3, #40	; 0x28
 800e1de:	d15b      	bne.n	800e298 <HAL_I2C_Slave_Seq_Transmit_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 800e1e0:	68bb      	ldr	r3, [r7, #8]
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d002      	beq.n	800e1ec <HAL_I2C_Slave_Seq_Transmit_IT+0x2c>
 800e1e6:	88fb      	ldrh	r3, [r7, #6]
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d101      	bne.n	800e1f0 <HAL_I2C_Slave_Seq_Transmit_IT+0x30>
    {
      return  HAL_ERROR;
 800e1ec:	2301      	movs	r3, #1
 800e1ee:	e054      	b.n	800e29a <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e1f6:	2b01      	cmp	r3, #1
 800e1f8:	d101      	bne.n	800e1fe <HAL_I2C_Slave_Seq_Transmit_IT+0x3e>
 800e1fa:	2302      	movs	r3, #2
 800e1fc:	e04d      	b.n	800e29a <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	2201      	movs	r2, #1
 800e202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	f003 0301 	and.w	r3, r3, #1
 800e210:	2b01      	cmp	r3, #1
 800e212:	d007      	beq.n	800e224 <HAL_I2C_Slave_Seq_Transmit_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	681a      	ldr	r2, [r3, #0]
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	f042 0201 	orr.w	r2, r2, #1
 800e222:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	681a      	ldr	r2, [r3, #0]
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e232:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	2229      	movs	r2, #41	; 0x29
 800e238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	2220      	movs	r2, #32
 800e240:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	2200      	movs	r2, #0
 800e248:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	68ba      	ldr	r2, [r7, #8]
 800e24e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	88fa      	ldrh	r2, [r7, #6]
 800e254:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800e25a:	b29a      	uxth	r2, r3
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	683a      	ldr	r2, [r7, #0]
 800e264:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800e266:	2300      	movs	r3, #0
 800e268:	617b      	str	r3, [r7, #20]
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	695b      	ldr	r3, [r3, #20]
 800e270:	617b      	str	r3, [r7, #20]
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	699b      	ldr	r3, [r3, #24]
 800e278:	617b      	str	r3, [r7, #20]
 800e27a:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	2200      	movs	r2, #0
 800e280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	685a      	ldr	r2, [r3, #4]
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800e292:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800e294:	2300      	movs	r3, #0
 800e296:	e000      	b.n	800e29a <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 800e298:	2302      	movs	r3, #2
  }
}
 800e29a:	4618      	mov	r0, r3
 800e29c:	371c      	adds	r7, #28
 800e29e:	46bd      	mov	sp, r7
 800e2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a4:	4770      	bx	lr

0800e2a6 <HAL_I2C_Slave_Seq_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 800e2a6:	b580      	push	{r7, lr}
 800e2a8:	b086      	sub	sp, #24
 800e2aa:	af00      	add	r7, sp, #0
 800e2ac:	60f8      	str	r0, [r7, #12]
 800e2ae:	60b9      	str	r1, [r7, #8]
 800e2b0:	603b      	str	r3, [r7, #0]
 800e2b2:	4613      	mov	r3, r2
 800e2b4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e2bc:	b2db      	uxtb	r3, r3
 800e2be:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800e2c2:	2b28      	cmp	r3, #40	; 0x28
 800e2c4:	f040 811e 	bne.w	800e504 <HAL_I2C_Slave_Seq_Transmit_DMA+0x25e>
  {
    if ((pData == NULL) || (Size == 0U))
 800e2c8:	68bb      	ldr	r3, [r7, #8]
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d002      	beq.n	800e2d4 <HAL_I2C_Slave_Seq_Transmit_DMA+0x2e>
 800e2ce:	88fb      	ldrh	r3, [r7, #6]
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d101      	bne.n	800e2d8 <HAL_I2C_Slave_Seq_Transmit_DMA+0x32>
    {
      return  HAL_ERROR;
 800e2d4:	2301      	movs	r3, #1
 800e2d6:	e116      	b.n	800e506 <HAL_I2C_Slave_Seq_Transmit_DMA+0x260>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e2de:	2b01      	cmp	r3, #1
 800e2e0:	d101      	bne.n	800e2e6 <HAL_I2C_Slave_Seq_Transmit_DMA+0x40>
 800e2e2:	2302      	movs	r3, #2
 800e2e4:	e10f      	b.n	800e506 <HAL_I2C_Slave_Seq_Transmit_DMA+0x260>
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	2201      	movs	r2, #1
 800e2ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	685a      	ldr	r2, [r3, #4]
 800e2f4:	68fb      	ldr	r3, [r7, #12]
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800e2fc:	605a      	str	r2, [r3, #4]

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e304:	b2db      	uxtb	r3, r3
 800e306:	2b2a      	cmp	r3, #42	; 0x2a
 800e308:	d127      	bne.n	800e35a <HAL_I2C_Slave_Seq_Transmit_DMA+0xb4>
    {
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	685b      	ldr	r3, [r3, #4]
 800e310:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e314:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e318:	d14c      	bne.n	800e3b4 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
      {
        /* Abort DMA Xfer if any */
        if (hi2c->hdmarx != NULL)
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d048      	beq.n	800e3b4 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
        {
          CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	685a      	ldr	r2, [r3, #4]
 800e328:	68fb      	ldr	r3, [r7, #12]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e330:	605a      	str	r2, [r3, #4]

          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e336:	4a76      	ldr	r2, [pc, #472]	; (800e510 <HAL_I2C_Slave_Seq_Transmit_DMA+0x26a>)
 800e338:	651a      	str	r2, [r3, #80]	; 0x50

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e33e:	4618      	mov	r0, r3
 800e340:	f7f9 fb5b 	bl	80079fa <HAL_DMA_Abort_IT>
 800e344:	4603      	mov	r3, r0
 800e346:	2b00      	cmp	r3, #0
 800e348:	d034      	beq.n	800e3b4 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e34e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e350:	68fa      	ldr	r2, [r7, #12]
 800e352:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800e354:	4610      	mov	r0, r2
 800e356:	4798      	blx	r3
 800e358:	e02c      	b.n	800e3b4 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
          }
        }
      }
    }
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e360:	b2db      	uxtb	r3, r3
 800e362:	2b29      	cmp	r3, #41	; 0x29
 800e364:	d126      	bne.n	800e3b4 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
    {
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800e366:	68fb      	ldr	r3, [r7, #12]
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	685b      	ldr	r3, [r3, #4]
 800e36c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e370:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e374:	d11e      	bne.n	800e3b4 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
      {
        CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	685a      	ldr	r2, [r3, #4]
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e384:	605a      	str	r2, [r3, #4]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 800e386:	68fb      	ldr	r3, [r7, #12]
 800e388:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d012      	beq.n	800e3b4 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e392:	4a5f      	ldr	r2, [pc, #380]	; (800e510 <HAL_I2C_Slave_Seq_Transmit_DMA+0x26a>)
 800e394:	651a      	str	r2, [r3, #80]	; 0x50

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e39a:	4618      	mov	r0, r3
 800e39c:	f7f9 fb2d 	bl	80079fa <HAL_DMA_Abort_IT>
 800e3a0:	4603      	mov	r3, r0
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d006      	beq.n	800e3b4 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10e>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e3ac:	68fa      	ldr	r2, [r7, #12]
 800e3ae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800e3b0:	4610      	mov	r0, r2
 800e3b2:	4798      	blx	r3
    {
      /* Nothing to do */
    }

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	f003 0301 	and.w	r3, r3, #1
 800e3be:	2b01      	cmp	r3, #1
 800e3c0:	d007      	beq.n	800e3d2 <HAL_I2C_Slave_Seq_Transmit_DMA+0x12c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	681a      	ldr	r2, [r3, #0]
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	f042 0201 	orr.w	r2, r2, #1
 800e3d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	681a      	ldr	r2, [r3, #0]
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e3e0:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	2229      	movs	r2, #41	; 0x29
 800e3e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	2220      	movs	r2, #32
 800e3ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e3f2:	68fb      	ldr	r3, [r7, #12]
 800e3f4:	2200      	movs	r2, #0
 800e3f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800e3f8:	68fb      	ldr	r3, [r7, #12]
 800e3fa:	68ba      	ldr	r2, [r7, #8]
 800e3fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	88fa      	ldrh	r2, [r7, #6]
 800e402:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800e408:	b29a      	uxth	r2, r3
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	683a      	ldr	r2, [r7, #0]
 800e412:	62da      	str	r2, [r3, #44]	; 0x2c

    if (hi2c->hdmatx != NULL)
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d022      	beq.n	800e462 <HAL_I2C_Slave_Seq_Transmit_DMA+0x1bc>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e420:	4a3c      	ldr	r2, [pc, #240]	; (800e514 <HAL_I2C_Slave_Seq_Transmit_DMA+0x26e>)
 800e422:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e428:	4a3b      	ldr	r2, [pc, #236]	; (800e518 <HAL_I2C_Slave_Seq_Transmit_DMA+0x272>)
 800e42a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e430:	2200      	movs	r2, #0
 800e432:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmatx->XferAbortCallback = NULL;
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e438:	2200      	movs	r2, #0
 800e43a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e444:	4619      	mov	r1, r3
 800e446:	68fb      	ldr	r3, [r7, #12]
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	3310      	adds	r3, #16
 800e44c:	461a      	mov	r2, r3
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e452:	f7f9 fa0a 	bl	800786a <HAL_DMA_Start_IT>
 800e456:	4603      	mov	r3, r0
 800e458:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800e45a:	7dfb      	ldrb	r3, [r7, #23]
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d13d      	bne.n	800e4dc <HAL_I2C_Slave_Seq_Transmit_DMA+0x236>
 800e460:	e013      	b.n	800e48a <HAL_I2C_Slave_Seq_Transmit_DMA+0x1e4>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	2228      	movs	r2, #40	; 0x28
 800e466:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	2200      	movs	r2, #0
 800e46e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800e472:	68fb      	ldr	r3, [r7, #12]
 800e474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e476:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	641a      	str	r2, [r3, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	2200      	movs	r2, #0
 800e482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 800e486:	2301      	movs	r3, #1
 800e488:	e03d      	b.n	800e506 <HAL_I2C_Slave_Seq_Transmit_DMA+0x260>
    {
      /* Enable Address Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	681a      	ldr	r2, [r3, #0]
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e498:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800e49a:	2300      	movs	r3, #0
 800e49c:	613b      	str	r3, [r7, #16]
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	695b      	ldr	r3, [r3, #20]
 800e4a4:	613b      	str	r3, [r7, #16]
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	699b      	ldr	r3, [r3, #24]
 800e4ac:	613b      	str	r3, [r7, #16]
 800e4ae:	693b      	ldr	r3, [r7, #16]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	2200      	movs	r2, #0
 800e4b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */
      /* Enable EVT and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	685a      	ldr	r2, [r3, #4]
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800e4c6:	605a      	str	r2, [r3, #4]

      /* Enable DMA Request */
      hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	685a      	ldr	r2, [r3, #4]
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e4d6:	605a      	str	r2, [r3, #4]

      return HAL_OK;
 800e4d8:	2300      	movs	r3, #0
 800e4da:	e014      	b.n	800e506 <HAL_I2C_Slave_Seq_Transmit_DMA+0x260>
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	2220      	movs	r2, #32
 800e4e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	2200      	movs	r2, #0
 800e4e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e4f0:	f043 0210 	orr.w	r2, r3, #16
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	2200      	movs	r2, #0
 800e4fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800e500:	2301      	movs	r3, #1
 800e502:	e000      	b.n	800e506 <HAL_I2C_Slave_Seq_Transmit_DMA+0x260>
    }
  }
  else
  {
    return HAL_BUSY;
 800e504:	2302      	movs	r3, #2
  }
}
 800e506:	4618      	mov	r0, r3
 800e508:	3718      	adds	r7, #24
 800e50a:	46bd      	mov	sp, r7
 800e50c:	bd80      	pop	{r7, pc}
 800e50e:	bf00      	nop
 800e510:	080109c1 	.word	0x080109c1
 800e514:	0801079d 	.word	0x0801079d
 800e518:	08010947 	.word	0x08010947

0800e51c <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 800e51c:	b480      	push	{r7}
 800e51e:	b087      	sub	sp, #28
 800e520:	af00      	add	r7, sp, #0
 800e522:	60f8      	str	r0, [r7, #12]
 800e524:	60b9      	str	r1, [r7, #8]
 800e526:	603b      	str	r3, [r7, #0]
 800e528:	4613      	mov	r3, r2
 800e52a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e532:	b2db      	uxtb	r3, r3
 800e534:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800e538:	2b28      	cmp	r3, #40	; 0x28
 800e53a:	d15b      	bne.n	800e5f4 <HAL_I2C_Slave_Seq_Receive_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 800e53c:	68bb      	ldr	r3, [r7, #8]
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d002      	beq.n	800e548 <HAL_I2C_Slave_Seq_Receive_IT+0x2c>
 800e542:	88fb      	ldrh	r3, [r7, #6]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d101      	bne.n	800e54c <HAL_I2C_Slave_Seq_Receive_IT+0x30>
    {
      return  HAL_ERROR;
 800e548:	2301      	movs	r3, #1
 800e54a:	e054      	b.n	800e5f6 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e54c:	68fb      	ldr	r3, [r7, #12]
 800e54e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e552:	2b01      	cmp	r3, #1
 800e554:	d101      	bne.n	800e55a <HAL_I2C_Slave_Seq_Receive_IT+0x3e>
 800e556:	2302      	movs	r3, #2
 800e558:	e04d      	b.n	800e5f6 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	2201      	movs	r2, #1
 800e55e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	f003 0301 	and.w	r3, r3, #1
 800e56c:	2b01      	cmp	r3, #1
 800e56e:	d007      	beq.n	800e580 <HAL_I2C_Slave_Seq_Receive_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	681a      	ldr	r2, [r3, #0]
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	f042 0201 	orr.w	r2, r2, #1
 800e57e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	681a      	ldr	r2, [r3, #0]
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e58e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	222a      	movs	r2, #42	; 0x2a
 800e594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	2220      	movs	r2, #32
 800e59c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	2200      	movs	r2, #0
 800e5a4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	68ba      	ldr	r2, [r7, #8]
 800e5aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	88fa      	ldrh	r2, [r7, #6]
 800e5b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800e5b2:	68fb      	ldr	r3, [r7, #12]
 800e5b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800e5b6:	b29a      	uxth	r2, r3
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	683a      	ldr	r2, [r7, #0]
 800e5c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800e5c2:	2300      	movs	r3, #0
 800e5c4:	617b      	str	r3, [r7, #20]
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	695b      	ldr	r3, [r3, #20]
 800e5cc:	617b      	str	r3, [r7, #20]
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	699b      	ldr	r3, [r3, #24]
 800e5d4:	617b      	str	r3, [r7, #20]
 800e5d6:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800e5d8:	68fb      	ldr	r3, [r7, #12]
 800e5da:	2200      	movs	r2, #0
 800e5dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	685a      	ldr	r2, [r3, #4]
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800e5ee:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800e5f0:	2300      	movs	r3, #0
 800e5f2:	e000      	b.n	800e5f6 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 800e5f4:	2302      	movs	r3, #2
  }
}
 800e5f6:	4618      	mov	r0, r3
 800e5f8:	371c      	adds	r7, #28
 800e5fa:	46bd      	mov	sp, r7
 800e5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e600:	4770      	bx	lr

0800e602 <HAL_I2C_Slave_Seq_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 800e602:	b580      	push	{r7, lr}
 800e604:	b086      	sub	sp, #24
 800e606:	af00      	add	r7, sp, #0
 800e608:	60f8      	str	r0, [r7, #12]
 800e60a:	60b9      	str	r1, [r7, #8]
 800e60c:	603b      	str	r3, [r7, #0]
 800e60e:	4613      	mov	r3, r2
 800e610:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e618:	b2db      	uxtb	r3, r3
 800e61a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800e61e:	2b28      	cmp	r3, #40	; 0x28
 800e620:	f040 811e 	bne.w	800e860 <HAL_I2C_Slave_Seq_Receive_DMA+0x25e>
  {
    if ((pData == NULL) || (Size == 0U))
 800e624:	68bb      	ldr	r3, [r7, #8]
 800e626:	2b00      	cmp	r3, #0
 800e628:	d002      	beq.n	800e630 <HAL_I2C_Slave_Seq_Receive_DMA+0x2e>
 800e62a:	88fb      	ldrh	r3, [r7, #6]
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d101      	bne.n	800e634 <HAL_I2C_Slave_Seq_Receive_DMA+0x32>
    {
      return  HAL_ERROR;
 800e630:	2301      	movs	r3, #1
 800e632:	e116      	b.n	800e862 <HAL_I2C_Slave_Seq_Receive_DMA+0x260>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e63a:	2b01      	cmp	r3, #1
 800e63c:	d101      	bne.n	800e642 <HAL_I2C_Slave_Seq_Receive_DMA+0x40>
 800e63e:	2302      	movs	r3, #2
 800e640:	e10f      	b.n	800e862 <HAL_I2C_Slave_Seq_Receive_DMA+0x260>
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	2201      	movs	r2, #1
 800e646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	685a      	ldr	r2, [r3, #4]
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800e658:	605a      	str	r2, [r3, #4]

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e660:	b2db      	uxtb	r3, r3
 800e662:	2b2a      	cmp	r3, #42	; 0x2a
 800e664:	d127      	bne.n	800e6b6 <HAL_I2C_Slave_Seq_Receive_DMA+0xb4>
    {
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	685b      	ldr	r3, [r3, #4]
 800e66c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e670:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e674:	d14c      	bne.n	800e710 <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
      {
        /* Abort DMA Xfer if any */
        if (hi2c->hdmarx != NULL)
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d048      	beq.n	800e710 <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
        {
          CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	685a      	ldr	r2, [r3, #4]
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e68c:	605a      	str	r2, [r3, #4]

          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e692:	4a76      	ldr	r2, [pc, #472]	; (800e86c <HAL_I2C_Slave_Seq_Receive_DMA+0x26a>)
 800e694:	651a      	str	r2, [r3, #80]	; 0x50

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e69a:	4618      	mov	r0, r3
 800e69c:	f7f9 f9ad 	bl	80079fa <HAL_DMA_Abort_IT>
 800e6a0:	4603      	mov	r3, r0
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d034      	beq.n	800e710 <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e6aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e6ac:	68fa      	ldr	r2, [r7, #12]
 800e6ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800e6b0:	4610      	mov	r0, r2
 800e6b2:	4798      	blx	r3
 800e6b4:	e02c      	b.n	800e710 <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
          }
        }
      }
    }
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e6bc:	b2db      	uxtb	r3, r3
 800e6be:	2b29      	cmp	r3, #41	; 0x29
 800e6c0:	d126      	bne.n	800e710 <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
    {
      if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800e6c2:	68fb      	ldr	r3, [r7, #12]
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	685b      	ldr	r3, [r3, #4]
 800e6c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e6cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e6d0:	d11e      	bne.n	800e710 <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
      {
        CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	685a      	ldr	r2, [r3, #4]
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e6e0:	605a      	str	r2, [r3, #4]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 800e6e2:	68fb      	ldr	r3, [r7, #12]
 800e6e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d012      	beq.n	800e710 <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6ee:	4a5f      	ldr	r2, [pc, #380]	; (800e86c <HAL_I2C_Slave_Seq_Receive_DMA+0x26a>)
 800e6f0:	651a      	str	r2, [r3, #80]	; 0x50

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800e6f2:	68fb      	ldr	r3, [r7, #12]
 800e6f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6f6:	4618      	mov	r0, r3
 800e6f8:	f7f9 f97f 	bl	80079fa <HAL_DMA_Abort_IT>
 800e6fc:	4603      	mov	r3, r0
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d006      	beq.n	800e710 <HAL_I2C_Slave_Seq_Receive_DMA+0x10e>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e706:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e708:	68fa      	ldr	r2, [r7, #12]
 800e70a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800e70c:	4610      	mov	r0, r2
 800e70e:	4798      	blx	r3
    {
      /* Nothing to do */
    }

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	f003 0301 	and.w	r3, r3, #1
 800e71a:	2b01      	cmp	r3, #1
 800e71c:	d007      	beq.n	800e72e <HAL_I2C_Slave_Seq_Receive_DMA+0x12c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	681a      	ldr	r2, [r3, #0]
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	f042 0201 	orr.w	r2, r2, #1
 800e72c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	681a      	ldr	r2, [r3, #0]
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e73c:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	222a      	movs	r2, #42	; 0x2a
 800e742:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	2220      	movs	r2, #32
 800e74a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	2200      	movs	r2, #0
 800e752:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	68ba      	ldr	r2, [r7, #8]
 800e758:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	88fa      	ldrh	r2, [r7, #6]
 800e75e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800e764:	b29a      	uxth	r2, r3
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800e76a:	68fb      	ldr	r3, [r7, #12]
 800e76c:	683a      	ldr	r2, [r7, #0]
 800e76e:	62da      	str	r2, [r3, #44]	; 0x2c

    if (hi2c->hdmarx != NULL)
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e774:	2b00      	cmp	r3, #0
 800e776:	d022      	beq.n	800e7be <HAL_I2C_Slave_Seq_Receive_DMA+0x1bc>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e77c:	4a3c      	ldr	r2, [pc, #240]	; (800e870 <HAL_I2C_Slave_Seq_Receive_DMA+0x26e>)
 800e77e:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e784:	4a3b      	ldr	r2, [pc, #236]	; (800e874 <HAL_I2C_Slave_Seq_Receive_DMA+0x272>)
 800e786:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e78c:	2200      	movs	r2, #0
 800e78e:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmarx->XferAbortCallback = NULL;
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e794:	2200      	movs	r2, #0
 800e796:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	681b      	ldr	r3, [r3, #0]
 800e7a0:	3310      	adds	r3, #16
 800e7a2:	4619      	mov	r1, r3
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7a8:	461a      	mov	r2, r3
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e7ae:	f7f9 f85c 	bl	800786a <HAL_DMA_Start_IT>
 800e7b2:	4603      	mov	r3, r0
 800e7b4:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800e7b6:	7dfb      	ldrb	r3, [r7, #23]
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d13d      	bne.n	800e838 <HAL_I2C_Slave_Seq_Receive_DMA+0x236>
 800e7bc:	e013      	b.n	800e7e6 <HAL_I2C_Slave_Seq_Receive_DMA+0x1e4>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	2228      	movs	r2, #40	; 0x28
 800e7c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	2200      	movs	r2, #0
 800e7ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7d2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	641a      	str	r2, [r3, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	2200      	movs	r2, #0
 800e7de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 800e7e2:	2301      	movs	r3, #1
 800e7e4:	e03d      	b.n	800e862 <HAL_I2C_Slave_Seq_Receive_DMA+0x260>
    {
      /* Enable Address Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	681a      	ldr	r2, [r3, #0]
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e7f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800e7f6:	2300      	movs	r3, #0
 800e7f8:	613b      	str	r3, [r7, #16]
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	695b      	ldr	r3, [r3, #20]
 800e800:	613b      	str	r3, [r7, #16]
 800e802:	68fb      	ldr	r3, [r7, #12]
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	699b      	ldr	r3, [r3, #24]
 800e808:	613b      	str	r3, [r7, #16]
 800e80a:	693b      	ldr	r3, [r7, #16]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	2200      	movs	r2, #0
 800e810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	685a      	ldr	r2, [r3, #4]
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e822:	605a      	str	r2, [r3, #4]

      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */
      /* Enable EVT and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800e824:	68fb      	ldr	r3, [r7, #12]
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	685a      	ldr	r2, [r3, #4]
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800e832:	605a      	str	r2, [r3, #4]

      return HAL_OK;
 800e834:	2300      	movs	r3, #0
 800e836:	e014      	b.n	800e862 <HAL_I2C_Slave_Seq_Receive_DMA+0x260>
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	2220      	movs	r2, #32
 800e83c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	2200      	movs	r2, #0
 800e844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e84c:	f043 0210 	orr.w	r2, r3, #16
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	2200      	movs	r2, #0
 800e858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800e85c:	2301      	movs	r3, #1
 800e85e:	e000      	b.n	800e862 <HAL_I2C_Slave_Seq_Receive_DMA+0x260>
    }
  }
  else
  {
    return HAL_BUSY;
 800e860:	2302      	movs	r3, #2
  }
}
 800e862:	4618      	mov	r0, r3
 800e864:	3718      	adds	r7, #24
 800e866:	46bd      	mov	sp, r7
 800e868:	bd80      	pop	{r7, pc}
 800e86a:	bf00      	nop
 800e86c:	080109c1 	.word	0x080109c1
 800e870:	0801079d 	.word	0x0801079d
 800e874:	08010947 	.word	0x08010947

0800e878 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 800e878:	b480      	push	{r7}
 800e87a:	b083      	sub	sp, #12
 800e87c:	af00      	add	r7, sp, #0
 800e87e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e886:	b2db      	uxtb	r3, r3
 800e888:	2b20      	cmp	r3, #32
 800e88a:	d124      	bne.n	800e8d6 <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	2228      	movs	r2, #40	; 0x28
 800e890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	f003 0301 	and.w	r3, r3, #1
 800e89e:	2b01      	cmp	r3, #1
 800e8a0:	d007      	beq.n	800e8b2 <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	681a      	ldr	r2, [r3, #0]
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	f042 0201 	orr.w	r2, r2, #1
 800e8b0:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	681a      	ldr	r2, [r3, #0]
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e8c0:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	685a      	ldr	r2, [r3, #4]
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	681b      	ldr	r3, [r3, #0]
 800e8cc:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800e8d0:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800e8d2:	2300      	movs	r3, #0
 800e8d4:	e000      	b.n	800e8d8 <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800e8d6:	2302      	movs	r3, #2
  }
}
 800e8d8:	4618      	mov	r0, r3
 800e8da:	370c      	adds	r7, #12
 800e8dc:	46bd      	mov	sp, r7
 800e8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8e2:	4770      	bx	lr

0800e8e4 <HAL_I2C_DisableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DisableListen_IT(I2C_HandleTypeDef *hi2c)
{
 800e8e4:	b480      	push	{r7}
 800e8e6:	b085      	sub	sp, #20
 800e8e8:	af00      	add	r7, sp, #0
 800e8ea:	6078      	str	r0, [r7, #4]
  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp;

  /* Disable Address listen mode only if a transfer is not ongoing */
  if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e8f2:	b2db      	uxtb	r3, r3
 800e8f4:	2b28      	cmp	r3, #40	; 0x28
 800e8f6:	d129      	bne.n	800e94c <HAL_I2C_DisableListen_IT+0x68>
  {
    tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e8fe:	b2db      	uxtb	r3, r3
 800e900:	f003 0303 	and.w	r3, r3, #3
 800e904:	60fb      	str	r3, [r7, #12]
    hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800e90c:	b2db      	uxtb	r3, r3
 800e90e:	461a      	mov	r2, r3
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	431a      	orrs	r2, r3
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	2220      	movs	r2, #32
 800e91c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	2200      	movs	r2, #0
 800e924:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Disable Address Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	681a      	ldr	r2, [r3, #0]
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e936:	601a      	str	r2, [r3, #0]

    /* Disable EVT and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	685a      	ldr	r2, [r3, #4]
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800e946:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800e948:	2300      	movs	r3, #0
 800e94a:	e000      	b.n	800e94e <HAL_I2C_DisableListen_IT+0x6a>
  }
  else
  {
    return HAL_BUSY;
 800e94c:	2302      	movs	r3, #2
  }
}
 800e94e:	4618      	mov	r0, r3
 800e950:	3714      	adds	r7, #20
 800e952:	46bd      	mov	sp, r7
 800e954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e958:	4770      	bx	lr

0800e95a <HAL_I2C_Master_Abort_IT>:
  * @param  DevAddress Target device address: The device 7 bits address value
  *         in datasheet must be shifted to the left before calling the interface
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress)
{
 800e95a:	b580      	push	{r7, lr}
 800e95c:	b084      	sub	sp, #16
 800e95e:	af00      	add	r7, sp, #0
 800e960:	6078      	str	r0, [r7, #4]
 800e962:	460b      	mov	r3, r1
 800e964:	807b      	strh	r3, [r7, #2]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800e96c:	73fb      	strb	r3, [r7, #15]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(DevAddress);

  /* Abort Master transfer during Receive or Transmit process    */
  if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && (CurrentMode == HAL_I2C_MODE_MASTER))
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	699b      	ldr	r3, [r3, #24]
 800e974:	f003 0302 	and.w	r3, r3, #2
 800e978:	2b02      	cmp	r3, #2
 800e97a:	d138      	bne.n	800e9ee <HAL_I2C_Master_Abort_IT+0x94>
 800e97c:	7bfb      	ldrb	r3, [r7, #15]
 800e97e:	2b10      	cmp	r3, #16
 800e980:	d135      	bne.n	800e9ee <HAL_I2C_Master_Abort_IT+0x94>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e988:	2b01      	cmp	r3, #1
 800e98a:	d101      	bne.n	800e990 <HAL_I2C_Master_Abort_IT+0x36>
 800e98c:	2302      	movs	r3, #2
 800e98e:	e02f      	b.n	800e9f0 <HAL_I2C_Master_Abort_IT+0x96>
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	2201      	movs	r2, #1
 800e994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    hi2c->PreviousState = I2C_STATE_NONE;
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	2200      	movs	r2, #0
 800e99c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_ABORT;
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	2260      	movs	r2, #96	; 0x60
 800e9a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	681a      	ldr	r2, [r3, #0]
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e9b4:	601a      	str	r2, [r3, #0]

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	681a      	ldr	r2, [r3, #0]
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e9c4:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	2200      	movs	r2, #0
 800e9ca:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	685a      	ldr	r2, [r3, #4]
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800e9da:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	2200      	movs	r2, #0
 800e9e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800e9e4:	6878      	ldr	r0, [r7, #4]
 800e9e6:	f001 fad9 	bl	800ff9c <I2C_ITError>

    return HAL_OK;
 800e9ea:	2300      	movs	r3, #0
 800e9ec:	e000      	b.n	800e9f0 <HAL_I2C_Master_Abort_IT+0x96>
  else
  {
    /* Wrong usage of abort function */
    /* This function should be used only in case of abort monitored by master device */
    /* Or periphal is not in busy state, mean there is no active sequence to be abort */
    return HAL_ERROR;
 800e9ee:	2301      	movs	r3, #1
  }
}
 800e9f0:	4618      	mov	r0, r3
 800e9f2:	3710      	adds	r7, #16
 800e9f4:	46bd      	mov	sp, r7
 800e9f6:	bd80      	pop	{r7, pc}

0800e9f8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800e9f8:	b580      	push	{r7, lr}
 800e9fa:	b088      	sub	sp, #32
 800e9fc:	af00      	add	r7, sp, #0
 800e9fe:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800ea00:	2300      	movs	r3, #0
 800ea02:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	685b      	ldr	r3, [r3, #4]
 800ea0a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea10:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ea18:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ea20:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800ea22:	7bfb      	ldrb	r3, [r7, #15]
 800ea24:	2b10      	cmp	r3, #16
 800ea26:	d003      	beq.n	800ea30 <HAL_I2C_EV_IRQHandler+0x38>
 800ea28:	7bfb      	ldrb	r3, [r7, #15]
 800ea2a:	2b40      	cmp	r3, #64	; 0x40
 800ea2c:	f040 80c1 	bne.w	800ebb2 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	699b      	ldr	r3, [r3, #24]
 800ea36:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	695b      	ldr	r3, [r3, #20]
 800ea3e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800ea40:	69fb      	ldr	r3, [r7, #28]
 800ea42:	f003 0301 	and.w	r3, r3, #1
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d10d      	bne.n	800ea66 <HAL_I2C_EV_IRQHandler+0x6e>
 800ea4a:	693b      	ldr	r3, [r7, #16]
 800ea4c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800ea50:	d003      	beq.n	800ea5a <HAL_I2C_EV_IRQHandler+0x62>
 800ea52:	693b      	ldr	r3, [r7, #16]
 800ea54:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800ea58:	d101      	bne.n	800ea5e <HAL_I2C_EV_IRQHandler+0x66>
 800ea5a:	2301      	movs	r3, #1
 800ea5c:	e000      	b.n	800ea60 <HAL_I2C_EV_IRQHandler+0x68>
 800ea5e:	2300      	movs	r3, #0
 800ea60:	2b01      	cmp	r3, #1
 800ea62:	f000 8132 	beq.w	800ecca <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800ea66:	69fb      	ldr	r3, [r7, #28]
 800ea68:	f003 0301 	and.w	r3, r3, #1
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d00c      	beq.n	800ea8a <HAL_I2C_EV_IRQHandler+0x92>
 800ea70:	697b      	ldr	r3, [r7, #20]
 800ea72:	0a5b      	lsrs	r3, r3, #9
 800ea74:	f003 0301 	and.w	r3, r3, #1
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d006      	beq.n	800ea8a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800ea7c:	6878      	ldr	r0, [r7, #4]
 800ea7e:	f002 fa94 	bl	8010faa <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800ea82:	6878      	ldr	r0, [r7, #4]
 800ea84:	f000 fda1 	bl	800f5ca <I2C_Master_SB>
 800ea88:	e092      	b.n	800ebb0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800ea8a:	69fb      	ldr	r3, [r7, #28]
 800ea8c:	08db      	lsrs	r3, r3, #3
 800ea8e:	f003 0301 	and.w	r3, r3, #1
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d009      	beq.n	800eaaa <HAL_I2C_EV_IRQHandler+0xb2>
 800ea96:	697b      	ldr	r3, [r7, #20]
 800ea98:	0a5b      	lsrs	r3, r3, #9
 800ea9a:	f003 0301 	and.w	r3, r3, #1
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d003      	beq.n	800eaaa <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800eaa2:	6878      	ldr	r0, [r7, #4]
 800eaa4:	f000 fe17 	bl	800f6d6 <I2C_Master_ADD10>
 800eaa8:	e082      	b.n	800ebb0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800eaaa:	69fb      	ldr	r3, [r7, #28]
 800eaac:	085b      	lsrs	r3, r3, #1
 800eaae:	f003 0301 	and.w	r3, r3, #1
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d009      	beq.n	800eaca <HAL_I2C_EV_IRQHandler+0xd2>
 800eab6:	697b      	ldr	r3, [r7, #20]
 800eab8:	0a5b      	lsrs	r3, r3, #9
 800eaba:	f003 0301 	and.w	r3, r3, #1
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d003      	beq.n	800eaca <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800eac2:	6878      	ldr	r0, [r7, #4]
 800eac4:	f000 fe31 	bl	800f72a <I2C_Master_ADDR>
 800eac8:	e072      	b.n	800ebb0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800eaca:	69bb      	ldr	r3, [r7, #24]
 800eacc:	089b      	lsrs	r3, r3, #2
 800eace:	f003 0301 	and.w	r3, r3, #1
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d03b      	beq.n	800eb4e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	685b      	ldr	r3, [r3, #4]
 800eadc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800eae0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800eae4:	f000 80f3 	beq.w	800ecce <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800eae8:	69fb      	ldr	r3, [r7, #28]
 800eaea:	09db      	lsrs	r3, r3, #7
 800eaec:	f003 0301 	and.w	r3, r3, #1
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d00f      	beq.n	800eb14 <HAL_I2C_EV_IRQHandler+0x11c>
 800eaf4:	697b      	ldr	r3, [r7, #20]
 800eaf6:	0a9b      	lsrs	r3, r3, #10
 800eaf8:	f003 0301 	and.w	r3, r3, #1
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d009      	beq.n	800eb14 <HAL_I2C_EV_IRQHandler+0x11c>
 800eb00:	69fb      	ldr	r3, [r7, #28]
 800eb02:	089b      	lsrs	r3, r3, #2
 800eb04:	f003 0301 	and.w	r3, r3, #1
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d103      	bne.n	800eb14 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800eb0c:	6878      	ldr	r0, [r7, #4]
 800eb0e:	f000 fa1b 	bl	800ef48 <I2C_MasterTransmit_TXE>
 800eb12:	e04d      	b.n	800ebb0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800eb14:	69fb      	ldr	r3, [r7, #28]
 800eb16:	089b      	lsrs	r3, r3, #2
 800eb18:	f003 0301 	and.w	r3, r3, #1
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	f000 80d6 	beq.w	800ecce <HAL_I2C_EV_IRQHandler+0x2d6>
 800eb22:	697b      	ldr	r3, [r7, #20]
 800eb24:	0a5b      	lsrs	r3, r3, #9
 800eb26:	f003 0301 	and.w	r3, r3, #1
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	f000 80cf 	beq.w	800ecce <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800eb30:	7bbb      	ldrb	r3, [r7, #14]
 800eb32:	2b21      	cmp	r3, #33	; 0x21
 800eb34:	d103      	bne.n	800eb3e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800eb36:	6878      	ldr	r0, [r7, #4]
 800eb38:	f000 faa2 	bl	800f080 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800eb3c:	e0c7      	b.n	800ecce <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800eb3e:	7bfb      	ldrb	r3, [r7, #15]
 800eb40:	2b40      	cmp	r3, #64	; 0x40
 800eb42:	f040 80c4 	bne.w	800ecce <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800eb46:	6878      	ldr	r0, [r7, #4]
 800eb48:	f000 fb10 	bl	800f16c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800eb4c:	e0bf      	b.n	800ecce <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	685b      	ldr	r3, [r3, #4]
 800eb54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800eb58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800eb5c:	f000 80b7 	beq.w	800ecce <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800eb60:	69fb      	ldr	r3, [r7, #28]
 800eb62:	099b      	lsrs	r3, r3, #6
 800eb64:	f003 0301 	and.w	r3, r3, #1
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d00f      	beq.n	800eb8c <HAL_I2C_EV_IRQHandler+0x194>
 800eb6c:	697b      	ldr	r3, [r7, #20]
 800eb6e:	0a9b      	lsrs	r3, r3, #10
 800eb70:	f003 0301 	and.w	r3, r3, #1
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d009      	beq.n	800eb8c <HAL_I2C_EV_IRQHandler+0x194>
 800eb78:	69fb      	ldr	r3, [r7, #28]
 800eb7a:	089b      	lsrs	r3, r3, #2
 800eb7c:	f003 0301 	and.w	r3, r3, #1
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d103      	bne.n	800eb8c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800eb84:	6878      	ldr	r0, [r7, #4]
 800eb86:	f000 fb85 	bl	800f294 <I2C_MasterReceive_RXNE>
 800eb8a:	e011      	b.n	800ebb0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800eb8c:	69fb      	ldr	r3, [r7, #28]
 800eb8e:	089b      	lsrs	r3, r3, #2
 800eb90:	f003 0301 	and.w	r3, r3, #1
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	f000 809a 	beq.w	800ecce <HAL_I2C_EV_IRQHandler+0x2d6>
 800eb9a:	697b      	ldr	r3, [r7, #20]
 800eb9c:	0a5b      	lsrs	r3, r3, #9
 800eb9e:	f003 0301 	and.w	r3, r3, #1
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	f000 8093 	beq.w	800ecce <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800eba8:	6878      	ldr	r0, [r7, #4]
 800ebaa:	f000 fc24 	bl	800f3f6 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800ebae:	e08e      	b.n	800ecce <HAL_I2C_EV_IRQHandler+0x2d6>
 800ebb0:	e08d      	b.n	800ecce <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d004      	beq.n	800ebc4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	695b      	ldr	r3, [r3, #20]
 800ebc0:	61fb      	str	r3, [r7, #28]
 800ebc2:	e007      	b.n	800ebd4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	681b      	ldr	r3, [r3, #0]
 800ebc8:	699b      	ldr	r3, [r3, #24]
 800ebca:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	695b      	ldr	r3, [r3, #20]
 800ebd2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800ebd4:	69fb      	ldr	r3, [r7, #28]
 800ebd6:	085b      	lsrs	r3, r3, #1
 800ebd8:	f003 0301 	and.w	r3, r3, #1
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d012      	beq.n	800ec06 <HAL_I2C_EV_IRQHandler+0x20e>
 800ebe0:	697b      	ldr	r3, [r7, #20]
 800ebe2:	0a5b      	lsrs	r3, r3, #9
 800ebe4:	f003 0301 	and.w	r3, r3, #1
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d00c      	beq.n	800ec06 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d003      	beq.n	800ebfc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	699b      	ldr	r3, [r3, #24]
 800ebfa:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800ebfc:	69b9      	ldr	r1, [r7, #24]
 800ebfe:	6878      	ldr	r0, [r7, #4]
 800ec00:	f000 ffe2 	bl	800fbc8 <I2C_Slave_ADDR>
 800ec04:	e066      	b.n	800ecd4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800ec06:	69fb      	ldr	r3, [r7, #28]
 800ec08:	091b      	lsrs	r3, r3, #4
 800ec0a:	f003 0301 	and.w	r3, r3, #1
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d009      	beq.n	800ec26 <HAL_I2C_EV_IRQHandler+0x22e>
 800ec12:	697b      	ldr	r3, [r7, #20]
 800ec14:	0a5b      	lsrs	r3, r3, #9
 800ec16:	f003 0301 	and.w	r3, r3, #1
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d003      	beq.n	800ec26 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800ec1e:	6878      	ldr	r0, [r7, #4]
 800ec20:	f001 f81c 	bl	800fc5c <I2C_Slave_STOPF>
 800ec24:	e056      	b.n	800ecd4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800ec26:	7bbb      	ldrb	r3, [r7, #14]
 800ec28:	2b21      	cmp	r3, #33	; 0x21
 800ec2a:	d002      	beq.n	800ec32 <HAL_I2C_EV_IRQHandler+0x23a>
 800ec2c:	7bbb      	ldrb	r3, [r7, #14]
 800ec2e:	2b29      	cmp	r3, #41	; 0x29
 800ec30:	d125      	bne.n	800ec7e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800ec32:	69fb      	ldr	r3, [r7, #28]
 800ec34:	09db      	lsrs	r3, r3, #7
 800ec36:	f003 0301 	and.w	r3, r3, #1
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d00f      	beq.n	800ec5e <HAL_I2C_EV_IRQHandler+0x266>
 800ec3e:	697b      	ldr	r3, [r7, #20]
 800ec40:	0a9b      	lsrs	r3, r3, #10
 800ec42:	f003 0301 	and.w	r3, r3, #1
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d009      	beq.n	800ec5e <HAL_I2C_EV_IRQHandler+0x266>
 800ec4a:	69fb      	ldr	r3, [r7, #28]
 800ec4c:	089b      	lsrs	r3, r3, #2
 800ec4e:	f003 0301 	and.w	r3, r3, #1
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d103      	bne.n	800ec5e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800ec56:	6878      	ldr	r0, [r7, #4]
 800ec58:	f000 fef8 	bl	800fa4c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800ec5c:	e039      	b.n	800ecd2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800ec5e:	69fb      	ldr	r3, [r7, #28]
 800ec60:	089b      	lsrs	r3, r3, #2
 800ec62:	f003 0301 	and.w	r3, r3, #1
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d033      	beq.n	800ecd2 <HAL_I2C_EV_IRQHandler+0x2da>
 800ec6a:	697b      	ldr	r3, [r7, #20]
 800ec6c:	0a5b      	lsrs	r3, r3, #9
 800ec6e:	f003 0301 	and.w	r3, r3, #1
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d02d      	beq.n	800ecd2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800ec76:	6878      	ldr	r0, [r7, #4]
 800ec78:	f000 ff25 	bl	800fac6 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800ec7c:	e029      	b.n	800ecd2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800ec7e:	69fb      	ldr	r3, [r7, #28]
 800ec80:	099b      	lsrs	r3, r3, #6
 800ec82:	f003 0301 	and.w	r3, r3, #1
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d00f      	beq.n	800ecaa <HAL_I2C_EV_IRQHandler+0x2b2>
 800ec8a:	697b      	ldr	r3, [r7, #20]
 800ec8c:	0a9b      	lsrs	r3, r3, #10
 800ec8e:	f003 0301 	and.w	r3, r3, #1
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d009      	beq.n	800ecaa <HAL_I2C_EV_IRQHandler+0x2b2>
 800ec96:	69fb      	ldr	r3, [r7, #28]
 800ec98:	089b      	lsrs	r3, r3, #2
 800ec9a:	f003 0301 	and.w	r3, r3, #1
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d103      	bne.n	800ecaa <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800eca2:	6878      	ldr	r0, [r7, #4]
 800eca4:	f000 ff30 	bl	800fb08 <I2C_SlaveReceive_RXNE>
 800eca8:	e014      	b.n	800ecd4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800ecaa:	69fb      	ldr	r3, [r7, #28]
 800ecac:	089b      	lsrs	r3, r3, #2
 800ecae:	f003 0301 	and.w	r3, r3, #1
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d00e      	beq.n	800ecd4 <HAL_I2C_EV_IRQHandler+0x2dc>
 800ecb6:	697b      	ldr	r3, [r7, #20]
 800ecb8:	0a5b      	lsrs	r3, r3, #9
 800ecba:	f003 0301 	and.w	r3, r3, #1
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d008      	beq.n	800ecd4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800ecc2:	6878      	ldr	r0, [r7, #4]
 800ecc4:	f000 ff5e 	bl	800fb84 <I2C_SlaveReceive_BTF>
 800ecc8:	e004      	b.n	800ecd4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800ecca:	bf00      	nop
 800eccc:	e002      	b.n	800ecd4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800ecce:	bf00      	nop
 800ecd0:	e000      	b.n	800ecd4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800ecd2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800ecd4:	3720      	adds	r7, #32
 800ecd6:	46bd      	mov	sp, r7
 800ecd8:	bd80      	pop	{r7, pc}

0800ecda <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800ecda:	b580      	push	{r7, lr}
 800ecdc:	b08a      	sub	sp, #40	; 0x28
 800ecde:	af00      	add	r7, sp, #0
 800ece0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	695b      	ldr	r3, [r3, #20]
 800ece8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	685b      	ldr	r3, [r3, #4]
 800ecf0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800ecf2:	2300      	movs	r3, #0
 800ecf4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ecfc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800ecfe:	6a3b      	ldr	r3, [r7, #32]
 800ed00:	0a1b      	lsrs	r3, r3, #8
 800ed02:	f003 0301 	and.w	r3, r3, #1
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d00e      	beq.n	800ed28 <HAL_I2C_ER_IRQHandler+0x4e>
 800ed0a:	69fb      	ldr	r3, [r7, #28]
 800ed0c:	0a1b      	lsrs	r3, r3, #8
 800ed0e:	f003 0301 	and.w	r3, r3, #1
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d008      	beq.n	800ed28 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800ed16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed18:	f043 0301 	orr.w	r3, r3, #1
 800ed1c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800ed26:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800ed28:	6a3b      	ldr	r3, [r7, #32]
 800ed2a:	0a5b      	lsrs	r3, r3, #9
 800ed2c:	f003 0301 	and.w	r3, r3, #1
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d00e      	beq.n	800ed52 <HAL_I2C_ER_IRQHandler+0x78>
 800ed34:	69fb      	ldr	r3, [r7, #28]
 800ed36:	0a1b      	lsrs	r3, r3, #8
 800ed38:	f003 0301 	and.w	r3, r3, #1
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d008      	beq.n	800ed52 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800ed40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed42:	f043 0302 	orr.w	r3, r3, #2
 800ed46:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800ed50:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800ed52:	6a3b      	ldr	r3, [r7, #32]
 800ed54:	0a9b      	lsrs	r3, r3, #10
 800ed56:	f003 0301 	and.w	r3, r3, #1
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d03f      	beq.n	800edde <HAL_I2C_ER_IRQHandler+0x104>
 800ed5e:	69fb      	ldr	r3, [r7, #28]
 800ed60:	0a1b      	lsrs	r3, r3, #8
 800ed62:	f003 0301 	and.w	r3, r3, #1
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d039      	beq.n	800edde <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800ed6a:	7efb      	ldrb	r3, [r7, #27]
 800ed6c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ed72:	b29b      	uxth	r3, r3
 800ed74:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ed7c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ed82:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800ed84:	7ebb      	ldrb	r3, [r7, #26]
 800ed86:	2b20      	cmp	r3, #32
 800ed88:	d112      	bne.n	800edb0 <HAL_I2C_ER_IRQHandler+0xd6>
 800ed8a:	697b      	ldr	r3, [r7, #20]
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d10f      	bne.n	800edb0 <HAL_I2C_ER_IRQHandler+0xd6>
 800ed90:	7cfb      	ldrb	r3, [r7, #19]
 800ed92:	2b21      	cmp	r3, #33	; 0x21
 800ed94:	d008      	beq.n	800eda8 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800ed96:	7cfb      	ldrb	r3, [r7, #19]
 800ed98:	2b29      	cmp	r3, #41	; 0x29
 800ed9a:	d005      	beq.n	800eda8 <HAL_I2C_ER_IRQHandler+0xce>
 800ed9c:	7cfb      	ldrb	r3, [r7, #19]
 800ed9e:	2b28      	cmp	r3, #40	; 0x28
 800eda0:	d106      	bne.n	800edb0 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	2b21      	cmp	r3, #33	; 0x21
 800eda6:	d103      	bne.n	800edb0 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 800eda8:	6878      	ldr	r0, [r7, #4]
 800edaa:	f001 f887 	bl	800febc <I2C_Slave_AF>
 800edae:	e016      	b.n	800edde <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800edb8:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800edba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edbc:	f043 0304 	orr.w	r3, r3, #4
 800edc0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800edc2:	7efb      	ldrb	r3, [r7, #27]
 800edc4:	2b10      	cmp	r3, #16
 800edc6:	d002      	beq.n	800edce <HAL_I2C_ER_IRQHandler+0xf4>
 800edc8:	7efb      	ldrb	r3, [r7, #27]
 800edca:	2b40      	cmp	r3, #64	; 0x40
 800edcc:	d107      	bne.n	800edde <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	681a      	ldr	r2, [r3, #0]
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800eddc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800edde:	6a3b      	ldr	r3, [r7, #32]
 800ede0:	0adb      	lsrs	r3, r3, #11
 800ede2:	f003 0301 	and.w	r3, r3, #1
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d00e      	beq.n	800ee08 <HAL_I2C_ER_IRQHandler+0x12e>
 800edea:	69fb      	ldr	r3, [r7, #28]
 800edec:	0a1b      	lsrs	r3, r3, #8
 800edee:	f003 0301 	and.w	r3, r3, #1
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	d008      	beq.n	800ee08 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800edf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edf8:	f043 0308 	orr.w	r3, r3, #8
 800edfc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 800ee06:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800ee08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d008      	beq.n	800ee20 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ee12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee14:	431a      	orrs	r2, r3
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 800ee1a:	6878      	ldr	r0, [r7, #4]
 800ee1c:	f001 f8be 	bl	800ff9c <I2C_ITError>
  }
}
 800ee20:	bf00      	nop
 800ee22:	3728      	adds	r7, #40	; 0x28
 800ee24:	46bd      	mov	sp, r7
 800ee26:	bd80      	pop	{r7, pc}

0800ee28 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ee28:	b480      	push	{r7}
 800ee2a:	b083      	sub	sp, #12
 800ee2c:	af00      	add	r7, sp, #0
 800ee2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800ee30:	bf00      	nop
 800ee32:	370c      	adds	r7, #12
 800ee34:	46bd      	mov	sp, r7
 800ee36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee3a:	4770      	bx	lr

0800ee3c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ee3c:	b480      	push	{r7}
 800ee3e:	b083      	sub	sp, #12
 800ee40:	af00      	add	r7, sp, #0
 800ee42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800ee44:	bf00      	nop
 800ee46:	370c      	adds	r7, #12
 800ee48:	46bd      	mov	sp, r7
 800ee4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee4e:	4770      	bx	lr

0800ee50 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ee50:	b480      	push	{r7}
 800ee52:	b083      	sub	sp, #12
 800ee54:	af00      	add	r7, sp, #0
 800ee56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800ee58:	bf00      	nop
 800ee5a:	370c      	adds	r7, #12
 800ee5c:	46bd      	mov	sp, r7
 800ee5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee62:	4770      	bx	lr

0800ee64 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ee64:	b480      	push	{r7}
 800ee66:	b083      	sub	sp, #12
 800ee68:	af00      	add	r7, sp, #0
 800ee6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800ee6c:	bf00      	nop
 800ee6e:	370c      	adds	r7, #12
 800ee70:	46bd      	mov	sp, r7
 800ee72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee76:	4770      	bx	lr

0800ee78 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800ee78:	b480      	push	{r7}
 800ee7a:	b083      	sub	sp, #12
 800ee7c:	af00      	add	r7, sp, #0
 800ee7e:	6078      	str	r0, [r7, #4]
 800ee80:	460b      	mov	r3, r1
 800ee82:	70fb      	strb	r3, [r7, #3]
 800ee84:	4613      	mov	r3, r2
 800ee86:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800ee88:	bf00      	nop
 800ee8a:	370c      	adds	r7, #12
 800ee8c:	46bd      	mov	sp, r7
 800ee8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee92:	4770      	bx	lr

0800ee94 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ee94:	b480      	push	{r7}
 800ee96:	b083      	sub	sp, #12
 800ee98:	af00      	add	r7, sp, #0
 800ee9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800ee9c:	bf00      	nop
 800ee9e:	370c      	adds	r7, #12
 800eea0:	46bd      	mov	sp, r7
 800eea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eea6:	4770      	bx	lr

0800eea8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800eea8:	b480      	push	{r7}
 800eeaa:	b083      	sub	sp, #12
 800eeac:	af00      	add	r7, sp, #0
 800eeae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800eeb0:	bf00      	nop
 800eeb2:	370c      	adds	r7, #12
 800eeb4:	46bd      	mov	sp, r7
 800eeb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeba:	4770      	bx	lr

0800eebc <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800eebc:	b480      	push	{r7}
 800eebe:	b083      	sub	sp, #12
 800eec0:	af00      	add	r7, sp, #0
 800eec2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800eec4:	bf00      	nop
 800eec6:	370c      	adds	r7, #12
 800eec8:	46bd      	mov	sp, r7
 800eeca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eece:	4770      	bx	lr

0800eed0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800eed0:	b480      	push	{r7}
 800eed2:	b083      	sub	sp, #12
 800eed4:	af00      	add	r7, sp, #0
 800eed6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800eed8:	bf00      	nop
 800eeda:	370c      	adds	r7, #12
 800eedc:	46bd      	mov	sp, r7
 800eede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eee2:	4770      	bx	lr

0800eee4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800eee4:	b480      	push	{r7}
 800eee6:	b083      	sub	sp, #12
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800eeec:	bf00      	nop
 800eeee:	370c      	adds	r7, #12
 800eef0:	46bd      	mov	sp, r7
 800eef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eef6:	4770      	bx	lr

0800eef8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800eef8:	b480      	push	{r7}
 800eefa:	b083      	sub	sp, #12
 800eefc:	af00      	add	r7, sp, #0
 800eefe:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ef06:	b2db      	uxtb	r3, r3
}
 800ef08:	4618      	mov	r0, r3
 800ef0a:	370c      	adds	r7, #12
 800ef0c:	46bd      	mov	sp, r7
 800ef0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef12:	4770      	bx	lr

0800ef14 <HAL_I2C_GetMode>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL mode
  */
HAL_I2C_ModeTypeDef HAL_I2C_GetMode(I2C_HandleTypeDef *hi2c)
{
 800ef14:	b480      	push	{r7}
 800ef16:	b083      	sub	sp, #12
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	6078      	str	r0, [r7, #4]
  return hi2c->Mode;
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ef22:	b2db      	uxtb	r3, r3
}
 800ef24:	4618      	mov	r0, r3
 800ef26:	370c      	adds	r7, #12
 800ef28:	46bd      	mov	sp, r7
 800ef2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef2e:	4770      	bx	lr

0800ef30 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 800ef30:	b480      	push	{r7}
 800ef32:	b083      	sub	sp, #12
 800ef34:	af00      	add	r7, sp, #0
 800ef36:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800ef3c:	4618      	mov	r0, r3
 800ef3e:	370c      	adds	r7, #12
 800ef40:	46bd      	mov	sp, r7
 800ef42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef46:	4770      	bx	lr

0800ef48 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800ef48:	b580      	push	{r7, lr}
 800ef4a:	b084      	sub	sp, #16
 800ef4c:	af00      	add	r7, sp, #0
 800ef4e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ef56:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ef5e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef64:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d150      	bne.n	800f010 <I2C_MasterTransmit_TXE+0xc8>
 800ef6e:	7bfb      	ldrb	r3, [r7, #15]
 800ef70:	2b21      	cmp	r3, #33	; 0x21
 800ef72:	d14d      	bne.n	800f010 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800ef74:	68bb      	ldr	r3, [r7, #8]
 800ef76:	2b08      	cmp	r3, #8
 800ef78:	d01d      	beq.n	800efb6 <I2C_MasterTransmit_TXE+0x6e>
 800ef7a:	68bb      	ldr	r3, [r7, #8]
 800ef7c:	2b20      	cmp	r3, #32
 800ef7e:	d01a      	beq.n	800efb6 <I2C_MasterTransmit_TXE+0x6e>
 800ef80:	68bb      	ldr	r3, [r7, #8]
 800ef82:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800ef86:	d016      	beq.n	800efb6 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	685a      	ldr	r2, [r3, #4]
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800ef96:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	2211      	movs	r2, #17
 800ef9c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	2200      	movs	r2, #0
 800efa2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	2220      	movs	r2, #32
 800efaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800efae:	6878      	ldr	r0, [r7, #4]
 800efb0:	f7ff ff3a 	bl	800ee28 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800efb4:	e060      	b.n	800f078 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	685a      	ldr	r2, [r3, #4]
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800efc4:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	681a      	ldr	r2, [r3, #0]
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800efd4:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	2200      	movs	r2, #0
 800efda:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	2220      	movs	r2, #32
 800efe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800efea:	b2db      	uxtb	r3, r3
 800efec:	2b40      	cmp	r3, #64	; 0x40
 800efee:	d107      	bne.n	800f000 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	2200      	movs	r2, #0
 800eff4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800eff8:	6878      	ldr	r0, [r7, #4]
 800effa:	f7ff ff55 	bl	800eea8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800effe:	e03b      	b.n	800f078 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	2200      	movs	r2, #0
 800f004:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800f008:	6878      	ldr	r0, [r7, #4]
 800f00a:	f7ff ff0d 	bl	800ee28 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800f00e:	e033      	b.n	800f078 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800f010:	7bfb      	ldrb	r3, [r7, #15]
 800f012:	2b21      	cmp	r3, #33	; 0x21
 800f014:	d005      	beq.n	800f022 <I2C_MasterTransmit_TXE+0xda>
 800f016:	7bbb      	ldrb	r3, [r7, #14]
 800f018:	2b40      	cmp	r3, #64	; 0x40
 800f01a:	d12d      	bne.n	800f078 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800f01c:	7bfb      	ldrb	r3, [r7, #15]
 800f01e:	2b22      	cmp	r3, #34	; 0x22
 800f020:	d12a      	bne.n	800f078 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f026:	b29b      	uxth	r3, r3
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d108      	bne.n	800f03e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	685a      	ldr	r2, [r3, #4]
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f03a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800f03c:	e01c      	b.n	800f078 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f044:	b2db      	uxtb	r3, r3
 800f046:	2b40      	cmp	r3, #64	; 0x40
 800f048:	d103      	bne.n	800f052 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800f04a:	6878      	ldr	r0, [r7, #4]
 800f04c:	f000 f88e 	bl	800f16c <I2C_MemoryTransmit_TXE_BTF>
}
 800f050:	e012      	b.n	800f078 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f056:	781a      	ldrb	r2, [r3, #0]
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f062:	1c5a      	adds	r2, r3, #1
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f06c:	b29b      	uxth	r3, r3
 800f06e:	3b01      	subs	r3, #1
 800f070:	b29a      	uxth	r2, r3
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800f076:	e7ff      	b.n	800f078 <I2C_MasterTransmit_TXE+0x130>
 800f078:	bf00      	nop
 800f07a:	3710      	adds	r7, #16
 800f07c:	46bd      	mov	sp, r7
 800f07e:	bd80      	pop	{r7, pc}

0800f080 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800f080:	b580      	push	{r7, lr}
 800f082:	b084      	sub	sp, #16
 800f084:	af00      	add	r7, sp, #0
 800f086:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f08c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f094:	b2db      	uxtb	r3, r3
 800f096:	2b21      	cmp	r3, #33	; 0x21
 800f098:	d164      	bne.n	800f164 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f09e:	b29b      	uxth	r3, r3
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d012      	beq.n	800f0ca <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0a8:	781a      	ldrb	r2, [r3, #0]
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	681b      	ldr	r3, [r3, #0]
 800f0ae:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0b4:	1c5a      	adds	r2, r3, #1
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f0be:	b29b      	uxth	r3, r3
 800f0c0:	3b01      	subs	r3, #1
 800f0c2:	b29a      	uxth	r2, r3
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800f0c8:	e04c      	b.n	800f164 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	2b08      	cmp	r3, #8
 800f0ce:	d01d      	beq.n	800f10c <I2C_MasterTransmit_BTF+0x8c>
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	2b20      	cmp	r3, #32
 800f0d4:	d01a      	beq.n	800f10c <I2C_MasterTransmit_BTF+0x8c>
 800f0d6:	68fb      	ldr	r3, [r7, #12]
 800f0d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800f0dc:	d016      	beq.n	800f10c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	685a      	ldr	r2, [r3, #4]
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800f0ec:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	2211      	movs	r2, #17
 800f0f2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	2200      	movs	r2, #0
 800f0f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	2220      	movs	r2, #32
 800f100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800f104:	6878      	ldr	r0, [r7, #4]
 800f106:	f7ff fe8f 	bl	800ee28 <HAL_I2C_MasterTxCpltCallback>
}
 800f10a:	e02b      	b.n	800f164 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	685a      	ldr	r2, [r3, #4]
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800f11a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	681a      	ldr	r2, [r3, #0]
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f12a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	2200      	movs	r2, #0
 800f130:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	2220      	movs	r2, #32
 800f136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f140:	b2db      	uxtb	r3, r3
 800f142:	2b40      	cmp	r3, #64	; 0x40
 800f144:	d107      	bne.n	800f156 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	2200      	movs	r2, #0
 800f14a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800f14e:	6878      	ldr	r0, [r7, #4]
 800f150:	f7ff feaa 	bl	800eea8 <HAL_I2C_MemTxCpltCallback>
}
 800f154:	e006      	b.n	800f164 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	2200      	movs	r2, #0
 800f15a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800f15e:	6878      	ldr	r0, [r7, #4]
 800f160:	f7ff fe62 	bl	800ee28 <HAL_I2C_MasterTxCpltCallback>
}
 800f164:	bf00      	nop
 800f166:	3710      	adds	r7, #16
 800f168:	46bd      	mov	sp, r7
 800f16a:	bd80      	pop	{r7, pc}

0800f16c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800f16c:	b580      	push	{r7, lr}
 800f16e:	b084      	sub	sp, #16
 800f170:	af00      	add	r7, sp, #0
 800f172:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f17a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f180:	2b00      	cmp	r3, #0
 800f182:	d11d      	bne.n	800f1c0 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f188:	2b01      	cmp	r3, #1
 800f18a:	d10b      	bne.n	800f1a4 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f190:	b2da      	uxtb	r2, r3
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f19c:	1c9a      	adds	r2, r3, #2
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800f1a2:	e073      	b.n	800f28c <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f1a8:	b29b      	uxth	r3, r3
 800f1aa:	121b      	asrs	r3, r3, #8
 800f1ac:	b2da      	uxtb	r2, r3
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f1b8:	1c5a      	adds	r2, r3, #1
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	651a      	str	r2, [r3, #80]	; 0x50
}
 800f1be:	e065      	b.n	800f28c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f1c4:	2b01      	cmp	r3, #1
 800f1c6:	d10b      	bne.n	800f1e0 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f1cc:	b2da      	uxtb	r2, r3
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f1d8:	1c5a      	adds	r2, r3, #1
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	651a      	str	r2, [r3, #80]	; 0x50
}
 800f1de:	e055      	b.n	800f28c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f1e4:	2b02      	cmp	r3, #2
 800f1e6:	d151      	bne.n	800f28c <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800f1e8:	7bfb      	ldrb	r3, [r7, #15]
 800f1ea:	2b22      	cmp	r3, #34	; 0x22
 800f1ec:	d10d      	bne.n	800f20a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	681a      	ldr	r2, [r3, #0]
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f1fc:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f202:	1c5a      	adds	r2, r3, #1
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	651a      	str	r2, [r3, #80]	; 0x50
}
 800f208:	e040      	b.n	800f28c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f20e:	b29b      	uxth	r3, r3
 800f210:	2b00      	cmp	r3, #0
 800f212:	d015      	beq.n	800f240 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800f214:	7bfb      	ldrb	r3, [r7, #15]
 800f216:	2b21      	cmp	r3, #33	; 0x21
 800f218:	d112      	bne.n	800f240 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f21e:	781a      	ldrb	r2, [r3, #0]
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f22a:	1c5a      	adds	r2, r3, #1
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f234:	b29b      	uxth	r3, r3
 800f236:	3b01      	subs	r3, #1
 800f238:	b29a      	uxth	r2, r3
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800f23e:	e025      	b.n	800f28c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f244:	b29b      	uxth	r3, r3
 800f246:	2b00      	cmp	r3, #0
 800f248:	d120      	bne.n	800f28c <I2C_MemoryTransmit_TXE_BTF+0x120>
 800f24a:	7bfb      	ldrb	r3, [r7, #15]
 800f24c:	2b21      	cmp	r3, #33	; 0x21
 800f24e:	d11d      	bne.n	800f28c <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	685a      	ldr	r2, [r3, #4]
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800f25e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	681a      	ldr	r2, [r3, #0]
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f26e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	2200      	movs	r2, #0
 800f274:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	2220      	movs	r2, #32
 800f27a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	2200      	movs	r2, #0
 800f282:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800f286:	6878      	ldr	r0, [r7, #4]
 800f288:	f7ff fe0e 	bl	800eea8 <HAL_I2C_MemTxCpltCallback>
}
 800f28c:	bf00      	nop
 800f28e:	3710      	adds	r7, #16
 800f290:	46bd      	mov	sp, r7
 800f292:	bd80      	pop	{r7, pc}

0800f294 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800f294:	b580      	push	{r7, lr}
 800f296:	b084      	sub	sp, #16
 800f298:	af00      	add	r7, sp, #0
 800f29a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f2a2:	b2db      	uxtb	r3, r3
 800f2a4:	2b22      	cmp	r3, #34	; 0x22
 800f2a6:	f040 80a2 	bne.w	800f3ee <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f2ae:	b29b      	uxth	r3, r3
 800f2b0:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800f2b2:	68fb      	ldr	r3, [r7, #12]
 800f2b4:	2b03      	cmp	r3, #3
 800f2b6:	d921      	bls.n	800f2fc <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	691a      	ldr	r2, [r3, #16]
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f2c2:	b2d2      	uxtb	r2, r2
 800f2c4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f2ca:	1c5a      	adds	r2, r3, #1
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f2d4:	b29b      	uxth	r3, r3
 800f2d6:	3b01      	subs	r3, #1
 800f2d8:	b29a      	uxth	r2, r3
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f2e2:	b29b      	uxth	r3, r3
 800f2e4:	2b03      	cmp	r3, #3
 800f2e6:	f040 8082 	bne.w	800f3ee <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	681b      	ldr	r3, [r3, #0]
 800f2ee:	685a      	ldr	r2, [r3, #4]
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f2f8:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800f2fa:	e078      	b.n	800f3ee <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f300:	2b02      	cmp	r3, #2
 800f302:	d074      	beq.n	800f3ee <I2C_MasterReceive_RXNE+0x15a>
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	2b01      	cmp	r3, #1
 800f308:	d002      	beq.n	800f310 <I2C_MasterReceive_RXNE+0x7c>
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	d16e      	bne.n	800f3ee <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800f310:	6878      	ldr	r0, [r7, #4]
 800f312:	f001 fd92 	bl	8010e3a <I2C_WaitOnSTOPRequestThroughIT>
 800f316:	4603      	mov	r3, r0
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d142      	bne.n	800f3a2 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	681a      	ldr	r2, [r3, #0]
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f32a:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	685a      	ldr	r2, [r3, #4]
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800f33a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	691a      	ldr	r2, [r3, #16]
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f346:	b2d2      	uxtb	r2, r2
 800f348:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f34e:	1c5a      	adds	r2, r3, #1
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f358:	b29b      	uxth	r3, r3
 800f35a:	3b01      	subs	r3, #1
 800f35c:	b29a      	uxth	r2, r3
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	2220      	movs	r2, #32
 800f366:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f370:	b2db      	uxtb	r3, r3
 800f372:	2b40      	cmp	r3, #64	; 0x40
 800f374:	d10a      	bne.n	800f38c <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	2200      	movs	r2, #0
 800f37a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	2200      	movs	r2, #0
 800f382:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800f384:	6878      	ldr	r0, [r7, #4]
 800f386:	f7ff fd99 	bl	800eebc <HAL_I2C_MemRxCpltCallback>
}
 800f38a:	e030      	b.n	800f3ee <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	2200      	movs	r2, #0
 800f390:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	2212      	movs	r2, #18
 800f398:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800f39a:	6878      	ldr	r0, [r7, #4]
 800f39c:	f7ff fd4e 	bl	800ee3c <HAL_I2C_MasterRxCpltCallback>
}
 800f3a0:	e025      	b.n	800f3ee <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	685a      	ldr	r2, [r3, #4]
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	681b      	ldr	r3, [r3, #0]
 800f3ac:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800f3b0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	691a      	ldr	r2, [r3, #16]
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f3bc:	b2d2      	uxtb	r2, r2
 800f3be:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f3c4:	1c5a      	adds	r2, r3, #1
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f3ce:	b29b      	uxth	r3, r3
 800f3d0:	3b01      	subs	r3, #1
 800f3d2:	b29a      	uxth	r2, r3
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	2220      	movs	r2, #32
 800f3dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	2200      	movs	r2, #0
 800f3e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800f3e8:	6878      	ldr	r0, [r7, #4]
 800f3ea:	f7ff fd71 	bl	800eed0 <HAL_I2C_ErrorCallback>
}
 800f3ee:	bf00      	nop
 800f3f0:	3710      	adds	r7, #16
 800f3f2:	46bd      	mov	sp, r7
 800f3f4:	bd80      	pop	{r7, pc}

0800f3f6 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800f3f6:	b580      	push	{r7, lr}
 800f3f8:	b084      	sub	sp, #16
 800f3fa:	af00      	add	r7, sp, #0
 800f3fc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f402:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f408:	b29b      	uxth	r3, r3
 800f40a:	2b04      	cmp	r3, #4
 800f40c:	d11b      	bne.n	800f446 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	685a      	ldr	r2, [r3, #4]
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f41c:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	691a      	ldr	r2, [r3, #16]
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f428:	b2d2      	uxtb	r2, r2
 800f42a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f430:	1c5a      	adds	r2, r3, #1
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f43a:	b29b      	uxth	r3, r3
 800f43c:	3b01      	subs	r3, #1
 800f43e:	b29a      	uxth	r2, r3
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800f444:	e0bd      	b.n	800f5c2 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f44a:	b29b      	uxth	r3, r3
 800f44c:	2b03      	cmp	r3, #3
 800f44e:	d129      	bne.n	800f4a4 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	685a      	ldr	r2, [r3, #4]
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f45e:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	2b04      	cmp	r3, #4
 800f464:	d00a      	beq.n	800f47c <I2C_MasterReceive_BTF+0x86>
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	2b02      	cmp	r3, #2
 800f46a:	d007      	beq.n	800f47c <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	681a      	ldr	r2, [r3, #0]
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	681b      	ldr	r3, [r3, #0]
 800f476:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f47a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	691a      	ldr	r2, [r3, #16]
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f486:	b2d2      	uxtb	r2, r2
 800f488:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f48e:	1c5a      	adds	r2, r3, #1
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f498:	b29b      	uxth	r3, r3
 800f49a:	3b01      	subs	r3, #1
 800f49c:	b29a      	uxth	r2, r3
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800f4a2:	e08e      	b.n	800f5c2 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f4a8:	b29b      	uxth	r3, r3
 800f4aa:	2b02      	cmp	r3, #2
 800f4ac:	d176      	bne.n	800f59c <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	2b01      	cmp	r3, #1
 800f4b2:	d002      	beq.n	800f4ba <I2C_MasterReceive_BTF+0xc4>
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	2b10      	cmp	r3, #16
 800f4b8:	d108      	bne.n	800f4cc <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	681a      	ldr	r2, [r3, #0]
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f4c8:	601a      	str	r2, [r3, #0]
 800f4ca:	e019      	b.n	800f500 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	2b04      	cmp	r3, #4
 800f4d0:	d002      	beq.n	800f4d8 <I2C_MasterReceive_BTF+0xe2>
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	2b02      	cmp	r3, #2
 800f4d6:	d108      	bne.n	800f4ea <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	681a      	ldr	r2, [r3, #0]
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800f4e6:	601a      	str	r2, [r3, #0]
 800f4e8:	e00a      	b.n	800f500 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	2b10      	cmp	r3, #16
 800f4ee:	d007      	beq.n	800f500 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	681a      	ldr	r2, [r3, #0]
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f4fe:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	681b      	ldr	r3, [r3, #0]
 800f504:	691a      	ldr	r2, [r3, #16]
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f50a:	b2d2      	uxtb	r2, r2
 800f50c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f512:	1c5a      	adds	r2, r3, #1
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f51c:	b29b      	uxth	r3, r3
 800f51e:	3b01      	subs	r3, #1
 800f520:	b29a      	uxth	r2, r3
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	691a      	ldr	r2, [r3, #16]
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f530:	b2d2      	uxtb	r2, r2
 800f532:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f538:	1c5a      	adds	r2, r3, #1
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f542:	b29b      	uxth	r3, r3
 800f544:	3b01      	subs	r3, #1
 800f546:	b29a      	uxth	r2, r3
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	681b      	ldr	r3, [r3, #0]
 800f550:	685a      	ldr	r2, [r3, #4]
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800f55a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	2220      	movs	r2, #32
 800f560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f56a:	b2db      	uxtb	r3, r3
 800f56c:	2b40      	cmp	r3, #64	; 0x40
 800f56e:	d10a      	bne.n	800f586 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	2200      	movs	r2, #0
 800f574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	2200      	movs	r2, #0
 800f57c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800f57e:	6878      	ldr	r0, [r7, #4]
 800f580:	f7ff fc9c 	bl	800eebc <HAL_I2C_MemRxCpltCallback>
}
 800f584:	e01d      	b.n	800f5c2 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	2200      	movs	r2, #0
 800f58a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	2212      	movs	r2, #18
 800f592:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800f594:	6878      	ldr	r0, [r7, #4]
 800f596:	f7ff fc51 	bl	800ee3c <HAL_I2C_MasterRxCpltCallback>
}
 800f59a:	e012      	b.n	800f5c2 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	691a      	ldr	r2, [r3, #16]
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f5a6:	b2d2      	uxtb	r2, r2
 800f5a8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f5ae:	1c5a      	adds	r2, r3, #1
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f5b8:	b29b      	uxth	r3, r3
 800f5ba:	3b01      	subs	r3, #1
 800f5bc:	b29a      	uxth	r2, r3
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800f5c2:	bf00      	nop
 800f5c4:	3710      	adds	r7, #16
 800f5c6:	46bd      	mov	sp, r7
 800f5c8:	bd80      	pop	{r7, pc}

0800f5ca <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800f5ca:	b480      	push	{r7}
 800f5cc:	b083      	sub	sp, #12
 800f5ce:	af00      	add	r7, sp, #0
 800f5d0:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f5d8:	b2db      	uxtb	r3, r3
 800f5da:	2b40      	cmp	r3, #64	; 0x40
 800f5dc:	d117      	bne.n	800f60e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d109      	bne.n	800f5fa <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f5ea:	b2db      	uxtb	r3, r3
 800f5ec:	461a      	mov	r2, r3
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800f5f6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800f5f8:	e067      	b.n	800f6ca <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f5fe:	b2db      	uxtb	r3, r3
 800f600:	f043 0301 	orr.w	r3, r3, #1
 800f604:	b2da      	uxtb	r2, r3
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	611a      	str	r2, [r3, #16]
}
 800f60c:	e05d      	b.n	800f6ca <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	691b      	ldr	r3, [r3, #16]
 800f612:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800f616:	d133      	bne.n	800f680 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f61e:	b2db      	uxtb	r3, r3
 800f620:	2b21      	cmp	r3, #33	; 0x21
 800f622:	d109      	bne.n	800f638 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f628:	b2db      	uxtb	r3, r3
 800f62a:	461a      	mov	r2, r3
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	681b      	ldr	r3, [r3, #0]
 800f630:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800f634:	611a      	str	r2, [r3, #16]
 800f636:	e008      	b.n	800f64a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f63c:	b2db      	uxtb	r3, r3
 800f63e:	f043 0301 	orr.w	r3, r3, #1
 800f642:	b2da      	uxtb	r2, r3
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	681b      	ldr	r3, [r3, #0]
 800f648:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d004      	beq.n	800f65c <I2C_Master_SB+0x92>
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f658:	2b00      	cmp	r3, #0
 800f65a:	d108      	bne.n	800f66e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f660:	2b00      	cmp	r3, #0
 800f662:	d032      	beq.n	800f6ca <I2C_Master_SB+0x100>
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d02d      	beq.n	800f6ca <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	685a      	ldr	r2, [r3, #4]
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f67c:	605a      	str	r2, [r3, #4]
}
 800f67e:	e024      	b.n	800f6ca <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f684:	2b00      	cmp	r3, #0
 800f686:	d10e      	bne.n	800f6a6 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f68c:	b29b      	uxth	r3, r3
 800f68e:	11db      	asrs	r3, r3, #7
 800f690:	b2db      	uxtb	r3, r3
 800f692:	f003 0306 	and.w	r3, r3, #6
 800f696:	b2db      	uxtb	r3, r3
 800f698:	f063 030f 	orn	r3, r3, #15
 800f69c:	b2da      	uxtb	r2, r3
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	611a      	str	r2, [r3, #16]
}
 800f6a4:	e011      	b.n	800f6ca <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f6aa:	2b01      	cmp	r3, #1
 800f6ac:	d10d      	bne.n	800f6ca <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f6b2:	b29b      	uxth	r3, r3
 800f6b4:	11db      	asrs	r3, r3, #7
 800f6b6:	b2db      	uxtb	r3, r3
 800f6b8:	f003 0306 	and.w	r3, r3, #6
 800f6bc:	b2db      	uxtb	r3, r3
 800f6be:	f063 030e 	orn	r3, r3, #14
 800f6c2:	b2da      	uxtb	r2, r3
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	611a      	str	r2, [r3, #16]
}
 800f6ca:	bf00      	nop
 800f6cc:	370c      	adds	r7, #12
 800f6ce:	46bd      	mov	sp, r7
 800f6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6d4:	4770      	bx	lr

0800f6d6 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800f6d6:	b480      	push	{r7}
 800f6d8:	b083      	sub	sp, #12
 800f6da:	af00      	add	r7, sp, #0
 800f6dc:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f6e2:	b2da      	uxtb	r2, r3
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	681b      	ldr	r3, [r3, #0]
 800f6e8:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d004      	beq.n	800f6fc <I2C_Master_ADD10+0x26>
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f6f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d108      	bne.n	800f70e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f700:	2b00      	cmp	r3, #0
 800f702:	d00c      	beq.n	800f71e <I2C_Master_ADD10+0x48>
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f708:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d007      	beq.n	800f71e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	685a      	ldr	r2, [r3, #4]
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f71c:	605a      	str	r2, [r3, #4]
  }
}
 800f71e:	bf00      	nop
 800f720:	370c      	adds	r7, #12
 800f722:	46bd      	mov	sp, r7
 800f724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f728:	4770      	bx	lr

0800f72a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800f72a:	b480      	push	{r7}
 800f72c:	b091      	sub	sp, #68	; 0x44
 800f72e:	af00      	add	r7, sp, #0
 800f730:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f738:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f740:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f746:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f74e:	b2db      	uxtb	r3, r3
 800f750:	2b22      	cmp	r3, #34	; 0x22
 800f752:	f040 8169 	bne.w	800fa28 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d10f      	bne.n	800f77e <I2C_Master_ADDR+0x54>
 800f75e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800f762:	2b40      	cmp	r3, #64	; 0x40
 800f764:	d10b      	bne.n	800f77e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800f766:	2300      	movs	r3, #0
 800f768:	60fb      	str	r3, [r7, #12]
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	695b      	ldr	r3, [r3, #20]
 800f770:	60fb      	str	r3, [r7, #12]
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	699b      	ldr	r3, [r3, #24]
 800f778:	60fb      	str	r3, [r7, #12]
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	e160      	b.n	800fa40 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f782:	2b00      	cmp	r3, #0
 800f784:	d11d      	bne.n	800f7c2 <I2C_Master_ADDR+0x98>
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	691b      	ldr	r3, [r3, #16]
 800f78a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800f78e:	d118      	bne.n	800f7c2 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800f790:	2300      	movs	r3, #0
 800f792:	613b      	str	r3, [r7, #16]
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	681b      	ldr	r3, [r3, #0]
 800f798:	695b      	ldr	r3, [r3, #20]
 800f79a:	613b      	str	r3, [r7, #16]
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	681b      	ldr	r3, [r3, #0]
 800f7a0:	699b      	ldr	r3, [r3, #24]
 800f7a2:	613b      	str	r3, [r7, #16]
 800f7a4:	693b      	ldr	r3, [r7, #16]

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	681a      	ldr	r2, [r3, #0]
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f7b4:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f7ba:	1c5a      	adds	r2, r3, #1
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	651a      	str	r2, [r3, #80]	; 0x50
 800f7c0:	e13e      	b.n	800fa40 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f7c6:	b29b      	uxth	r3, r3
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d113      	bne.n	800f7f4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800f7cc:	2300      	movs	r3, #0
 800f7ce:	617b      	str	r3, [r7, #20]
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	695b      	ldr	r3, [r3, #20]
 800f7d6:	617b      	str	r3, [r7, #20]
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	699b      	ldr	r3, [r3, #24]
 800f7de:	617b      	str	r3, [r7, #20]
 800f7e0:	697b      	ldr	r3, [r7, #20]

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	681b      	ldr	r3, [r3, #0]
 800f7e6:	681a      	ldr	r2, [r3, #0]
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f7f0:	601a      	str	r2, [r3, #0]
 800f7f2:	e115      	b.n	800fa20 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f7f8:	b29b      	uxth	r3, r3
 800f7fa:	2b01      	cmp	r3, #1
 800f7fc:	f040 808a 	bne.w	800f914 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800f800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f802:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800f806:	d137      	bne.n	800f878 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	681a      	ldr	r2, [r3, #0]
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	681b      	ldr	r3, [r3, #0]
 800f812:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f816:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	681b      	ldr	r3, [r3, #0]
 800f81c:	685b      	ldr	r3, [r3, #4]
 800f81e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f822:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f826:	d113      	bne.n	800f850 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	681a      	ldr	r2, [r3, #0]
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	681b      	ldr	r3, [r3, #0]
 800f832:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f836:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800f838:	2300      	movs	r3, #0
 800f83a:	61bb      	str	r3, [r7, #24]
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	681b      	ldr	r3, [r3, #0]
 800f840:	695b      	ldr	r3, [r3, #20]
 800f842:	61bb      	str	r3, [r7, #24]
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	699b      	ldr	r3, [r3, #24]
 800f84a:	61bb      	str	r3, [r7, #24]
 800f84c:	69bb      	ldr	r3, [r7, #24]
 800f84e:	e0e7      	b.n	800fa20 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800f850:	2300      	movs	r3, #0
 800f852:	61fb      	str	r3, [r7, #28]
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	695b      	ldr	r3, [r3, #20]
 800f85a:	61fb      	str	r3, [r7, #28]
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	699b      	ldr	r3, [r3, #24]
 800f862:	61fb      	str	r3, [r7, #28]
 800f864:	69fb      	ldr	r3, [r7, #28]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	681a      	ldr	r2, [r3, #0]
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f874:	601a      	str	r2, [r3, #0]
 800f876:	e0d3      	b.n	800fa20 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800f878:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f87a:	2b08      	cmp	r3, #8
 800f87c:	d02e      	beq.n	800f8dc <I2C_Master_ADDR+0x1b2>
 800f87e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f880:	2b20      	cmp	r3, #32
 800f882:	d02b      	beq.n	800f8dc <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800f884:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f886:	2b12      	cmp	r3, #18
 800f888:	d102      	bne.n	800f890 <I2C_Master_ADDR+0x166>
 800f88a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f88c:	2b01      	cmp	r3, #1
 800f88e:	d125      	bne.n	800f8dc <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800f890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f892:	2b04      	cmp	r3, #4
 800f894:	d00e      	beq.n	800f8b4 <I2C_Master_ADDR+0x18a>
 800f896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f898:	2b02      	cmp	r3, #2
 800f89a:	d00b      	beq.n	800f8b4 <I2C_Master_ADDR+0x18a>
 800f89c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f89e:	2b10      	cmp	r3, #16
 800f8a0:	d008      	beq.n	800f8b4 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	681a      	ldr	r2, [r3, #0]
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f8b0:	601a      	str	r2, [r3, #0]
 800f8b2:	e007      	b.n	800f8c4 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	681a      	ldr	r2, [r3, #0]
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	681b      	ldr	r3, [r3, #0]
 800f8be:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800f8c2:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800f8c4:	2300      	movs	r3, #0
 800f8c6:	623b      	str	r3, [r7, #32]
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	695b      	ldr	r3, [r3, #20]
 800f8ce:	623b      	str	r3, [r7, #32]
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	699b      	ldr	r3, [r3, #24]
 800f8d6:	623b      	str	r3, [r7, #32]
 800f8d8:	6a3b      	ldr	r3, [r7, #32]
 800f8da:	e0a1      	b.n	800fa20 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	681a      	ldr	r2, [r3, #0]
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	681b      	ldr	r3, [r3, #0]
 800f8e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f8ea:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800f8ec:	2300      	movs	r3, #0
 800f8ee:	627b      	str	r3, [r7, #36]	; 0x24
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	695b      	ldr	r3, [r3, #20]
 800f8f6:	627b      	str	r3, [r7, #36]	; 0x24
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	699b      	ldr	r3, [r3, #24]
 800f8fe:	627b      	str	r3, [r7, #36]	; 0x24
 800f900:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	681b      	ldr	r3, [r3, #0]
 800f906:	681a      	ldr	r2, [r3, #0]
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	681b      	ldr	r3, [r3, #0]
 800f90c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f910:	601a      	str	r2, [r3, #0]
 800f912:	e085      	b.n	800fa20 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f918:	b29b      	uxth	r3, r3
 800f91a:	2b02      	cmp	r3, #2
 800f91c:	d14d      	bne.n	800f9ba <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800f91e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f920:	2b04      	cmp	r3, #4
 800f922:	d016      	beq.n	800f952 <I2C_Master_ADDR+0x228>
 800f924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f926:	2b02      	cmp	r3, #2
 800f928:	d013      	beq.n	800f952 <I2C_Master_ADDR+0x228>
 800f92a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f92c:	2b10      	cmp	r3, #16
 800f92e:	d010      	beq.n	800f952 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	681a      	ldr	r2, [r3, #0]
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f93e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	681a      	ldr	r2, [r3, #0]
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	681b      	ldr	r3, [r3, #0]
 800f94a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f94e:	601a      	str	r2, [r3, #0]
 800f950:	e007      	b.n	800f962 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	681a      	ldr	r2, [r3, #0]
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800f960:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	681b      	ldr	r3, [r3, #0]
 800f966:	685b      	ldr	r3, [r3, #4]
 800f968:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f96c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f970:	d117      	bne.n	800f9a2 <I2C_Master_ADDR+0x278>
 800f972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f974:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800f978:	d00b      	beq.n	800f992 <I2C_Master_ADDR+0x268>
 800f97a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f97c:	2b01      	cmp	r3, #1
 800f97e:	d008      	beq.n	800f992 <I2C_Master_ADDR+0x268>
 800f980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f982:	2b08      	cmp	r3, #8
 800f984:	d005      	beq.n	800f992 <I2C_Master_ADDR+0x268>
 800f986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f988:	2b10      	cmp	r3, #16
 800f98a:	d002      	beq.n	800f992 <I2C_Master_ADDR+0x268>
 800f98c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f98e:	2b20      	cmp	r3, #32
 800f990:	d107      	bne.n	800f9a2 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	685a      	ldr	r2, [r3, #4]
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	681b      	ldr	r3, [r3, #0]
 800f99c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800f9a0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800f9a2:	2300      	movs	r3, #0
 800f9a4:	62bb      	str	r3, [r7, #40]	; 0x28
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	681b      	ldr	r3, [r3, #0]
 800f9aa:	695b      	ldr	r3, [r3, #20]
 800f9ac:	62bb      	str	r3, [r7, #40]	; 0x28
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	699b      	ldr	r3, [r3, #24]
 800f9b4:	62bb      	str	r3, [r7, #40]	; 0x28
 800f9b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9b8:	e032      	b.n	800fa20 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	681a      	ldr	r2, [r3, #0]
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	681b      	ldr	r3, [r3, #0]
 800f9c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800f9c8:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	685b      	ldr	r3, [r3, #4]
 800f9d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f9d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f9d8:	d117      	bne.n	800fa0a <I2C_Master_ADDR+0x2e0>
 800f9da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9dc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800f9e0:	d00b      	beq.n	800f9fa <I2C_Master_ADDR+0x2d0>
 800f9e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9e4:	2b01      	cmp	r3, #1
 800f9e6:	d008      	beq.n	800f9fa <I2C_Master_ADDR+0x2d0>
 800f9e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9ea:	2b08      	cmp	r3, #8
 800f9ec:	d005      	beq.n	800f9fa <I2C_Master_ADDR+0x2d0>
 800f9ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9f0:	2b10      	cmp	r3, #16
 800f9f2:	d002      	beq.n	800f9fa <I2C_Master_ADDR+0x2d0>
 800f9f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9f6:	2b20      	cmp	r3, #32
 800f9f8:	d107      	bne.n	800fa0a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	685a      	ldr	r2, [r3, #4]
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800fa08:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800fa0a:	2300      	movs	r3, #0
 800fa0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	681b      	ldr	r3, [r3, #0]
 800fa12:	695b      	ldr	r3, [r3, #20]
 800fa14:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	699b      	ldr	r3, [r3, #24]
 800fa1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fa1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	2200      	movs	r2, #0
 800fa24:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800fa26:	e00b      	b.n	800fa40 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800fa28:	2300      	movs	r3, #0
 800fa2a:	633b      	str	r3, [r7, #48]	; 0x30
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	681b      	ldr	r3, [r3, #0]
 800fa30:	695b      	ldr	r3, [r3, #20]
 800fa32:	633b      	str	r3, [r7, #48]	; 0x30
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	681b      	ldr	r3, [r3, #0]
 800fa38:	699b      	ldr	r3, [r3, #24]
 800fa3a:	633b      	str	r3, [r7, #48]	; 0x30
 800fa3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800fa3e:	e7ff      	b.n	800fa40 <I2C_Master_ADDR+0x316>
 800fa40:	bf00      	nop
 800fa42:	3744      	adds	r7, #68	; 0x44
 800fa44:	46bd      	mov	sp, r7
 800fa46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa4a:	4770      	bx	lr

0800fa4c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800fa4c:	b580      	push	{r7, lr}
 800fa4e:	b084      	sub	sp, #16
 800fa50:	af00      	add	r7, sp, #0
 800fa52:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fa5a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fa60:	b29b      	uxth	r3, r3
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d02b      	beq.n	800fabe <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fa6a:	781a      	ldrb	r2, [r3, #0]
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fa76:	1c5a      	adds	r2, r3, #1
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fa80:	b29b      	uxth	r3, r3
 800fa82:	3b01      	subs	r3, #1
 800fa84:	b29a      	uxth	r2, r3
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fa8e:	b29b      	uxth	r3, r3
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d114      	bne.n	800fabe <I2C_SlaveTransmit_TXE+0x72>
 800fa94:	7bfb      	ldrb	r3, [r7, #15]
 800fa96:	2b29      	cmp	r3, #41	; 0x29
 800fa98:	d111      	bne.n	800fabe <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	685a      	ldr	r2, [r3, #4]
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	681b      	ldr	r3, [r3, #0]
 800faa4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800faa8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	2221      	movs	r2, #33	; 0x21
 800faae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	2228      	movs	r2, #40	; 0x28
 800fab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800fab8:	6878      	ldr	r0, [r7, #4]
 800faba:	f7ff f9c9 	bl	800ee50 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800fabe:	bf00      	nop
 800fac0:	3710      	adds	r7, #16
 800fac2:	46bd      	mov	sp, r7
 800fac4:	bd80      	pop	{r7, pc}

0800fac6 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800fac6:	b480      	push	{r7}
 800fac8:	b083      	sub	sp, #12
 800faca:	af00      	add	r7, sp, #0
 800facc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fad2:	b29b      	uxth	r3, r3
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	d011      	beq.n	800fafc <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fadc:	781a      	ldrb	r2, [r3, #0]
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	681b      	ldr	r3, [r3, #0]
 800fae2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fae8:	1c5a      	adds	r2, r3, #1
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800faf2:	b29b      	uxth	r3, r3
 800faf4:	3b01      	subs	r3, #1
 800faf6:	b29a      	uxth	r2, r3
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800fafc:	bf00      	nop
 800fafe:	370c      	adds	r7, #12
 800fb00:	46bd      	mov	sp, r7
 800fb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb06:	4770      	bx	lr

0800fb08 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800fb08:	b580      	push	{r7, lr}
 800fb0a:	b084      	sub	sp, #16
 800fb0c:	af00      	add	r7, sp, #0
 800fb0e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fb16:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fb1c:	b29b      	uxth	r3, r3
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d02c      	beq.n	800fb7c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	681b      	ldr	r3, [r3, #0]
 800fb26:	691a      	ldr	r2, [r3, #16]
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fb2c:	b2d2      	uxtb	r2, r2
 800fb2e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fb34:	1c5a      	adds	r2, r3, #1
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fb3e:	b29b      	uxth	r3, r3
 800fb40:	3b01      	subs	r3, #1
 800fb42:	b29a      	uxth	r2, r3
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fb4c:	b29b      	uxth	r3, r3
 800fb4e:	2b00      	cmp	r3, #0
 800fb50:	d114      	bne.n	800fb7c <I2C_SlaveReceive_RXNE+0x74>
 800fb52:	7bfb      	ldrb	r3, [r7, #15]
 800fb54:	2b2a      	cmp	r3, #42	; 0x2a
 800fb56:	d111      	bne.n	800fb7c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	685a      	ldr	r2, [r3, #4]
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	681b      	ldr	r3, [r3, #0]
 800fb62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800fb66:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	2222      	movs	r2, #34	; 0x22
 800fb6c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	2228      	movs	r2, #40	; 0x28
 800fb72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800fb76:	6878      	ldr	r0, [r7, #4]
 800fb78:	f7ff f974 	bl	800ee64 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800fb7c:	bf00      	nop
 800fb7e:	3710      	adds	r7, #16
 800fb80:	46bd      	mov	sp, r7
 800fb82:	bd80      	pop	{r7, pc}

0800fb84 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800fb84:	b480      	push	{r7}
 800fb86:	b083      	sub	sp, #12
 800fb88:	af00      	add	r7, sp, #0
 800fb8a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fb90:	b29b      	uxth	r3, r3
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d012      	beq.n	800fbbc <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	681b      	ldr	r3, [r3, #0]
 800fb9a:	691a      	ldr	r2, [r3, #16]
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fba0:	b2d2      	uxtb	r2, r2
 800fba2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fba8:	1c5a      	adds	r2, r3, #1
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fbb2:	b29b      	uxth	r3, r3
 800fbb4:	3b01      	subs	r3, #1
 800fbb6:	b29a      	uxth	r2, r3
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800fbbc:	bf00      	nop
 800fbbe:	370c      	adds	r7, #12
 800fbc0:	46bd      	mov	sp, r7
 800fbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbc6:	4770      	bx	lr

0800fbc8 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800fbc8:	b580      	push	{r7, lr}
 800fbca:	b084      	sub	sp, #16
 800fbcc:	af00      	add	r7, sp, #0
 800fbce:	6078      	str	r0, [r7, #4]
 800fbd0:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800fbd2:	2300      	movs	r3, #0
 800fbd4:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fbdc:	b2db      	uxtb	r3, r3
 800fbde:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800fbe2:	2b28      	cmp	r3, #40	; 0x28
 800fbe4:	d127      	bne.n	800fc36 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	685a      	ldr	r2, [r3, #4]
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800fbf4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800fbf6:	683b      	ldr	r3, [r7, #0]
 800fbf8:	089b      	lsrs	r3, r3, #2
 800fbfa:	f003 0301 	and.w	r3, r3, #1
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	d101      	bne.n	800fc06 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800fc02:	2301      	movs	r3, #1
 800fc04:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800fc06:	683b      	ldr	r3, [r7, #0]
 800fc08:	09db      	lsrs	r3, r3, #7
 800fc0a:	f003 0301 	and.w	r3, r3, #1
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d103      	bne.n	800fc1a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	68db      	ldr	r3, [r3, #12]
 800fc16:	81bb      	strh	r3, [r7, #12]
 800fc18:	e002      	b.n	800fc20 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	699b      	ldr	r3, [r3, #24]
 800fc1e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	2200      	movs	r2, #0
 800fc24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800fc28:	89ba      	ldrh	r2, [r7, #12]
 800fc2a:	7bfb      	ldrb	r3, [r7, #15]
 800fc2c:	4619      	mov	r1, r3
 800fc2e:	6878      	ldr	r0, [r7, #4]
 800fc30:	f7ff f922 	bl	800ee78 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800fc34:	e00e      	b.n	800fc54 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800fc36:	2300      	movs	r3, #0
 800fc38:	60bb      	str	r3, [r7, #8]
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	681b      	ldr	r3, [r3, #0]
 800fc3e:	695b      	ldr	r3, [r3, #20]
 800fc40:	60bb      	str	r3, [r7, #8]
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	681b      	ldr	r3, [r3, #0]
 800fc46:	699b      	ldr	r3, [r3, #24]
 800fc48:	60bb      	str	r3, [r7, #8]
 800fc4a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	2200      	movs	r2, #0
 800fc50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800fc54:	bf00      	nop
 800fc56:	3710      	adds	r7, #16
 800fc58:	46bd      	mov	sp, r7
 800fc5a:	bd80      	pop	{r7, pc}

0800fc5c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800fc5c:	b580      	push	{r7, lr}
 800fc5e:	b084      	sub	sp, #16
 800fc60:	af00      	add	r7, sp, #0
 800fc62:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fc6a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	681b      	ldr	r3, [r3, #0]
 800fc70:	685a      	ldr	r2, [r3, #4]
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800fc7a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800fc7c:	2300      	movs	r3, #0
 800fc7e:	60bb      	str	r3, [r7, #8]
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	695b      	ldr	r3, [r3, #20]
 800fc86:	60bb      	str	r3, [r7, #8]
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	681a      	ldr	r2, [r3, #0]
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	f042 0201 	orr.w	r2, r2, #1
 800fc96:	601a      	str	r2, [r3, #0]
 800fc98:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	681a      	ldr	r2, [r3, #0]
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800fca8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	685b      	ldr	r3, [r3, #4]
 800fcb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800fcb4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800fcb8:	d172      	bne.n	800fda0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800fcba:	7bfb      	ldrb	r3, [r7, #15]
 800fcbc:	2b22      	cmp	r3, #34	; 0x22
 800fcbe:	d002      	beq.n	800fcc6 <I2C_Slave_STOPF+0x6a>
 800fcc0:	7bfb      	ldrb	r3, [r7, #15]
 800fcc2:	2b2a      	cmp	r3, #42	; 0x2a
 800fcc4:	d135      	bne.n	800fd32 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	685b      	ldr	r3, [r3, #4]
 800fcce:	b29a      	uxth	r2, r3
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fcd8:	b29b      	uxth	r3, r3
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d005      	beq.n	800fcea <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fce2:	f043 0204 	orr.w	r2, r3, #4
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	681b      	ldr	r3, [r3, #0]
 800fcee:	685a      	ldr	r2, [r3, #4]
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	681b      	ldr	r3, [r3, #0]
 800fcf4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800fcf8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fcfe:	4618      	mov	r0, r3
 800fd00:	f7f8 f9c1 	bl	8008086 <HAL_DMA_GetState>
 800fd04:	4603      	mov	r3, r0
 800fd06:	2b01      	cmp	r3, #1
 800fd08:	d049      	beq.n	800fd9e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fd0e:	4a69      	ldr	r2, [pc, #420]	; (800feb4 <I2C_Slave_STOPF+0x258>)
 800fd10:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fd16:	4618      	mov	r0, r3
 800fd18:	f7f7 fe6f 	bl	80079fa <HAL_DMA_Abort_IT>
 800fd1c:	4603      	mov	r3, r0
 800fd1e:	2b00      	cmp	r3, #0
 800fd20:	d03d      	beq.n	800fd9e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fd26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fd28:	687a      	ldr	r2, [r7, #4]
 800fd2a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800fd2c:	4610      	mov	r0, r2
 800fd2e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800fd30:	e035      	b.n	800fd9e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	685b      	ldr	r3, [r3, #4]
 800fd3a:	b29a      	uxth	r2, r3
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fd44:	b29b      	uxth	r3, r3
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	d005      	beq.n	800fd56 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fd4e:	f043 0204 	orr.w	r2, r3, #4
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	681b      	ldr	r3, [r3, #0]
 800fd5a:	685a      	ldr	r2, [r3, #4]
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	681b      	ldr	r3, [r3, #0]
 800fd60:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800fd64:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fd6a:	4618      	mov	r0, r3
 800fd6c:	f7f8 f98b 	bl	8008086 <HAL_DMA_GetState>
 800fd70:	4603      	mov	r3, r0
 800fd72:	2b01      	cmp	r3, #1
 800fd74:	d014      	beq.n	800fda0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fd7a:	4a4e      	ldr	r2, [pc, #312]	; (800feb4 <I2C_Slave_STOPF+0x258>)
 800fd7c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fd82:	4618      	mov	r0, r3
 800fd84:	f7f7 fe39 	bl	80079fa <HAL_DMA_Abort_IT>
 800fd88:	4603      	mov	r3, r0
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	d008      	beq.n	800fda0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fd92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fd94:	687a      	ldr	r2, [r7, #4]
 800fd96:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800fd98:	4610      	mov	r0, r2
 800fd9a:	4798      	blx	r3
 800fd9c:	e000      	b.n	800fda0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800fd9e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fda4:	b29b      	uxth	r3, r3
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d03e      	beq.n	800fe28 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	681b      	ldr	r3, [r3, #0]
 800fdae:	695b      	ldr	r3, [r3, #20]
 800fdb0:	f003 0304 	and.w	r3, r3, #4
 800fdb4:	2b04      	cmp	r3, #4
 800fdb6:	d112      	bne.n	800fdde <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	681b      	ldr	r3, [r3, #0]
 800fdbc:	691a      	ldr	r2, [r3, #16]
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fdc2:	b2d2      	uxtb	r2, r2
 800fdc4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fdca:	1c5a      	adds	r2, r3, #1
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fdd4:	b29b      	uxth	r3, r3
 800fdd6:	3b01      	subs	r3, #1
 800fdd8:	b29a      	uxth	r2, r3
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	695b      	ldr	r3, [r3, #20]
 800fde4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fde8:	2b40      	cmp	r3, #64	; 0x40
 800fdea:	d112      	bne.n	800fe12 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	681b      	ldr	r3, [r3, #0]
 800fdf0:	691a      	ldr	r2, [r3, #16]
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fdf6:	b2d2      	uxtb	r2, r2
 800fdf8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fdfe:	1c5a      	adds	r2, r3, #1
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fe08:	b29b      	uxth	r3, r3
 800fe0a:	3b01      	subs	r3, #1
 800fe0c:	b29a      	uxth	r2, r3
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fe16:	b29b      	uxth	r3, r3
 800fe18:	2b00      	cmp	r3, #0
 800fe1a:	d005      	beq.n	800fe28 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fe20:	f043 0204 	orr.w	r2, r3, #4
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	d003      	beq.n	800fe38 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800fe30:	6878      	ldr	r0, [r7, #4]
 800fe32:	f000 f8b3 	bl	800ff9c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800fe36:	e039      	b.n	800feac <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800fe38:	7bfb      	ldrb	r3, [r7, #15]
 800fe3a:	2b2a      	cmp	r3, #42	; 0x2a
 800fe3c:	d109      	bne.n	800fe52 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	2200      	movs	r2, #0
 800fe42:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	2228      	movs	r2, #40	; 0x28
 800fe48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800fe4c:	6878      	ldr	r0, [r7, #4]
 800fe4e:	f7ff f809 	bl	800ee64 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fe58:	b2db      	uxtb	r3, r3
 800fe5a:	2b28      	cmp	r3, #40	; 0x28
 800fe5c:	d111      	bne.n	800fe82 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	4a15      	ldr	r2, [pc, #84]	; (800feb8 <I2C_Slave_STOPF+0x25c>)
 800fe62:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	2200      	movs	r2, #0
 800fe68:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	2220      	movs	r2, #32
 800fe6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	2200      	movs	r2, #0
 800fe76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800fe7a:	6878      	ldr	r0, [r7, #4]
 800fe7c:	f7ff f80a 	bl	800ee94 <HAL_I2C_ListenCpltCallback>
}
 800fe80:	e014      	b.n	800feac <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fe86:	2b22      	cmp	r3, #34	; 0x22
 800fe88:	d002      	beq.n	800fe90 <I2C_Slave_STOPF+0x234>
 800fe8a:	7bfb      	ldrb	r3, [r7, #15]
 800fe8c:	2b22      	cmp	r3, #34	; 0x22
 800fe8e:	d10d      	bne.n	800feac <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	2200      	movs	r2, #0
 800fe94:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	2220      	movs	r2, #32
 800fe9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	2200      	movs	r2, #0
 800fea2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800fea6:	6878      	ldr	r0, [r7, #4]
 800fea8:	f7fe ffdc 	bl	800ee64 <HAL_I2C_SlaveRxCpltCallback>
}
 800feac:	bf00      	nop
 800feae:	3710      	adds	r7, #16
 800feb0:	46bd      	mov	sp, r7
 800feb2:	bd80      	pop	{r7, pc}
 800feb4:	080109c1 	.word	0x080109c1
 800feb8:	ffff0000 	.word	0xffff0000

0800febc <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800febc:	b580      	push	{r7, lr}
 800febe:	b084      	sub	sp, #16
 800fec0:	af00      	add	r7, sp, #0
 800fec2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800feca:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fed0:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800fed2:	68bb      	ldr	r3, [r7, #8]
 800fed4:	2b08      	cmp	r3, #8
 800fed6:	d002      	beq.n	800fede <I2C_Slave_AF+0x22>
 800fed8:	68bb      	ldr	r3, [r7, #8]
 800feda:	2b20      	cmp	r3, #32
 800fedc:	d129      	bne.n	800ff32 <I2C_Slave_AF+0x76>
 800fede:	7bfb      	ldrb	r3, [r7, #15]
 800fee0:	2b28      	cmp	r3, #40	; 0x28
 800fee2:	d126      	bne.n	800ff32 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	4a2c      	ldr	r2, [pc, #176]	; (800ff98 <I2C_Slave_AF+0xdc>)
 800fee8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	681b      	ldr	r3, [r3, #0]
 800feee:	685a      	ldr	r2, [r3, #4]
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800fef8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	681b      	ldr	r3, [r3, #0]
 800fefe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800ff02:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	681b      	ldr	r3, [r3, #0]
 800ff08:	681a      	ldr	r2, [r3, #0]
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ff12:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	2200      	movs	r2, #0
 800ff18:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	2220      	movs	r2, #32
 800ff1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	2200      	movs	r2, #0
 800ff26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800ff2a:	6878      	ldr	r0, [r7, #4]
 800ff2c:	f7fe ffb2 	bl	800ee94 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800ff30:	e02e      	b.n	800ff90 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800ff32:	7bfb      	ldrb	r3, [r7, #15]
 800ff34:	2b21      	cmp	r3, #33	; 0x21
 800ff36:	d126      	bne.n	800ff86 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	4a17      	ldr	r2, [pc, #92]	; (800ff98 <I2C_Slave_AF+0xdc>)
 800ff3c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	2221      	movs	r2, #33	; 0x21
 800ff42:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	2220      	movs	r2, #32
 800ff48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	2200      	movs	r2, #0
 800ff50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	685a      	ldr	r2, [r3, #4]
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800ff62:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	681b      	ldr	r3, [r3, #0]
 800ff68:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800ff6c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	681a      	ldr	r2, [r3, #0]
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ff7c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800ff7e:	6878      	ldr	r0, [r7, #4]
 800ff80:	f7fe ff66 	bl	800ee50 <HAL_I2C_SlaveTxCpltCallback>
}
 800ff84:	e004      	b.n	800ff90 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800ff8e:	615a      	str	r2, [r3, #20]
}
 800ff90:	bf00      	nop
 800ff92:	3710      	adds	r7, #16
 800ff94:	46bd      	mov	sp, r7
 800ff96:	bd80      	pop	{r7, pc}
 800ff98:	ffff0000 	.word	0xffff0000

0800ff9c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800ff9c:	b580      	push	{r7, lr}
 800ff9e:	b084      	sub	sp, #16
 800ffa0:	af00      	add	r7, sp, #0
 800ffa2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ffaa:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ffb2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800ffb4:	7bbb      	ldrb	r3, [r7, #14]
 800ffb6:	2b10      	cmp	r3, #16
 800ffb8:	d002      	beq.n	800ffc0 <I2C_ITError+0x24>
 800ffba:	7bbb      	ldrb	r3, [r7, #14]
 800ffbc:	2b40      	cmp	r3, #64	; 0x40
 800ffbe:	d10a      	bne.n	800ffd6 <I2C_ITError+0x3a>
 800ffc0:	7bfb      	ldrb	r3, [r7, #15]
 800ffc2:	2b22      	cmp	r3, #34	; 0x22
 800ffc4:	d107      	bne.n	800ffd6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	681a      	ldr	r2, [r3, #0]
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ffd4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800ffd6:	7bfb      	ldrb	r3, [r7, #15]
 800ffd8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800ffdc:	2b28      	cmp	r3, #40	; 0x28
 800ffde:	d107      	bne.n	800fff0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	2200      	movs	r2, #0
 800ffe4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	2228      	movs	r2, #40	; 0x28
 800ffea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800ffee:	e015      	b.n	801001c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	685b      	ldr	r3, [r3, #4]
 800fff6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800fffa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800fffe:	d00a      	beq.n	8010016 <I2C_ITError+0x7a>
 8010000:	7bfb      	ldrb	r3, [r7, #15]
 8010002:	2b60      	cmp	r3, #96	; 0x60
 8010004:	d007      	beq.n	8010016 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	2220      	movs	r2, #32
 801000a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	2200      	movs	r2, #0
 8010012:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	2200      	movs	r2, #0
 801001a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	685b      	ldr	r3, [r3, #4]
 8010022:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8010026:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801002a:	d162      	bne.n	80100f2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	681b      	ldr	r3, [r3, #0]
 8010030:	685a      	ldr	r2, [r3, #4]
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 801003a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010040:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8010044:	b2db      	uxtb	r3, r3
 8010046:	2b01      	cmp	r3, #1
 8010048:	d020      	beq.n	801008c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801004e:	4a6a      	ldr	r2, [pc, #424]	; (80101f8 <I2C_ITError+0x25c>)
 8010050:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010056:	4618      	mov	r0, r3
 8010058:	f7f7 fccf 	bl	80079fa <HAL_DMA_Abort_IT>
 801005c:	4603      	mov	r3, r0
 801005e:	2b00      	cmp	r3, #0
 8010060:	f000 8089 	beq.w	8010176 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	681a      	ldr	r2, [r3, #0]
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	681b      	ldr	r3, [r3, #0]
 801006e:	f022 0201 	bic.w	r2, r2, #1
 8010072:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	2220      	movs	r2, #32
 8010078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010080:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010082:	687a      	ldr	r2, [r7, #4]
 8010084:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8010086:	4610      	mov	r0, r2
 8010088:	4798      	blx	r3
 801008a:	e074      	b.n	8010176 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010090:	4a59      	ldr	r2, [pc, #356]	; (80101f8 <I2C_ITError+0x25c>)
 8010092:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010098:	4618      	mov	r0, r3
 801009a:	f7f7 fcae 	bl	80079fa <HAL_DMA_Abort_IT>
 801009e:	4603      	mov	r3, r0
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d068      	beq.n	8010176 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	681b      	ldr	r3, [r3, #0]
 80100a8:	695b      	ldr	r3, [r3, #20]
 80100aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80100ae:	2b40      	cmp	r3, #64	; 0x40
 80100b0:	d10b      	bne.n	80100ca <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80100b2:	687b      	ldr	r3, [r7, #4]
 80100b4:	681b      	ldr	r3, [r3, #0]
 80100b6:	691a      	ldr	r2, [r3, #16]
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100bc:	b2d2      	uxtb	r2, r2
 80100be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100c4:	1c5a      	adds	r2, r3, #1
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	681b      	ldr	r3, [r3, #0]
 80100ce:	681a      	ldr	r2, [r3, #0]
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	681b      	ldr	r3, [r3, #0]
 80100d4:	f022 0201 	bic.w	r2, r2, #1
 80100d8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	2220      	movs	r2, #32
 80100de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80100e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80100e8:	687a      	ldr	r2, [r7, #4]
 80100ea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80100ec:	4610      	mov	r0, r2
 80100ee:	4798      	blx	r3
 80100f0:	e041      	b.n	8010176 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80100f8:	b2db      	uxtb	r3, r3
 80100fa:	2b60      	cmp	r3, #96	; 0x60
 80100fc:	d125      	bne.n	801014a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	2220      	movs	r2, #32
 8010102:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	2200      	movs	r2, #0
 801010a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	681b      	ldr	r3, [r3, #0]
 8010110:	695b      	ldr	r3, [r3, #20]
 8010112:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010116:	2b40      	cmp	r3, #64	; 0x40
 8010118:	d10b      	bne.n	8010132 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	681b      	ldr	r3, [r3, #0]
 801011e:	691a      	ldr	r2, [r3, #16]
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010124:	b2d2      	uxtb	r2, r2
 8010126:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801012c:	1c5a      	adds	r2, r3, #1
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	681b      	ldr	r3, [r3, #0]
 8010136:	681a      	ldr	r2, [r3, #0]
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	681b      	ldr	r3, [r3, #0]
 801013c:	f022 0201 	bic.w	r2, r2, #1
 8010140:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8010142:	6878      	ldr	r0, [r7, #4]
 8010144:	f7fe fece 	bl	800eee4 <HAL_I2C_AbortCpltCallback>
 8010148:	e015      	b.n	8010176 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	681b      	ldr	r3, [r3, #0]
 801014e:	695b      	ldr	r3, [r3, #20]
 8010150:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010154:	2b40      	cmp	r3, #64	; 0x40
 8010156:	d10b      	bne.n	8010170 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	691a      	ldr	r2, [r3, #16]
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010162:	b2d2      	uxtb	r2, r2
 8010164:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801016a:	1c5a      	adds	r2, r3, #1
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8010170:	6878      	ldr	r0, [r7, #4]
 8010172:	f7fe fead 	bl	800eed0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801017a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 801017c:	68bb      	ldr	r3, [r7, #8]
 801017e:	f003 0301 	and.w	r3, r3, #1
 8010182:	2b00      	cmp	r3, #0
 8010184:	d10e      	bne.n	80101a4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8010186:	68bb      	ldr	r3, [r7, #8]
 8010188:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 801018c:	2b00      	cmp	r3, #0
 801018e:	d109      	bne.n	80101a4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8010190:	68bb      	ldr	r3, [r7, #8]
 8010192:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8010196:	2b00      	cmp	r3, #0
 8010198:	d104      	bne.n	80101a4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 801019a:	68bb      	ldr	r3, [r7, #8]
 801019c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d007      	beq.n	80101b4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	681b      	ldr	r3, [r3, #0]
 80101a8:	685a      	ldr	r2, [r3, #4]
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	681b      	ldr	r3, [r3, #0]
 80101ae:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80101b2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80101ba:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80101c0:	f003 0304 	and.w	r3, r3, #4
 80101c4:	2b04      	cmp	r3, #4
 80101c6:	d113      	bne.n	80101f0 <I2C_ITError+0x254>
 80101c8:	7bfb      	ldrb	r3, [r7, #15]
 80101ca:	2b28      	cmp	r3, #40	; 0x28
 80101cc:	d110      	bne.n	80101f0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	4a0a      	ldr	r2, [pc, #40]	; (80101fc <I2C_ITError+0x260>)
 80101d2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	2200      	movs	r2, #0
 80101d8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	2220      	movs	r2, #32
 80101de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	2200      	movs	r2, #0
 80101e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80101ea:	6878      	ldr	r0, [r7, #4]
 80101ec:	f7fe fe52 	bl	800ee94 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80101f0:	bf00      	nop
 80101f2:	3710      	adds	r7, #16
 80101f4:	46bd      	mov	sp, r7
 80101f6:	bd80      	pop	{r7, pc}
 80101f8:	080109c1 	.word	0x080109c1
 80101fc:	ffff0000 	.word	0xffff0000

08010200 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8010200:	b580      	push	{r7, lr}
 8010202:	b088      	sub	sp, #32
 8010204:	af02      	add	r7, sp, #8
 8010206:	60f8      	str	r0, [r7, #12]
 8010208:	607a      	str	r2, [r7, #4]
 801020a:	603b      	str	r3, [r7, #0]
 801020c:	460b      	mov	r3, r1
 801020e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010214:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8010216:	697b      	ldr	r3, [r7, #20]
 8010218:	2b08      	cmp	r3, #8
 801021a:	d006      	beq.n	801022a <I2C_MasterRequestWrite+0x2a>
 801021c:	697b      	ldr	r3, [r7, #20]
 801021e:	2b01      	cmp	r3, #1
 8010220:	d003      	beq.n	801022a <I2C_MasterRequestWrite+0x2a>
 8010222:	697b      	ldr	r3, [r7, #20]
 8010224:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8010228:	d108      	bne.n	801023c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 801022a:	68fb      	ldr	r3, [r7, #12]
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	681a      	ldr	r2, [r3, #0]
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	681b      	ldr	r3, [r3, #0]
 8010234:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010238:	601a      	str	r2, [r3, #0]
 801023a:	e00b      	b.n	8010254 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010240:	2b12      	cmp	r3, #18
 8010242:	d107      	bne.n	8010254 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	681b      	ldr	r3, [r3, #0]
 8010248:	681a      	ldr	r2, [r3, #0]
 801024a:	68fb      	ldr	r3, [r7, #12]
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010252:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8010254:	683b      	ldr	r3, [r7, #0]
 8010256:	9300      	str	r3, [sp, #0]
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	2200      	movs	r2, #0
 801025c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8010260:	68f8      	ldr	r0, [r7, #12]
 8010262:	f000 fc55 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 8010266:	4603      	mov	r3, r0
 8010268:	2b00      	cmp	r3, #0
 801026a:	d00d      	beq.n	8010288 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010276:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801027a:	d103      	bne.n	8010284 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 801027c:	68fb      	ldr	r3, [r7, #12]
 801027e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010282:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8010284:	2303      	movs	r3, #3
 8010286:	e035      	b.n	80102f4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8010288:	68fb      	ldr	r3, [r7, #12]
 801028a:	691b      	ldr	r3, [r3, #16]
 801028c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8010290:	d108      	bne.n	80102a4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8010292:	897b      	ldrh	r3, [r7, #10]
 8010294:	b2db      	uxtb	r3, r3
 8010296:	461a      	mov	r2, r3
 8010298:	68fb      	ldr	r3, [r7, #12]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80102a0:	611a      	str	r2, [r3, #16]
 80102a2:	e01b      	b.n	80102dc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80102a4:	897b      	ldrh	r3, [r7, #10]
 80102a6:	11db      	asrs	r3, r3, #7
 80102a8:	b2db      	uxtb	r3, r3
 80102aa:	f003 0306 	and.w	r3, r3, #6
 80102ae:	b2db      	uxtb	r3, r3
 80102b0:	f063 030f 	orn	r3, r3, #15
 80102b4:	b2da      	uxtb	r2, r3
 80102b6:	68fb      	ldr	r3, [r7, #12]
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80102bc:	683b      	ldr	r3, [r7, #0]
 80102be:	687a      	ldr	r2, [r7, #4]
 80102c0:	490e      	ldr	r1, [pc, #56]	; (80102fc <I2C_MasterRequestWrite+0xfc>)
 80102c2:	68f8      	ldr	r0, [r7, #12]
 80102c4:	f000 fc7b 	bl	8010bbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80102c8:	4603      	mov	r3, r0
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	d001      	beq.n	80102d2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80102ce:	2301      	movs	r3, #1
 80102d0:	e010      	b.n	80102f4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80102d2:	897b      	ldrh	r3, [r7, #10]
 80102d4:	b2da      	uxtb	r2, r3
 80102d6:	68fb      	ldr	r3, [r7, #12]
 80102d8:	681b      	ldr	r3, [r3, #0]
 80102da:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80102dc:	683b      	ldr	r3, [r7, #0]
 80102de:	687a      	ldr	r2, [r7, #4]
 80102e0:	4907      	ldr	r1, [pc, #28]	; (8010300 <I2C_MasterRequestWrite+0x100>)
 80102e2:	68f8      	ldr	r0, [r7, #12]
 80102e4:	f000 fc6b 	bl	8010bbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80102e8:	4603      	mov	r3, r0
 80102ea:	2b00      	cmp	r3, #0
 80102ec:	d001      	beq.n	80102f2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80102ee:	2301      	movs	r3, #1
 80102f0:	e000      	b.n	80102f4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80102f2:	2300      	movs	r3, #0
}
 80102f4:	4618      	mov	r0, r3
 80102f6:	3718      	adds	r7, #24
 80102f8:	46bd      	mov	sp, r7
 80102fa:	bd80      	pop	{r7, pc}
 80102fc:	00010008 	.word	0x00010008
 8010300:	00010002 	.word	0x00010002

08010304 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8010304:	b580      	push	{r7, lr}
 8010306:	b088      	sub	sp, #32
 8010308:	af02      	add	r7, sp, #8
 801030a:	60f8      	str	r0, [r7, #12]
 801030c:	607a      	str	r2, [r7, #4]
 801030e:	603b      	str	r3, [r7, #0]
 8010310:	460b      	mov	r3, r1
 8010312:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8010314:	68fb      	ldr	r3, [r7, #12]
 8010316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010318:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 801031a:	68fb      	ldr	r3, [r7, #12]
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	681a      	ldr	r2, [r3, #0]
 8010320:	68fb      	ldr	r3, [r7, #12]
 8010322:	681b      	ldr	r3, [r3, #0]
 8010324:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8010328:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 801032a:	697b      	ldr	r3, [r7, #20]
 801032c:	2b08      	cmp	r3, #8
 801032e:	d006      	beq.n	801033e <I2C_MasterRequestRead+0x3a>
 8010330:	697b      	ldr	r3, [r7, #20]
 8010332:	2b01      	cmp	r3, #1
 8010334:	d003      	beq.n	801033e <I2C_MasterRequestRead+0x3a>
 8010336:	697b      	ldr	r3, [r7, #20]
 8010338:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 801033c:	d108      	bne.n	8010350 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	681b      	ldr	r3, [r3, #0]
 8010342:	681a      	ldr	r2, [r3, #0]
 8010344:	68fb      	ldr	r3, [r7, #12]
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801034c:	601a      	str	r2, [r3, #0]
 801034e:	e00b      	b.n	8010368 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8010350:	68fb      	ldr	r3, [r7, #12]
 8010352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010354:	2b11      	cmp	r3, #17
 8010356:	d107      	bne.n	8010368 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8010358:	68fb      	ldr	r3, [r7, #12]
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	681a      	ldr	r2, [r3, #0]
 801035e:	68fb      	ldr	r3, [r7, #12]
 8010360:	681b      	ldr	r3, [r3, #0]
 8010362:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010366:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8010368:	683b      	ldr	r3, [r7, #0]
 801036a:	9300      	str	r3, [sp, #0]
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	2200      	movs	r2, #0
 8010370:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8010374:	68f8      	ldr	r0, [r7, #12]
 8010376:	f000 fbcb 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 801037a:	4603      	mov	r3, r0
 801037c:	2b00      	cmp	r3, #0
 801037e:	d00d      	beq.n	801039c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8010380:	68fb      	ldr	r3, [r7, #12]
 8010382:	681b      	ldr	r3, [r3, #0]
 8010384:	681b      	ldr	r3, [r3, #0]
 8010386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801038a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801038e:	d103      	bne.n	8010398 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8010390:	68fb      	ldr	r3, [r7, #12]
 8010392:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010396:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8010398:	2303      	movs	r3, #3
 801039a:	e079      	b.n	8010490 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 801039c:	68fb      	ldr	r3, [r7, #12]
 801039e:	691b      	ldr	r3, [r3, #16]
 80103a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80103a4:	d108      	bne.n	80103b8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80103a6:	897b      	ldrh	r3, [r7, #10]
 80103a8:	b2db      	uxtb	r3, r3
 80103aa:	f043 0301 	orr.w	r3, r3, #1
 80103ae:	b2da      	uxtb	r2, r3
 80103b0:	68fb      	ldr	r3, [r7, #12]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	611a      	str	r2, [r3, #16]
 80103b6:	e05f      	b.n	8010478 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80103b8:	897b      	ldrh	r3, [r7, #10]
 80103ba:	11db      	asrs	r3, r3, #7
 80103bc:	b2db      	uxtb	r3, r3
 80103be:	f003 0306 	and.w	r3, r3, #6
 80103c2:	b2db      	uxtb	r3, r3
 80103c4:	f063 030f 	orn	r3, r3, #15
 80103c8:	b2da      	uxtb	r2, r3
 80103ca:	68fb      	ldr	r3, [r7, #12]
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80103d0:	683b      	ldr	r3, [r7, #0]
 80103d2:	687a      	ldr	r2, [r7, #4]
 80103d4:	4930      	ldr	r1, [pc, #192]	; (8010498 <I2C_MasterRequestRead+0x194>)
 80103d6:	68f8      	ldr	r0, [r7, #12]
 80103d8:	f000 fbf1 	bl	8010bbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80103dc:	4603      	mov	r3, r0
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d001      	beq.n	80103e6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80103e2:	2301      	movs	r3, #1
 80103e4:	e054      	b.n	8010490 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80103e6:	897b      	ldrh	r3, [r7, #10]
 80103e8:	b2da      	uxtb	r2, r3
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	681b      	ldr	r3, [r3, #0]
 80103ee:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80103f0:	683b      	ldr	r3, [r7, #0]
 80103f2:	687a      	ldr	r2, [r7, #4]
 80103f4:	4929      	ldr	r1, [pc, #164]	; (801049c <I2C_MasterRequestRead+0x198>)
 80103f6:	68f8      	ldr	r0, [r7, #12]
 80103f8:	f000 fbe1 	bl	8010bbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80103fc:	4603      	mov	r3, r0
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d001      	beq.n	8010406 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8010402:	2301      	movs	r3, #1
 8010404:	e044      	b.n	8010490 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8010406:	2300      	movs	r3, #0
 8010408:	613b      	str	r3, [r7, #16]
 801040a:	68fb      	ldr	r3, [r7, #12]
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	695b      	ldr	r3, [r3, #20]
 8010410:	613b      	str	r3, [r7, #16]
 8010412:	68fb      	ldr	r3, [r7, #12]
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	699b      	ldr	r3, [r3, #24]
 8010418:	613b      	str	r3, [r7, #16]
 801041a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 801041c:	68fb      	ldr	r3, [r7, #12]
 801041e:	681b      	ldr	r3, [r3, #0]
 8010420:	681a      	ldr	r2, [r3, #0]
 8010422:	68fb      	ldr	r3, [r7, #12]
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801042a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 801042c:	683b      	ldr	r3, [r7, #0]
 801042e:	9300      	str	r3, [sp, #0]
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	2200      	movs	r2, #0
 8010434:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8010438:	68f8      	ldr	r0, [r7, #12]
 801043a:	f000 fb69 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 801043e:	4603      	mov	r3, r0
 8010440:	2b00      	cmp	r3, #0
 8010442:	d00d      	beq.n	8010460 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8010444:	68fb      	ldr	r3, [r7, #12]
 8010446:	681b      	ldr	r3, [r3, #0]
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801044e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010452:	d103      	bne.n	801045c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	f44f 7200 	mov.w	r2, #512	; 0x200
 801045a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 801045c:	2303      	movs	r3, #3
 801045e:	e017      	b.n	8010490 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8010460:	897b      	ldrh	r3, [r7, #10]
 8010462:	11db      	asrs	r3, r3, #7
 8010464:	b2db      	uxtb	r3, r3
 8010466:	f003 0306 	and.w	r3, r3, #6
 801046a:	b2db      	uxtb	r3, r3
 801046c:	f063 030e 	orn	r3, r3, #14
 8010470:	b2da      	uxtb	r2, r3
 8010472:	68fb      	ldr	r3, [r7, #12]
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8010478:	683b      	ldr	r3, [r7, #0]
 801047a:	687a      	ldr	r2, [r7, #4]
 801047c:	4907      	ldr	r1, [pc, #28]	; (801049c <I2C_MasterRequestRead+0x198>)
 801047e:	68f8      	ldr	r0, [r7, #12]
 8010480:	f000 fb9d 	bl	8010bbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8010484:	4603      	mov	r3, r0
 8010486:	2b00      	cmp	r3, #0
 8010488:	d001      	beq.n	801048e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 801048a:	2301      	movs	r3, #1
 801048c:	e000      	b.n	8010490 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 801048e:	2300      	movs	r3, #0
}
 8010490:	4618      	mov	r0, r3
 8010492:	3718      	adds	r7, #24
 8010494:	46bd      	mov	sp, r7
 8010496:	bd80      	pop	{r7, pc}
 8010498:	00010008 	.word	0x00010008
 801049c:	00010002 	.word	0x00010002

080104a0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80104a0:	b580      	push	{r7, lr}
 80104a2:	b088      	sub	sp, #32
 80104a4:	af02      	add	r7, sp, #8
 80104a6:	60f8      	str	r0, [r7, #12]
 80104a8:	4608      	mov	r0, r1
 80104aa:	4611      	mov	r1, r2
 80104ac:	461a      	mov	r2, r3
 80104ae:	4603      	mov	r3, r0
 80104b0:	817b      	strh	r3, [r7, #10]
 80104b2:	460b      	mov	r3, r1
 80104b4:	813b      	strh	r3, [r7, #8]
 80104b6:	4613      	mov	r3, r2
 80104b8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80104ba:	68fb      	ldr	r3, [r7, #12]
 80104bc:	681b      	ldr	r3, [r3, #0]
 80104be:	681a      	ldr	r2, [r3, #0]
 80104c0:	68fb      	ldr	r3, [r7, #12]
 80104c2:	681b      	ldr	r3, [r3, #0]
 80104c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80104c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80104ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104cc:	9300      	str	r3, [sp, #0]
 80104ce:	6a3b      	ldr	r3, [r7, #32]
 80104d0:	2200      	movs	r2, #0
 80104d2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80104d6:	68f8      	ldr	r0, [r7, #12]
 80104d8:	f000 fb1a 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 80104dc:	4603      	mov	r3, r0
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d00d      	beq.n	80104fe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80104e2:	68fb      	ldr	r3, [r7, #12]
 80104e4:	681b      	ldr	r3, [r3, #0]
 80104e6:	681b      	ldr	r3, [r3, #0]
 80104e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80104ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80104f0:	d103      	bne.n	80104fa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80104f8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80104fa:	2303      	movs	r3, #3
 80104fc:	e05f      	b.n	80105be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80104fe:	897b      	ldrh	r3, [r7, #10]
 8010500:	b2db      	uxtb	r3, r3
 8010502:	461a      	mov	r2, r3
 8010504:	68fb      	ldr	r3, [r7, #12]
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 801050c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 801050e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010510:	6a3a      	ldr	r2, [r7, #32]
 8010512:	492d      	ldr	r1, [pc, #180]	; (80105c8 <I2C_RequestMemoryWrite+0x128>)
 8010514:	68f8      	ldr	r0, [r7, #12]
 8010516:	f000 fb52 	bl	8010bbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 801051a:	4603      	mov	r3, r0
 801051c:	2b00      	cmp	r3, #0
 801051e:	d001      	beq.n	8010524 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8010520:	2301      	movs	r3, #1
 8010522:	e04c      	b.n	80105be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8010524:	2300      	movs	r3, #0
 8010526:	617b      	str	r3, [r7, #20]
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	695b      	ldr	r3, [r3, #20]
 801052e:	617b      	str	r3, [r7, #20]
 8010530:	68fb      	ldr	r3, [r7, #12]
 8010532:	681b      	ldr	r3, [r3, #0]
 8010534:	699b      	ldr	r3, [r3, #24]
 8010536:	617b      	str	r3, [r7, #20]
 8010538:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 801053a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801053c:	6a39      	ldr	r1, [r7, #32]
 801053e:	68f8      	ldr	r0, [r7, #12]
 8010540:	f000 fbbc 	bl	8010cbc <I2C_WaitOnTXEFlagUntilTimeout>
 8010544:	4603      	mov	r3, r0
 8010546:	2b00      	cmp	r3, #0
 8010548:	d00d      	beq.n	8010566 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 801054a:	68fb      	ldr	r3, [r7, #12]
 801054c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801054e:	2b04      	cmp	r3, #4
 8010550:	d107      	bne.n	8010562 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8010552:	68fb      	ldr	r3, [r7, #12]
 8010554:	681b      	ldr	r3, [r3, #0]
 8010556:	681a      	ldr	r2, [r3, #0]
 8010558:	68fb      	ldr	r3, [r7, #12]
 801055a:	681b      	ldr	r3, [r3, #0]
 801055c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010560:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8010562:	2301      	movs	r3, #1
 8010564:	e02b      	b.n	80105be <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8010566:	88fb      	ldrh	r3, [r7, #6]
 8010568:	2b01      	cmp	r3, #1
 801056a:	d105      	bne.n	8010578 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 801056c:	893b      	ldrh	r3, [r7, #8]
 801056e:	b2da      	uxtb	r2, r3
 8010570:	68fb      	ldr	r3, [r7, #12]
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	611a      	str	r2, [r3, #16]
 8010576:	e021      	b.n	80105bc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8010578:	893b      	ldrh	r3, [r7, #8]
 801057a:	0a1b      	lsrs	r3, r3, #8
 801057c:	b29b      	uxth	r3, r3
 801057e:	b2da      	uxtb	r2, r3
 8010580:	68fb      	ldr	r3, [r7, #12]
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8010586:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010588:	6a39      	ldr	r1, [r7, #32]
 801058a:	68f8      	ldr	r0, [r7, #12]
 801058c:	f000 fb96 	bl	8010cbc <I2C_WaitOnTXEFlagUntilTimeout>
 8010590:	4603      	mov	r3, r0
 8010592:	2b00      	cmp	r3, #0
 8010594:	d00d      	beq.n	80105b2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8010596:	68fb      	ldr	r3, [r7, #12]
 8010598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801059a:	2b04      	cmp	r3, #4
 801059c:	d107      	bne.n	80105ae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 801059e:	68fb      	ldr	r3, [r7, #12]
 80105a0:	681b      	ldr	r3, [r3, #0]
 80105a2:	681a      	ldr	r2, [r3, #0]
 80105a4:	68fb      	ldr	r3, [r7, #12]
 80105a6:	681b      	ldr	r3, [r3, #0]
 80105a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80105ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80105ae:	2301      	movs	r3, #1
 80105b0:	e005      	b.n	80105be <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80105b2:	893b      	ldrh	r3, [r7, #8]
 80105b4:	b2da      	uxtb	r2, r3
 80105b6:	68fb      	ldr	r3, [r7, #12]
 80105b8:	681b      	ldr	r3, [r3, #0]
 80105ba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80105bc:	2300      	movs	r3, #0
}
 80105be:	4618      	mov	r0, r3
 80105c0:	3718      	adds	r7, #24
 80105c2:	46bd      	mov	sp, r7
 80105c4:	bd80      	pop	{r7, pc}
 80105c6:	bf00      	nop
 80105c8:	00010002 	.word	0x00010002

080105cc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80105cc:	b580      	push	{r7, lr}
 80105ce:	b088      	sub	sp, #32
 80105d0:	af02      	add	r7, sp, #8
 80105d2:	60f8      	str	r0, [r7, #12]
 80105d4:	4608      	mov	r0, r1
 80105d6:	4611      	mov	r1, r2
 80105d8:	461a      	mov	r2, r3
 80105da:	4603      	mov	r3, r0
 80105dc:	817b      	strh	r3, [r7, #10]
 80105de:	460b      	mov	r3, r1
 80105e0:	813b      	strh	r3, [r7, #8]
 80105e2:	4613      	mov	r3, r2
 80105e4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80105e6:	68fb      	ldr	r3, [r7, #12]
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	681a      	ldr	r2, [r3, #0]
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	681b      	ldr	r3, [r3, #0]
 80105f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80105f4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80105f6:	68fb      	ldr	r3, [r7, #12]
 80105f8:	681b      	ldr	r3, [r3, #0]
 80105fa:	681a      	ldr	r2, [r3, #0]
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	681b      	ldr	r3, [r3, #0]
 8010600:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010604:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8010606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010608:	9300      	str	r3, [sp, #0]
 801060a:	6a3b      	ldr	r3, [r7, #32]
 801060c:	2200      	movs	r2, #0
 801060e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8010612:	68f8      	ldr	r0, [r7, #12]
 8010614:	f000 fa7c 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 8010618:	4603      	mov	r3, r0
 801061a:	2b00      	cmp	r3, #0
 801061c:	d00d      	beq.n	801063a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 801061e:	68fb      	ldr	r3, [r7, #12]
 8010620:	681b      	ldr	r3, [r3, #0]
 8010622:	681b      	ldr	r3, [r3, #0]
 8010624:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010628:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801062c:	d103      	bne.n	8010636 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 801062e:	68fb      	ldr	r3, [r7, #12]
 8010630:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010634:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8010636:	2303      	movs	r3, #3
 8010638:	e0aa      	b.n	8010790 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 801063a:	897b      	ldrh	r3, [r7, #10]
 801063c:	b2db      	uxtb	r3, r3
 801063e:	461a      	mov	r2, r3
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	681b      	ldr	r3, [r3, #0]
 8010644:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8010648:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 801064a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801064c:	6a3a      	ldr	r2, [r7, #32]
 801064e:	4952      	ldr	r1, [pc, #328]	; (8010798 <I2C_RequestMemoryRead+0x1cc>)
 8010650:	68f8      	ldr	r0, [r7, #12]
 8010652:	f000 fab4 	bl	8010bbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8010656:	4603      	mov	r3, r0
 8010658:	2b00      	cmp	r3, #0
 801065a:	d001      	beq.n	8010660 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 801065c:	2301      	movs	r3, #1
 801065e:	e097      	b.n	8010790 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8010660:	2300      	movs	r3, #0
 8010662:	617b      	str	r3, [r7, #20]
 8010664:	68fb      	ldr	r3, [r7, #12]
 8010666:	681b      	ldr	r3, [r3, #0]
 8010668:	695b      	ldr	r3, [r3, #20]
 801066a:	617b      	str	r3, [r7, #20]
 801066c:	68fb      	ldr	r3, [r7, #12]
 801066e:	681b      	ldr	r3, [r3, #0]
 8010670:	699b      	ldr	r3, [r3, #24]
 8010672:	617b      	str	r3, [r7, #20]
 8010674:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8010676:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010678:	6a39      	ldr	r1, [r7, #32]
 801067a:	68f8      	ldr	r0, [r7, #12]
 801067c:	f000 fb1e 	bl	8010cbc <I2C_WaitOnTXEFlagUntilTimeout>
 8010680:	4603      	mov	r3, r0
 8010682:	2b00      	cmp	r3, #0
 8010684:	d00d      	beq.n	80106a2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8010686:	68fb      	ldr	r3, [r7, #12]
 8010688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801068a:	2b04      	cmp	r3, #4
 801068c:	d107      	bne.n	801069e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 801068e:	68fb      	ldr	r3, [r7, #12]
 8010690:	681b      	ldr	r3, [r3, #0]
 8010692:	681a      	ldr	r2, [r3, #0]
 8010694:	68fb      	ldr	r3, [r7, #12]
 8010696:	681b      	ldr	r3, [r3, #0]
 8010698:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801069c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 801069e:	2301      	movs	r3, #1
 80106a0:	e076      	b.n	8010790 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80106a2:	88fb      	ldrh	r3, [r7, #6]
 80106a4:	2b01      	cmp	r3, #1
 80106a6:	d105      	bne.n	80106b4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80106a8:	893b      	ldrh	r3, [r7, #8]
 80106aa:	b2da      	uxtb	r2, r3
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	681b      	ldr	r3, [r3, #0]
 80106b0:	611a      	str	r2, [r3, #16]
 80106b2:	e021      	b.n	80106f8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80106b4:	893b      	ldrh	r3, [r7, #8]
 80106b6:	0a1b      	lsrs	r3, r3, #8
 80106b8:	b29b      	uxth	r3, r3
 80106ba:	b2da      	uxtb	r2, r3
 80106bc:	68fb      	ldr	r3, [r7, #12]
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80106c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80106c4:	6a39      	ldr	r1, [r7, #32]
 80106c6:	68f8      	ldr	r0, [r7, #12]
 80106c8:	f000 faf8 	bl	8010cbc <I2C_WaitOnTXEFlagUntilTimeout>
 80106cc:	4603      	mov	r3, r0
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	d00d      	beq.n	80106ee <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80106d2:	68fb      	ldr	r3, [r7, #12]
 80106d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80106d6:	2b04      	cmp	r3, #4
 80106d8:	d107      	bne.n	80106ea <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80106da:	68fb      	ldr	r3, [r7, #12]
 80106dc:	681b      	ldr	r3, [r3, #0]
 80106de:	681a      	ldr	r2, [r3, #0]
 80106e0:	68fb      	ldr	r3, [r7, #12]
 80106e2:	681b      	ldr	r3, [r3, #0]
 80106e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80106e8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80106ea:	2301      	movs	r3, #1
 80106ec:	e050      	b.n	8010790 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80106ee:	893b      	ldrh	r3, [r7, #8]
 80106f0:	b2da      	uxtb	r2, r3
 80106f2:	68fb      	ldr	r3, [r7, #12]
 80106f4:	681b      	ldr	r3, [r3, #0]
 80106f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80106f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80106fa:	6a39      	ldr	r1, [r7, #32]
 80106fc:	68f8      	ldr	r0, [r7, #12]
 80106fe:	f000 fadd 	bl	8010cbc <I2C_WaitOnTXEFlagUntilTimeout>
 8010702:	4603      	mov	r3, r0
 8010704:	2b00      	cmp	r3, #0
 8010706:	d00d      	beq.n	8010724 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8010708:	68fb      	ldr	r3, [r7, #12]
 801070a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801070c:	2b04      	cmp	r3, #4
 801070e:	d107      	bne.n	8010720 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8010710:	68fb      	ldr	r3, [r7, #12]
 8010712:	681b      	ldr	r3, [r3, #0]
 8010714:	681a      	ldr	r2, [r3, #0]
 8010716:	68fb      	ldr	r3, [r7, #12]
 8010718:	681b      	ldr	r3, [r3, #0]
 801071a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801071e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8010720:	2301      	movs	r3, #1
 8010722:	e035      	b.n	8010790 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8010724:	68fb      	ldr	r3, [r7, #12]
 8010726:	681b      	ldr	r3, [r3, #0]
 8010728:	681a      	ldr	r2, [r3, #0]
 801072a:	68fb      	ldr	r3, [r7, #12]
 801072c:	681b      	ldr	r3, [r3, #0]
 801072e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010732:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8010734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010736:	9300      	str	r3, [sp, #0]
 8010738:	6a3b      	ldr	r3, [r7, #32]
 801073a:	2200      	movs	r2, #0
 801073c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8010740:	68f8      	ldr	r0, [r7, #12]
 8010742:	f000 f9e5 	bl	8010b10 <I2C_WaitOnFlagUntilTimeout>
 8010746:	4603      	mov	r3, r0
 8010748:	2b00      	cmp	r3, #0
 801074a:	d00d      	beq.n	8010768 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 801074c:	68fb      	ldr	r3, [r7, #12]
 801074e:	681b      	ldr	r3, [r3, #0]
 8010750:	681b      	ldr	r3, [r3, #0]
 8010752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010756:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801075a:	d103      	bne.n	8010764 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010762:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8010764:	2303      	movs	r3, #3
 8010766:	e013      	b.n	8010790 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8010768:	897b      	ldrh	r3, [r7, #10]
 801076a:	b2db      	uxtb	r3, r3
 801076c:	f043 0301 	orr.w	r3, r3, #1
 8010770:	b2da      	uxtb	r2, r3
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8010778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801077a:	6a3a      	ldr	r2, [r7, #32]
 801077c:	4906      	ldr	r1, [pc, #24]	; (8010798 <I2C_RequestMemoryRead+0x1cc>)
 801077e:	68f8      	ldr	r0, [r7, #12]
 8010780:	f000 fa1d 	bl	8010bbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8010784:	4603      	mov	r3, r0
 8010786:	2b00      	cmp	r3, #0
 8010788:	d001      	beq.n	801078e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 801078a:	2301      	movs	r3, #1
 801078c:	e000      	b.n	8010790 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 801078e:	2300      	movs	r3, #0
}
 8010790:	4618      	mov	r0, r3
 8010792:	3718      	adds	r7, #24
 8010794:	46bd      	mov	sp, r7
 8010796:	bd80      	pop	{r7, pc}
 8010798:	00010002 	.word	0x00010002

0801079c <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 801079c:	b580      	push	{r7, lr}
 801079e:	b086      	sub	sp, #24
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80107a8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80107aa:	697b      	ldr	r3, [r7, #20]
 80107ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80107b0:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80107b2:	697b      	ldr	r3, [r7, #20]
 80107b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80107b8:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80107ba:	697b      	ldr	r3, [r7, #20]
 80107bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80107be:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80107c0:	697b      	ldr	r3, [r7, #20]
 80107c2:	681b      	ldr	r3, [r3, #0]
 80107c4:	685a      	ldr	r2, [r3, #4]
 80107c6:	697b      	ldr	r3, [r7, #20]
 80107c8:	681b      	ldr	r3, [r3, #0]
 80107ca:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80107ce:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80107d0:	697b      	ldr	r3, [r7, #20]
 80107d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	d003      	beq.n	80107e0 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80107d8:	697b      	ldr	r3, [r7, #20]
 80107da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80107dc:	2200      	movs	r2, #0
 80107de:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80107e0:	697b      	ldr	r3, [r7, #20]
 80107e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d003      	beq.n	80107f0 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80107e8:	697b      	ldr	r3, [r7, #20]
 80107ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80107ec:	2200      	movs	r2, #0
 80107ee:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80107f0:	7cfb      	ldrb	r3, [r7, #19]
 80107f2:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80107f6:	2b21      	cmp	r3, #33	; 0x21
 80107f8:	d007      	beq.n	801080a <I2C_DMAXferCplt+0x6e>
 80107fa:	7cfb      	ldrb	r3, [r7, #19]
 80107fc:	f003 0322 	and.w	r3, r3, #34	; 0x22
 8010800:	2b22      	cmp	r3, #34	; 0x22
 8010802:	d131      	bne.n	8010868 <I2C_DMAXferCplt+0xcc>
 8010804:	7cbb      	ldrb	r3, [r7, #18]
 8010806:	2b20      	cmp	r3, #32
 8010808:	d12e      	bne.n	8010868 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 801080a:	697b      	ldr	r3, [r7, #20]
 801080c:	681b      	ldr	r3, [r3, #0]
 801080e:	685a      	ldr	r2, [r3, #4]
 8010810:	697b      	ldr	r3, [r7, #20]
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8010818:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 801081a:	697b      	ldr	r3, [r7, #20]
 801081c:	2200      	movs	r2, #0
 801081e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8010820:	7cfb      	ldrb	r3, [r7, #19]
 8010822:	2b29      	cmp	r3, #41	; 0x29
 8010824:	d10a      	bne.n	801083c <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8010826:	697b      	ldr	r3, [r7, #20]
 8010828:	2221      	movs	r2, #33	; 0x21
 801082a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 801082c:	697b      	ldr	r3, [r7, #20]
 801082e:	2228      	movs	r2, #40	; 0x28
 8010830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8010834:	6978      	ldr	r0, [r7, #20]
 8010836:	f7fe fb0b 	bl	800ee50 <HAL_I2C_SlaveTxCpltCallback>
 801083a:	e00c      	b.n	8010856 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 801083c:	7cfb      	ldrb	r3, [r7, #19]
 801083e:	2b2a      	cmp	r3, #42	; 0x2a
 8010840:	d109      	bne.n	8010856 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8010842:	697b      	ldr	r3, [r7, #20]
 8010844:	2222      	movs	r2, #34	; 0x22
 8010846:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8010848:	697b      	ldr	r3, [r7, #20]
 801084a:	2228      	movs	r2, #40	; 0x28
 801084c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8010850:	6978      	ldr	r0, [r7, #20]
 8010852:	f7fe fb07 	bl	800ee64 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8010856:	697b      	ldr	r3, [r7, #20]
 8010858:	681b      	ldr	r3, [r3, #0]
 801085a:	685a      	ldr	r2, [r3, #4]
 801085c:	697b      	ldr	r3, [r7, #20]
 801085e:	681b      	ldr	r3, [r3, #0]
 8010860:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8010864:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8010866:	e06a      	b.n	801093e <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8010868:	697b      	ldr	r3, [r7, #20]
 801086a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 801086e:	b2db      	uxtb	r3, r3
 8010870:	2b00      	cmp	r3, #0
 8010872:	d064      	beq.n	801093e <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 8010874:	697b      	ldr	r3, [r7, #20]
 8010876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010878:	b29b      	uxth	r3, r3
 801087a:	2b01      	cmp	r3, #1
 801087c:	d107      	bne.n	801088e <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 801087e:	697b      	ldr	r3, [r7, #20]
 8010880:	681b      	ldr	r3, [r3, #0]
 8010882:	681a      	ldr	r2, [r3, #0]
 8010884:	697b      	ldr	r3, [r7, #20]
 8010886:	681b      	ldr	r3, [r3, #0]
 8010888:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801088c:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 801088e:	697b      	ldr	r3, [r7, #20]
 8010890:	681b      	ldr	r3, [r3, #0]
 8010892:	685a      	ldr	r2, [r3, #4]
 8010894:	697b      	ldr	r3, [r7, #20]
 8010896:	681b      	ldr	r3, [r3, #0]
 8010898:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 801089c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 801089e:	68fb      	ldr	r3, [r7, #12]
 80108a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80108a4:	d009      	beq.n	80108ba <I2C_DMAXferCplt+0x11e>
 80108a6:	68fb      	ldr	r3, [r7, #12]
 80108a8:	2b08      	cmp	r3, #8
 80108aa:	d006      	beq.n	80108ba <I2C_DMAXferCplt+0x11e>
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80108b2:	d002      	beq.n	80108ba <I2C_DMAXferCplt+0x11e>
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	2b20      	cmp	r3, #32
 80108b8:	d107      	bne.n	80108ca <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80108ba:	697b      	ldr	r3, [r7, #20]
 80108bc:	681b      	ldr	r3, [r3, #0]
 80108be:	681a      	ldr	r2, [r3, #0]
 80108c0:	697b      	ldr	r3, [r7, #20]
 80108c2:	681b      	ldr	r3, [r3, #0]
 80108c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80108c8:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80108ca:	697b      	ldr	r3, [r7, #20]
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	685a      	ldr	r2, [r3, #4]
 80108d0:	697b      	ldr	r3, [r7, #20]
 80108d2:	681b      	ldr	r3, [r3, #0]
 80108d4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80108d8:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80108da:	697b      	ldr	r3, [r7, #20]
 80108dc:	681b      	ldr	r3, [r3, #0]
 80108de:	685a      	ldr	r2, [r3, #4]
 80108e0:	697b      	ldr	r3, [r7, #20]
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80108e8:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80108ea:	697b      	ldr	r3, [r7, #20]
 80108ec:	2200      	movs	r2, #0
 80108ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80108f0:	697b      	ldr	r3, [r7, #20]
 80108f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d003      	beq.n	8010900 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80108f8:	6978      	ldr	r0, [r7, #20]
 80108fa:	f7fe fae9 	bl	800eed0 <HAL_I2C_ErrorCallback>
}
 80108fe:	e01e      	b.n	801093e <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 8010900:	697b      	ldr	r3, [r7, #20]
 8010902:	2220      	movs	r2, #32
 8010904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8010908:	697b      	ldr	r3, [r7, #20]
 801090a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 801090e:	b2db      	uxtb	r3, r3
 8010910:	2b40      	cmp	r3, #64	; 0x40
 8010912:	d10a      	bne.n	801092a <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8010914:	697b      	ldr	r3, [r7, #20]
 8010916:	2200      	movs	r2, #0
 8010918:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 801091c:	697b      	ldr	r3, [r7, #20]
 801091e:	2200      	movs	r2, #0
 8010920:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8010922:	6978      	ldr	r0, [r7, #20]
 8010924:	f7fe faca 	bl	800eebc <HAL_I2C_MemRxCpltCallback>
}
 8010928:	e009      	b.n	801093e <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 801092a:	697b      	ldr	r3, [r7, #20]
 801092c:	2200      	movs	r2, #0
 801092e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8010932:	697b      	ldr	r3, [r7, #20]
 8010934:	2212      	movs	r2, #18
 8010936:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8010938:	6978      	ldr	r0, [r7, #20]
 801093a:	f7fe fa7f 	bl	800ee3c <HAL_I2C_MasterRxCpltCallback>
}
 801093e:	bf00      	nop
 8010940:	3718      	adds	r7, #24
 8010942:	46bd      	mov	sp, r7
 8010944:	bd80      	pop	{r7, pc}

08010946 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8010946:	b580      	push	{r7, lr}
 8010948:	b084      	sub	sp, #16
 801094a:	af00      	add	r7, sp, #0
 801094c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010952:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8010954:	68fb      	ldr	r3, [r7, #12]
 8010956:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010958:	2b00      	cmp	r3, #0
 801095a:	d003      	beq.n	8010964 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 801095c:	68fb      	ldr	r3, [r7, #12]
 801095e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010960:	2200      	movs	r2, #0
 8010962:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8010964:	68fb      	ldr	r3, [r7, #12]
 8010966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010968:	2b00      	cmp	r3, #0
 801096a:	d003      	beq.n	8010974 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 801096c:	68fb      	ldr	r3, [r7, #12]
 801096e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010970:	2200      	movs	r2, #0
 8010972:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8010974:	6878      	ldr	r0, [r7, #4]
 8010976:	f7f7 fb94 	bl	80080a2 <HAL_DMA_GetError>
 801097a:	4603      	mov	r3, r0
 801097c:	2b02      	cmp	r3, #2
 801097e:	d01b      	beq.n	80109b8 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8010980:	68fb      	ldr	r3, [r7, #12]
 8010982:	681b      	ldr	r3, [r3, #0]
 8010984:	681a      	ldr	r2, [r3, #0]
 8010986:	68fb      	ldr	r3, [r7, #12]
 8010988:	681b      	ldr	r3, [r3, #0]
 801098a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801098e:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8010990:	68fb      	ldr	r3, [r7, #12]
 8010992:	2200      	movs	r2, #0
 8010994:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8010996:	68fb      	ldr	r3, [r7, #12]
 8010998:	2220      	movs	r2, #32
 801099a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 801099e:	68fb      	ldr	r3, [r7, #12]
 80109a0:	2200      	movs	r2, #0
 80109a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80109aa:	f043 0210 	orr.w	r2, r3, #16
 80109ae:	68fb      	ldr	r3, [r7, #12]
 80109b0:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80109b2:	68f8      	ldr	r0, [r7, #12]
 80109b4:	f7fe fa8c 	bl	800eed0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80109b8:	bf00      	nop
 80109ba:	3710      	adds	r7, #16
 80109bc:	46bd      	mov	sp, r7
 80109be:	bd80      	pop	{r7, pc}

080109c0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80109c0:	b580      	push	{r7, lr}
 80109c2:	b086      	sub	sp, #24
 80109c4:	af00      	add	r7, sp, #0
 80109c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80109c8:	2300      	movs	r3, #0
 80109ca:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80109d0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80109d2:	697b      	ldr	r3, [r7, #20]
 80109d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80109d8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80109da:	4b4b      	ldr	r3, [pc, #300]	; (8010b08 <I2C_DMAAbort+0x148>)
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	08db      	lsrs	r3, r3, #3
 80109e0:	4a4a      	ldr	r2, [pc, #296]	; (8010b0c <I2C_DMAAbort+0x14c>)
 80109e2:	fba2 2303 	umull	r2, r3, r2, r3
 80109e6:	0a1a      	lsrs	r2, r3, #8
 80109e8:	4613      	mov	r3, r2
 80109ea:	009b      	lsls	r3, r3, #2
 80109ec:	4413      	add	r3, r2
 80109ee:	00da      	lsls	r2, r3, #3
 80109f0:	1ad3      	subs	r3, r2, r3
 80109f2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80109f4:	68fb      	ldr	r3, [r7, #12]
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d106      	bne.n	8010a08 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80109fa:	697b      	ldr	r3, [r7, #20]
 80109fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80109fe:	f043 0220 	orr.w	r2, r3, #32
 8010a02:	697b      	ldr	r3, [r7, #20]
 8010a04:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8010a06:	e00a      	b.n	8010a1e <I2C_DMAAbort+0x5e>
    }
    count--;
 8010a08:	68fb      	ldr	r3, [r7, #12]
 8010a0a:	3b01      	subs	r3, #1
 8010a0c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8010a0e:	697b      	ldr	r3, [r7, #20]
 8010a10:	681b      	ldr	r3, [r3, #0]
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8010a18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010a1c:	d0ea      	beq.n	80109f4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8010a1e:	697b      	ldr	r3, [r7, #20]
 8010a20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d003      	beq.n	8010a2e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8010a26:	697b      	ldr	r3, [r7, #20]
 8010a28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010a2a:	2200      	movs	r2, #0
 8010a2c:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8010a2e:	697b      	ldr	r3, [r7, #20]
 8010a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a32:	2b00      	cmp	r3, #0
 8010a34:	d003      	beq.n	8010a3e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8010a36:	697b      	ldr	r3, [r7, #20]
 8010a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a3a:	2200      	movs	r2, #0
 8010a3c:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8010a3e:	697b      	ldr	r3, [r7, #20]
 8010a40:	681b      	ldr	r3, [r3, #0]
 8010a42:	681a      	ldr	r2, [r3, #0]
 8010a44:	697b      	ldr	r3, [r7, #20]
 8010a46:	681b      	ldr	r3, [r3, #0]
 8010a48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010a4c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8010a4e:	697b      	ldr	r3, [r7, #20]
 8010a50:	2200      	movs	r2, #0
 8010a52:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8010a54:	697b      	ldr	r3, [r7, #20]
 8010a56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d003      	beq.n	8010a64 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8010a5c:	697b      	ldr	r3, [r7, #20]
 8010a5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010a60:	2200      	movs	r2, #0
 8010a62:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8010a64:	697b      	ldr	r3, [r7, #20]
 8010a66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	d003      	beq.n	8010a74 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8010a6c:	697b      	ldr	r3, [r7, #20]
 8010a6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a70:	2200      	movs	r2, #0
 8010a72:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8010a74:	697b      	ldr	r3, [r7, #20]
 8010a76:	681b      	ldr	r3, [r3, #0]
 8010a78:	681a      	ldr	r2, [r3, #0]
 8010a7a:	697b      	ldr	r3, [r7, #20]
 8010a7c:	681b      	ldr	r3, [r3, #0]
 8010a7e:	f022 0201 	bic.w	r2, r2, #1
 8010a82:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8010a84:	697b      	ldr	r3, [r7, #20]
 8010a86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010a8a:	b2db      	uxtb	r3, r3
 8010a8c:	2b60      	cmp	r3, #96	; 0x60
 8010a8e:	d10e      	bne.n	8010aae <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8010a90:	697b      	ldr	r3, [r7, #20]
 8010a92:	2220      	movs	r2, #32
 8010a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8010a98:	697b      	ldr	r3, [r7, #20]
 8010a9a:	2200      	movs	r2, #0
 8010a9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8010aa0:	697b      	ldr	r3, [r7, #20]
 8010aa2:	2200      	movs	r2, #0
 8010aa4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8010aa6:	6978      	ldr	r0, [r7, #20]
 8010aa8:	f7fe fa1c 	bl	800eee4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8010aac:	e027      	b.n	8010afe <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8010aae:	7cfb      	ldrb	r3, [r7, #19]
 8010ab0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8010ab4:	2b28      	cmp	r3, #40	; 0x28
 8010ab6:	d117      	bne.n	8010ae8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8010ab8:	697b      	ldr	r3, [r7, #20]
 8010aba:	681b      	ldr	r3, [r3, #0]
 8010abc:	681a      	ldr	r2, [r3, #0]
 8010abe:	697b      	ldr	r3, [r7, #20]
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	f042 0201 	orr.w	r2, r2, #1
 8010ac6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8010ac8:	697b      	ldr	r3, [r7, #20]
 8010aca:	681b      	ldr	r3, [r3, #0]
 8010acc:	681a      	ldr	r2, [r3, #0]
 8010ace:	697b      	ldr	r3, [r7, #20]
 8010ad0:	681b      	ldr	r3, [r3, #0]
 8010ad2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8010ad6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8010ad8:	697b      	ldr	r3, [r7, #20]
 8010ada:	2200      	movs	r2, #0
 8010adc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8010ade:	697b      	ldr	r3, [r7, #20]
 8010ae0:	2228      	movs	r2, #40	; 0x28
 8010ae2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8010ae6:	e007      	b.n	8010af8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8010ae8:	697b      	ldr	r3, [r7, #20]
 8010aea:	2220      	movs	r2, #32
 8010aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8010af0:	697b      	ldr	r3, [r7, #20]
 8010af2:	2200      	movs	r2, #0
 8010af4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8010af8:	6978      	ldr	r0, [r7, #20]
 8010afa:	f7fe f9e9 	bl	800eed0 <HAL_I2C_ErrorCallback>
}
 8010afe:	bf00      	nop
 8010b00:	3718      	adds	r7, #24
 8010b02:	46bd      	mov	sp, r7
 8010b04:	bd80      	pop	{r7, pc}
 8010b06:	bf00      	nop
 8010b08:	20000058 	.word	0x20000058
 8010b0c:	14f8b589 	.word	0x14f8b589

08010b10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8010b10:	b580      	push	{r7, lr}
 8010b12:	b084      	sub	sp, #16
 8010b14:	af00      	add	r7, sp, #0
 8010b16:	60f8      	str	r0, [r7, #12]
 8010b18:	60b9      	str	r1, [r7, #8]
 8010b1a:	603b      	str	r3, [r7, #0]
 8010b1c:	4613      	mov	r3, r2
 8010b1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8010b20:	e025      	b.n	8010b6e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010b22:	683b      	ldr	r3, [r7, #0]
 8010b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b28:	d021      	beq.n	8010b6e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010b2a:	f7f5 fc35 	bl	8006398 <HAL_GetTick>
 8010b2e:	4602      	mov	r2, r0
 8010b30:	69bb      	ldr	r3, [r7, #24]
 8010b32:	1ad3      	subs	r3, r2, r3
 8010b34:	683a      	ldr	r2, [r7, #0]
 8010b36:	429a      	cmp	r2, r3
 8010b38:	d302      	bcc.n	8010b40 <I2C_WaitOnFlagUntilTimeout+0x30>
 8010b3a:	683b      	ldr	r3, [r7, #0]
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d116      	bne.n	8010b6e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8010b40:	68fb      	ldr	r3, [r7, #12]
 8010b42:	2200      	movs	r2, #0
 8010b44:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8010b46:	68fb      	ldr	r3, [r7, #12]
 8010b48:	2220      	movs	r2, #32
 8010b4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	2200      	movs	r2, #0
 8010b52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8010b56:	68fb      	ldr	r3, [r7, #12]
 8010b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b5a:	f043 0220 	orr.w	r2, r3, #32
 8010b5e:	68fb      	ldr	r3, [r7, #12]
 8010b60:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8010b62:	68fb      	ldr	r3, [r7, #12]
 8010b64:	2200      	movs	r2, #0
 8010b66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8010b6a:	2301      	movs	r3, #1
 8010b6c:	e023      	b.n	8010bb6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8010b6e:	68bb      	ldr	r3, [r7, #8]
 8010b70:	0c1b      	lsrs	r3, r3, #16
 8010b72:	b2db      	uxtb	r3, r3
 8010b74:	2b01      	cmp	r3, #1
 8010b76:	d10d      	bne.n	8010b94 <I2C_WaitOnFlagUntilTimeout+0x84>
 8010b78:	68fb      	ldr	r3, [r7, #12]
 8010b7a:	681b      	ldr	r3, [r3, #0]
 8010b7c:	695b      	ldr	r3, [r3, #20]
 8010b7e:	43da      	mvns	r2, r3
 8010b80:	68bb      	ldr	r3, [r7, #8]
 8010b82:	4013      	ands	r3, r2
 8010b84:	b29b      	uxth	r3, r3
 8010b86:	2b00      	cmp	r3, #0
 8010b88:	bf0c      	ite	eq
 8010b8a:	2301      	moveq	r3, #1
 8010b8c:	2300      	movne	r3, #0
 8010b8e:	b2db      	uxtb	r3, r3
 8010b90:	461a      	mov	r2, r3
 8010b92:	e00c      	b.n	8010bae <I2C_WaitOnFlagUntilTimeout+0x9e>
 8010b94:	68fb      	ldr	r3, [r7, #12]
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	699b      	ldr	r3, [r3, #24]
 8010b9a:	43da      	mvns	r2, r3
 8010b9c:	68bb      	ldr	r3, [r7, #8]
 8010b9e:	4013      	ands	r3, r2
 8010ba0:	b29b      	uxth	r3, r3
 8010ba2:	2b00      	cmp	r3, #0
 8010ba4:	bf0c      	ite	eq
 8010ba6:	2301      	moveq	r3, #1
 8010ba8:	2300      	movne	r3, #0
 8010baa:	b2db      	uxtb	r3, r3
 8010bac:	461a      	mov	r2, r3
 8010bae:	79fb      	ldrb	r3, [r7, #7]
 8010bb0:	429a      	cmp	r2, r3
 8010bb2:	d0b6      	beq.n	8010b22 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8010bb4:	2300      	movs	r3, #0
}
 8010bb6:	4618      	mov	r0, r3
 8010bb8:	3710      	adds	r7, #16
 8010bba:	46bd      	mov	sp, r7
 8010bbc:	bd80      	pop	{r7, pc}

08010bbe <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8010bbe:	b580      	push	{r7, lr}
 8010bc0:	b084      	sub	sp, #16
 8010bc2:	af00      	add	r7, sp, #0
 8010bc4:	60f8      	str	r0, [r7, #12]
 8010bc6:	60b9      	str	r1, [r7, #8]
 8010bc8:	607a      	str	r2, [r7, #4]
 8010bca:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8010bcc:	e051      	b.n	8010c72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8010bce:	68fb      	ldr	r3, [r7, #12]
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	695b      	ldr	r3, [r3, #20]
 8010bd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010bd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010bdc:	d123      	bne.n	8010c26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	681b      	ldr	r3, [r3, #0]
 8010be2:	681a      	ldr	r2, [r3, #0]
 8010be4:	68fb      	ldr	r3, [r7, #12]
 8010be6:	681b      	ldr	r3, [r3, #0]
 8010be8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010bec:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	681b      	ldr	r3, [r3, #0]
 8010bf2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8010bf6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8010bf8:	68fb      	ldr	r3, [r7, #12]
 8010bfa:	2200      	movs	r2, #0
 8010bfc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8010bfe:	68fb      	ldr	r3, [r7, #12]
 8010c00:	2220      	movs	r2, #32
 8010c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8010c06:	68fb      	ldr	r3, [r7, #12]
 8010c08:	2200      	movs	r2, #0
 8010c0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8010c0e:	68fb      	ldr	r3, [r7, #12]
 8010c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c12:	f043 0204 	orr.w	r2, r3, #4
 8010c16:	68fb      	ldr	r3, [r7, #12]
 8010c18:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8010c1a:	68fb      	ldr	r3, [r7, #12]
 8010c1c:	2200      	movs	r2, #0
 8010c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8010c22:	2301      	movs	r3, #1
 8010c24:	e046      	b.n	8010cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c2c:	d021      	beq.n	8010c72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010c2e:	f7f5 fbb3 	bl	8006398 <HAL_GetTick>
 8010c32:	4602      	mov	r2, r0
 8010c34:	683b      	ldr	r3, [r7, #0]
 8010c36:	1ad3      	subs	r3, r2, r3
 8010c38:	687a      	ldr	r2, [r7, #4]
 8010c3a:	429a      	cmp	r2, r3
 8010c3c:	d302      	bcc.n	8010c44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d116      	bne.n	8010c72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8010c44:	68fb      	ldr	r3, [r7, #12]
 8010c46:	2200      	movs	r2, #0
 8010c48:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8010c4a:	68fb      	ldr	r3, [r7, #12]
 8010c4c:	2220      	movs	r2, #32
 8010c4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8010c52:	68fb      	ldr	r3, [r7, #12]
 8010c54:	2200      	movs	r2, #0
 8010c56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8010c5a:	68fb      	ldr	r3, [r7, #12]
 8010c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c5e:	f043 0220 	orr.w	r2, r3, #32
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	2200      	movs	r2, #0
 8010c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8010c6e:	2301      	movs	r3, #1
 8010c70:	e020      	b.n	8010cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8010c72:	68bb      	ldr	r3, [r7, #8]
 8010c74:	0c1b      	lsrs	r3, r3, #16
 8010c76:	b2db      	uxtb	r3, r3
 8010c78:	2b01      	cmp	r3, #1
 8010c7a:	d10c      	bne.n	8010c96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8010c7c:	68fb      	ldr	r3, [r7, #12]
 8010c7e:	681b      	ldr	r3, [r3, #0]
 8010c80:	695b      	ldr	r3, [r3, #20]
 8010c82:	43da      	mvns	r2, r3
 8010c84:	68bb      	ldr	r3, [r7, #8]
 8010c86:	4013      	ands	r3, r2
 8010c88:	b29b      	uxth	r3, r3
 8010c8a:	2b00      	cmp	r3, #0
 8010c8c:	bf14      	ite	ne
 8010c8e:	2301      	movne	r3, #1
 8010c90:	2300      	moveq	r3, #0
 8010c92:	b2db      	uxtb	r3, r3
 8010c94:	e00b      	b.n	8010cae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8010c96:	68fb      	ldr	r3, [r7, #12]
 8010c98:	681b      	ldr	r3, [r3, #0]
 8010c9a:	699b      	ldr	r3, [r3, #24]
 8010c9c:	43da      	mvns	r2, r3
 8010c9e:	68bb      	ldr	r3, [r7, #8]
 8010ca0:	4013      	ands	r3, r2
 8010ca2:	b29b      	uxth	r3, r3
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	bf14      	ite	ne
 8010ca8:	2301      	movne	r3, #1
 8010caa:	2300      	moveq	r3, #0
 8010cac:	b2db      	uxtb	r3, r3
 8010cae:	2b00      	cmp	r3, #0
 8010cb0:	d18d      	bne.n	8010bce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8010cb2:	2300      	movs	r3, #0
}
 8010cb4:	4618      	mov	r0, r3
 8010cb6:	3710      	adds	r7, #16
 8010cb8:	46bd      	mov	sp, r7
 8010cba:	bd80      	pop	{r7, pc}

08010cbc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8010cbc:	b580      	push	{r7, lr}
 8010cbe:	b084      	sub	sp, #16
 8010cc0:	af00      	add	r7, sp, #0
 8010cc2:	60f8      	str	r0, [r7, #12]
 8010cc4:	60b9      	str	r1, [r7, #8]
 8010cc6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8010cc8:	e02d      	b.n	8010d26 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8010cca:	68f8      	ldr	r0, [r7, #12]
 8010ccc:	f000 f93e 	bl	8010f4c <I2C_IsAcknowledgeFailed>
 8010cd0:	4603      	mov	r3, r0
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d001      	beq.n	8010cda <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8010cd6:	2301      	movs	r3, #1
 8010cd8:	e02d      	b.n	8010d36 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010cda:	68bb      	ldr	r3, [r7, #8]
 8010cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ce0:	d021      	beq.n	8010d26 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010ce2:	f7f5 fb59 	bl	8006398 <HAL_GetTick>
 8010ce6:	4602      	mov	r2, r0
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	1ad3      	subs	r3, r2, r3
 8010cec:	68ba      	ldr	r2, [r7, #8]
 8010cee:	429a      	cmp	r2, r3
 8010cf0:	d302      	bcc.n	8010cf8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8010cf2:	68bb      	ldr	r3, [r7, #8]
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d116      	bne.n	8010d26 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8010cf8:	68fb      	ldr	r3, [r7, #12]
 8010cfa:	2200      	movs	r2, #0
 8010cfc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8010cfe:	68fb      	ldr	r3, [r7, #12]
 8010d00:	2220      	movs	r2, #32
 8010d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8010d06:	68fb      	ldr	r3, [r7, #12]
 8010d08:	2200      	movs	r2, #0
 8010d0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8010d0e:	68fb      	ldr	r3, [r7, #12]
 8010d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d12:	f043 0220 	orr.w	r2, r3, #32
 8010d16:	68fb      	ldr	r3, [r7, #12]
 8010d18:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8010d1a:	68fb      	ldr	r3, [r7, #12]
 8010d1c:	2200      	movs	r2, #0
 8010d1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8010d22:	2301      	movs	r3, #1
 8010d24:	e007      	b.n	8010d36 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8010d26:	68fb      	ldr	r3, [r7, #12]
 8010d28:	681b      	ldr	r3, [r3, #0]
 8010d2a:	695b      	ldr	r3, [r3, #20]
 8010d2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010d30:	2b80      	cmp	r3, #128	; 0x80
 8010d32:	d1ca      	bne.n	8010cca <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8010d34:	2300      	movs	r3, #0
}
 8010d36:	4618      	mov	r0, r3
 8010d38:	3710      	adds	r7, #16
 8010d3a:	46bd      	mov	sp, r7
 8010d3c:	bd80      	pop	{r7, pc}

08010d3e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8010d3e:	b580      	push	{r7, lr}
 8010d40:	b084      	sub	sp, #16
 8010d42:	af00      	add	r7, sp, #0
 8010d44:	60f8      	str	r0, [r7, #12]
 8010d46:	60b9      	str	r1, [r7, #8]
 8010d48:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8010d4a:	e02d      	b.n	8010da8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8010d4c:	68f8      	ldr	r0, [r7, #12]
 8010d4e:	f000 f8fd 	bl	8010f4c <I2C_IsAcknowledgeFailed>
 8010d52:	4603      	mov	r3, r0
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	d001      	beq.n	8010d5c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8010d58:	2301      	movs	r3, #1
 8010d5a:	e02d      	b.n	8010db8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010d5c:	68bb      	ldr	r3, [r7, #8]
 8010d5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d62:	d021      	beq.n	8010da8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010d64:	f7f5 fb18 	bl	8006398 <HAL_GetTick>
 8010d68:	4602      	mov	r2, r0
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	1ad3      	subs	r3, r2, r3
 8010d6e:	68ba      	ldr	r2, [r7, #8]
 8010d70:	429a      	cmp	r2, r3
 8010d72:	d302      	bcc.n	8010d7a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8010d74:	68bb      	ldr	r3, [r7, #8]
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d116      	bne.n	8010da8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	2200      	movs	r2, #0
 8010d7e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8010d80:	68fb      	ldr	r3, [r7, #12]
 8010d82:	2220      	movs	r2, #32
 8010d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8010d88:	68fb      	ldr	r3, [r7, #12]
 8010d8a:	2200      	movs	r2, #0
 8010d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8010d90:	68fb      	ldr	r3, [r7, #12]
 8010d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d94:	f043 0220 	orr.w	r2, r3, #32
 8010d98:	68fb      	ldr	r3, [r7, #12]
 8010d9a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8010d9c:	68fb      	ldr	r3, [r7, #12]
 8010d9e:	2200      	movs	r2, #0
 8010da0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8010da4:	2301      	movs	r3, #1
 8010da6:	e007      	b.n	8010db8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8010da8:	68fb      	ldr	r3, [r7, #12]
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	695b      	ldr	r3, [r3, #20]
 8010dae:	f003 0304 	and.w	r3, r3, #4
 8010db2:	2b04      	cmp	r3, #4
 8010db4:	d1ca      	bne.n	8010d4c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8010db6:	2300      	movs	r3, #0
}
 8010db8:	4618      	mov	r0, r3
 8010dba:	3710      	adds	r7, #16
 8010dbc:	46bd      	mov	sp, r7
 8010dbe:	bd80      	pop	{r7, pc}

08010dc0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8010dc0:	b580      	push	{r7, lr}
 8010dc2:	b084      	sub	sp, #16
 8010dc4:	af00      	add	r7, sp, #0
 8010dc6:	60f8      	str	r0, [r7, #12]
 8010dc8:	60b9      	str	r1, [r7, #8]
 8010dca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8010dcc:	e029      	b.n	8010e22 <I2C_WaitOnSTOPFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8010dce:	68f8      	ldr	r0, [r7, #12]
 8010dd0:	f000 f8bc 	bl	8010f4c <I2C_IsAcknowledgeFailed>
 8010dd4:	4603      	mov	r3, r0
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d001      	beq.n	8010dde <I2C_WaitOnSTOPFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8010dda:	2301      	movs	r3, #1
 8010ddc:	e029      	b.n	8010e32 <I2C_WaitOnSTOPFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010dde:	f7f5 fadb 	bl	8006398 <HAL_GetTick>
 8010de2:	4602      	mov	r2, r0
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	1ad3      	subs	r3, r2, r3
 8010de8:	68ba      	ldr	r2, [r7, #8]
 8010dea:	429a      	cmp	r2, r3
 8010dec:	d302      	bcc.n	8010df4 <I2C_WaitOnSTOPFlagUntilTimeout+0x34>
 8010dee:	68bb      	ldr	r3, [r7, #8]
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	d116      	bne.n	8010e22 <I2C_WaitOnSTOPFlagUntilTimeout+0x62>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8010df4:	68fb      	ldr	r3, [r7, #12]
 8010df6:	2200      	movs	r2, #0
 8010df8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	2220      	movs	r2, #32
 8010dfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8010e02:	68fb      	ldr	r3, [r7, #12]
 8010e04:	2200      	movs	r2, #0
 8010e06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8010e0a:	68fb      	ldr	r3, [r7, #12]
 8010e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e0e:	f043 0220 	orr.w	r2, r3, #32
 8010e12:	68fb      	ldr	r3, [r7, #12]
 8010e14:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8010e16:	68fb      	ldr	r3, [r7, #12]
 8010e18:	2200      	movs	r2, #0
 8010e1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8010e1e:	2301      	movs	r3, #1
 8010e20:	e007      	b.n	8010e32 <I2C_WaitOnSTOPFlagUntilTimeout+0x72>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8010e22:	68fb      	ldr	r3, [r7, #12]
 8010e24:	681b      	ldr	r3, [r3, #0]
 8010e26:	695b      	ldr	r3, [r3, #20]
 8010e28:	f003 0310 	and.w	r3, r3, #16
 8010e2c:	2b10      	cmp	r3, #16
 8010e2e:	d1ce      	bne.n	8010dce <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8010e30:	2300      	movs	r3, #0
}
 8010e32:	4618      	mov	r0, r3
 8010e34:	3710      	adds	r7, #16
 8010e36:	46bd      	mov	sp, r7
 8010e38:	bd80      	pop	{r7, pc}

08010e3a <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8010e3a:	b480      	push	{r7}
 8010e3c:	b085      	sub	sp, #20
 8010e3e:	af00      	add	r7, sp, #0
 8010e40:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010e42:	2300      	movs	r3, #0
 8010e44:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8010e46:	4b14      	ldr	r3, [pc, #80]	; (8010e98 <I2C_WaitOnSTOPRequestThroughIT+0x5e>)
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	08db      	lsrs	r3, r3, #3
 8010e4c:	4a13      	ldr	r2, [pc, #76]	; (8010e9c <I2C_WaitOnSTOPRequestThroughIT+0x62>)
 8010e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8010e52:	0a1a      	lsrs	r2, r3, #8
 8010e54:	4613      	mov	r3, r2
 8010e56:	009b      	lsls	r3, r3, #2
 8010e58:	4413      	add	r3, r2
 8010e5a:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8010e5c:	68fb      	ldr	r3, [r7, #12]
 8010e5e:	3b01      	subs	r3, #1
 8010e60:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8010e62:	68fb      	ldr	r3, [r7, #12]
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d107      	bne.n	8010e78 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e6c:	f043 0220 	orr.w	r2, r3, #32
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8010e74:	2301      	movs	r3, #1
 8010e76:	e008      	b.n	8010e8a <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	681b      	ldr	r3, [r3, #0]
 8010e7c:	681b      	ldr	r3, [r3, #0]
 8010e7e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8010e82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010e86:	d0e9      	beq.n	8010e5c <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8010e88:	2300      	movs	r3, #0
}
 8010e8a:	4618      	mov	r0, r3
 8010e8c:	3714      	adds	r7, #20
 8010e8e:	46bd      	mov	sp, r7
 8010e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e94:	4770      	bx	lr
 8010e96:	bf00      	nop
 8010e98:	20000058 	.word	0x20000058
 8010e9c:	14f8b589 	.word	0x14f8b589

08010ea0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8010ea0:	b580      	push	{r7, lr}
 8010ea2:	b084      	sub	sp, #16
 8010ea4:	af00      	add	r7, sp, #0
 8010ea6:	60f8      	str	r0, [r7, #12]
 8010ea8:	60b9      	str	r1, [r7, #8]
 8010eaa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8010eac:	e042      	b.n	8010f34 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8010eae:	68fb      	ldr	r3, [r7, #12]
 8010eb0:	681b      	ldr	r3, [r3, #0]
 8010eb2:	695b      	ldr	r3, [r3, #20]
 8010eb4:	f003 0310 	and.w	r3, r3, #16
 8010eb8:	2b10      	cmp	r3, #16
 8010eba:	d119      	bne.n	8010ef0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8010ebc:	68fb      	ldr	r3, [r7, #12]
 8010ebe:	681b      	ldr	r3, [r3, #0]
 8010ec0:	f06f 0210 	mvn.w	r2, #16
 8010ec4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8010ec6:	68fb      	ldr	r3, [r7, #12]
 8010ec8:	2200      	movs	r2, #0
 8010eca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8010ecc:	68fb      	ldr	r3, [r7, #12]
 8010ece:	2220      	movs	r2, #32
 8010ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8010ed4:	68fb      	ldr	r3, [r7, #12]
 8010ed6:	2200      	movs	r2, #0
 8010ed8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8010edc:	68fb      	ldr	r3, [r7, #12]
 8010ede:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8010ee4:	68fb      	ldr	r3, [r7, #12]
 8010ee6:	2200      	movs	r2, #0
 8010ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8010eec:	2301      	movs	r3, #1
 8010eee:	e029      	b.n	8010f44 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010ef0:	f7f5 fa52 	bl	8006398 <HAL_GetTick>
 8010ef4:	4602      	mov	r2, r0
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	1ad3      	subs	r3, r2, r3
 8010efa:	68ba      	ldr	r2, [r7, #8]
 8010efc:	429a      	cmp	r2, r3
 8010efe:	d302      	bcc.n	8010f06 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8010f00:	68bb      	ldr	r3, [r7, #8]
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	d116      	bne.n	8010f34 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8010f06:	68fb      	ldr	r3, [r7, #12]
 8010f08:	2200      	movs	r2, #0
 8010f0a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8010f0c:	68fb      	ldr	r3, [r7, #12]
 8010f0e:	2220      	movs	r2, #32
 8010f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	2200      	movs	r2, #0
 8010f18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8010f1c:	68fb      	ldr	r3, [r7, #12]
 8010f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f20:	f043 0220 	orr.w	r2, r3, #32
 8010f24:	68fb      	ldr	r3, [r7, #12]
 8010f26:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8010f28:	68fb      	ldr	r3, [r7, #12]
 8010f2a:	2200      	movs	r2, #0
 8010f2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8010f30:	2301      	movs	r3, #1
 8010f32:	e007      	b.n	8010f44 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	695b      	ldr	r3, [r3, #20]
 8010f3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010f3e:	2b40      	cmp	r3, #64	; 0x40
 8010f40:	d1b5      	bne.n	8010eae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8010f42:	2300      	movs	r3, #0
}
 8010f44:	4618      	mov	r0, r3
 8010f46:	3710      	adds	r7, #16
 8010f48:	46bd      	mov	sp, r7
 8010f4a:	bd80      	pop	{r7, pc}

08010f4c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8010f4c:	b480      	push	{r7}
 8010f4e:	b083      	sub	sp, #12
 8010f50:	af00      	add	r7, sp, #0
 8010f52:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	695b      	ldr	r3, [r3, #20]
 8010f5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010f5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010f62:	d11b      	bne.n	8010f9c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8010f6c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	2200      	movs	r2, #0
 8010f72:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	2220      	movs	r2, #32
 8010f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	2200      	movs	r2, #0
 8010f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f88:	f043 0204 	orr.w	r2, r3, #4
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	2200      	movs	r2, #0
 8010f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8010f98:	2301      	movs	r3, #1
 8010f9a:	e000      	b.n	8010f9e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8010f9c:	2300      	movs	r3, #0
}
 8010f9e:	4618      	mov	r0, r3
 8010fa0:	370c      	adds	r7, #12
 8010fa2:	46bd      	mov	sp, r7
 8010fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fa8:	4770      	bx	lr

08010faa <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8010faa:	b480      	push	{r7}
 8010fac:	b083      	sub	sp, #12
 8010fae:	af00      	add	r7, sp, #0
 8010fb0:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fb6:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8010fba:	d103      	bne.n	8010fc4 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	2201      	movs	r2, #1
 8010fc0:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8010fc2:	e007      	b.n	8010fd4 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fc8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8010fcc:	d102      	bne.n	8010fd4 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	2208      	movs	r2, #8
 8010fd2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8010fd4:	bf00      	nop
 8010fd6:	370c      	adds	r7, #12
 8010fd8:	46bd      	mov	sp, r7
 8010fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fde:	4770      	bx	lr

08010fe0 <HAL_PWR_DeInit>:
/**
  * @brief Deinitializes the HAL PWR peripheral registers to their default reset values.
  * @retval None
  */
void HAL_PWR_DeInit(void)
{
 8010fe0:	b480      	push	{r7}
 8010fe2:	af00      	add	r7, sp, #0
  __HAL_RCC_PWR_FORCE_RESET();
 8010fe4:	4b08      	ldr	r3, [pc, #32]	; (8011008 <HAL_PWR_DeInit+0x28>)
 8010fe6:	6a1b      	ldr	r3, [r3, #32]
 8010fe8:	4a07      	ldr	r2, [pc, #28]	; (8011008 <HAL_PWR_DeInit+0x28>)
 8010fea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010fee:	6213      	str	r3, [r2, #32]
  __HAL_RCC_PWR_RELEASE_RESET();
 8010ff0:	4b05      	ldr	r3, [pc, #20]	; (8011008 <HAL_PWR_DeInit+0x28>)
 8010ff2:	6a1b      	ldr	r3, [r3, #32]
 8010ff4:	4a04      	ldr	r2, [pc, #16]	; (8011008 <HAL_PWR_DeInit+0x28>)
 8010ff6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010ffa:	6213      	str	r3, [r2, #32]
}
 8010ffc:	bf00      	nop
 8010ffe:	46bd      	mov	sp, r7
 8011000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011004:	4770      	bx	lr
 8011006:	bf00      	nop
 8011008:	40023800 	.word	0x40023800

0801100c <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 801100c:	b480      	push	{r7}
 801100e:	b083      	sub	sp, #12
 8011010:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8011012:	4b06      	ldr	r3, [pc, #24]	; (801102c <HAL_PWR_EnableBkUpAccess+0x20>)
 8011014:	2201      	movs	r2, #1
 8011016:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8011018:	4b05      	ldr	r3, [pc, #20]	; (8011030 <HAL_PWR_EnableBkUpAccess+0x24>)
 801101a:	681b      	ldr	r3, [r3, #0]
 801101c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 801101e:	687b      	ldr	r3, [r7, #4]
}
 8011020:	bf00      	nop
 8011022:	370c      	adds	r7, #12
 8011024:	46bd      	mov	sp, r7
 8011026:	f85d 7b04 	ldr.w	r7, [sp], #4
 801102a:	4770      	bx	lr
 801102c:	420e0020 	.word	0x420e0020
 8011030:	40007000 	.word	0x40007000

08011034 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8011034:	b480      	push	{r7}
 8011036:	b083      	sub	sp, #12
 8011038:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 801103a:	4b06      	ldr	r3, [pc, #24]	; (8011054 <HAL_PWR_DisableBkUpAccess+0x20>)
 801103c:	2200      	movs	r2, #0
 801103e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8011040:	4b05      	ldr	r3, [pc, #20]	; (8011058 <HAL_PWR_DisableBkUpAccess+0x24>)
 8011042:	681b      	ldr	r3, [r3, #0]
 8011044:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8011046:	687b      	ldr	r3, [r7, #4]
}
 8011048:	bf00      	nop
 801104a:	370c      	adds	r7, #12
 801104c:	46bd      	mov	sp, r7
 801104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011052:	4770      	bx	lr
 8011054:	420e0020 	.word	0x420e0020
 8011058:	40007000 	.word	0x40007000

0801105c <HAL_PWR_ConfigPVD>:
  *         more details about the voltage threshold corresponding to each 
  *         detection level.
  * @retval None
  */
void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 801105c:	b480      	push	{r7}
 801105e:	b083      	sub	sp, #12
 8011060:	af00      	add	r7, sp, #0
 8011062:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));
  
  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel);
 8011064:	4b2b      	ldr	r3, [pc, #172]	; (8011114 <HAL_PWR_ConfigPVD+0xb8>)
 8011066:	681b      	ldr	r3, [r3, #0]
 8011068:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	4928      	ldr	r1, [pc, #160]	; (8011114 <HAL_PWR_ConfigPVD+0xb8>)
 8011072:	4313      	orrs	r3, r2
 8011074:	600b      	str	r3, [r1, #0]
  
  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 8011076:	4b28      	ldr	r3, [pc, #160]	; (8011118 <HAL_PWR_ConfigPVD+0xbc>)
 8011078:	685b      	ldr	r3, [r3, #4]
 801107a:	4a27      	ldr	r2, [pc, #156]	; (8011118 <HAL_PWR_ConfigPVD+0xbc>)
 801107c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011080:	6053      	str	r3, [r2, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 8011082:	4b25      	ldr	r3, [pc, #148]	; (8011118 <HAL_PWR_ConfigPVD+0xbc>)
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	4a24      	ldr	r2, [pc, #144]	; (8011118 <HAL_PWR_ConfigPVD+0xbc>)
 8011088:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801108c:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 801108e:	4b22      	ldr	r3, [pc, #136]	; (8011118 <HAL_PWR_ConfigPVD+0xbc>)
 8011090:	689b      	ldr	r3, [r3, #8]
 8011092:	4a21      	ldr	r2, [pc, #132]	; (8011118 <HAL_PWR_ConfigPVD+0xbc>)
 8011094:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011098:	6093      	str	r3, [r2, #8]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 801109a:	4b1f      	ldr	r3, [pc, #124]	; (8011118 <HAL_PWR_ConfigPVD+0xbc>)
 801109c:	68db      	ldr	r3, [r3, #12]
 801109e:	4a1e      	ldr	r2, [pc, #120]	; (8011118 <HAL_PWR_ConfigPVD+0xbc>)
 80110a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80110a4:	60d3      	str	r3, [r2, #12]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	685b      	ldr	r3, [r3, #4]
 80110aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d005      	beq.n	80110be <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 80110b2:	4b19      	ldr	r3, [pc, #100]	; (8011118 <HAL_PWR_ConfigPVD+0xbc>)
 80110b4:	681b      	ldr	r3, [r3, #0]
 80110b6:	4a18      	ldr	r2, [pc, #96]	; (8011118 <HAL_PWR_ConfigPVD+0xbc>)
 80110b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80110bc:	6013      	str	r3, [r2, #0]
  }
  
  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	685b      	ldr	r3, [r3, #4]
 80110c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80110c6:	2b00      	cmp	r3, #0
 80110c8:	d005      	beq.n	80110d6 <HAL_PWR_ConfigPVD+0x7a>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 80110ca:	4b13      	ldr	r3, [pc, #76]	; (8011118 <HAL_PWR_ConfigPVD+0xbc>)
 80110cc:	685b      	ldr	r3, [r3, #4]
 80110ce:	4a12      	ldr	r2, [pc, #72]	; (8011118 <HAL_PWR_ConfigPVD+0xbc>)
 80110d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80110d4:	6053      	str	r3, [r2, #4]
  }
  
  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	685b      	ldr	r3, [r3, #4]
 80110da:	f003 0301 	and.w	r3, r3, #1
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d005      	beq.n	80110ee <HAL_PWR_ConfigPVD+0x92>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 80110e2:	4b0d      	ldr	r3, [pc, #52]	; (8011118 <HAL_PWR_ConfigPVD+0xbc>)
 80110e4:	689b      	ldr	r3, [r3, #8]
 80110e6:	4a0c      	ldr	r2, [pc, #48]	; (8011118 <HAL_PWR_ConfigPVD+0xbc>)
 80110e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80110ec:	6093      	str	r3, [r2, #8]
  }
  
  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	685b      	ldr	r3, [r3, #4]
 80110f2:	f003 0302 	and.w	r3, r3, #2
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d005      	beq.n	8011106 <HAL_PWR_ConfigPVD+0xaa>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 80110fa:	4b07      	ldr	r3, [pc, #28]	; (8011118 <HAL_PWR_ConfigPVD+0xbc>)
 80110fc:	68db      	ldr	r3, [r3, #12]
 80110fe:	4a06      	ldr	r2, [pc, #24]	; (8011118 <HAL_PWR_ConfigPVD+0xbc>)
 8011100:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011104:	60d3      	str	r3, [r2, #12]
  }
}
 8011106:	bf00      	nop
 8011108:	370c      	adds	r7, #12
 801110a:	46bd      	mov	sp, r7
 801110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011110:	4770      	bx	lr
 8011112:	bf00      	nop
 8011114:	40007000 	.word	0x40007000
 8011118:	40013c00 	.word	0x40013c00

0801111c <HAL_PWR_EnablePVD>:
/**
  * @brief Enables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 801111c:	b480      	push	{r7}
 801111e:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)ENABLE;
 8011120:	4b03      	ldr	r3, [pc, #12]	; (8011130 <HAL_PWR_EnablePVD+0x14>)
 8011122:	2201      	movs	r2, #1
 8011124:	601a      	str	r2, [r3, #0]
}
 8011126:	bf00      	nop
 8011128:	46bd      	mov	sp, r7
 801112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801112e:	4770      	bx	lr
 8011130:	420e0010 	.word	0x420e0010

08011134 <HAL_PWR_DisablePVD>:
/**
  * @brief Disables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
 8011134:	b480      	push	{r7}
 8011136:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)DISABLE;
 8011138:	4b03      	ldr	r3, [pc, #12]	; (8011148 <HAL_PWR_DisablePVD+0x14>)
 801113a:	2200      	movs	r2, #0
 801113c:	601a      	str	r2, [r3, #0]
}
 801113e:	bf00      	nop
 8011140:	46bd      	mov	sp, r7
 8011142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011146:	4770      	bx	lr
 8011148:	420e0010 	.word	0x420e0010

0801114c <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 801114c:	b480      	push	{r7}
 801114e:	b083      	sub	sp, #12
 8011150:	af00      	add	r7, sp, #0
 8011152:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8011154:	4b05      	ldr	r3, [pc, #20]	; (801116c <HAL_PWR_EnableWakeUpPin+0x20>)
 8011156:	685a      	ldr	r2, [r3, #4]
 8011158:	4904      	ldr	r1, [pc, #16]	; (801116c <HAL_PWR_EnableWakeUpPin+0x20>)
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	4313      	orrs	r3, r2
 801115e:	604b      	str	r3, [r1, #4]
}
 8011160:	bf00      	nop
 8011162:	370c      	adds	r7, #12
 8011164:	46bd      	mov	sp, r7
 8011166:	f85d 7b04 	ldr.w	r7, [sp], #4
 801116a:	4770      	bx	lr
 801116c:	40007000 	.word	0x40007000

08011170 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8011170:	b480      	push	{r7}
 8011172:	b083      	sub	sp, #12
 8011174:	af00      	add	r7, sp, #0
 8011176:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8011178:	4b06      	ldr	r3, [pc, #24]	; (8011194 <HAL_PWR_DisableWakeUpPin+0x24>)
 801117a:	685a      	ldr	r2, [r3, #4]
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	43db      	mvns	r3, r3
 8011180:	4904      	ldr	r1, [pc, #16]	; (8011194 <HAL_PWR_DisableWakeUpPin+0x24>)
 8011182:	4013      	ands	r3, r2
 8011184:	604b      	str	r3, [r1, #4]
}
 8011186:	bf00      	nop
 8011188:	370c      	adds	r7, #12
 801118a:	46bd      	mov	sp, r7
 801118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011190:	4770      	bx	lr
 8011192:	bf00      	nop
 8011194:	40007000 	.word	0x40007000

08011198 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8011198:	b480      	push	{r7}
 801119a:	b083      	sub	sp, #12
 801119c:	af00      	add	r7, sp, #0
 801119e:	6078      	str	r0, [r7, #4]
 80111a0:	460b      	mov	r3, r1
 80111a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80111a4:	4b09      	ldr	r3, [pc, #36]	; (80111cc <HAL_PWR_EnterSLEEPMode+0x34>)
 80111a6:	691b      	ldr	r3, [r3, #16]
 80111a8:	4a08      	ldr	r2, [pc, #32]	; (80111cc <HAL_PWR_EnterSLEEPMode+0x34>)
 80111aa:	f023 0304 	bic.w	r3, r3, #4
 80111ae:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80111b0:	78fb      	ldrb	r3, [r7, #3]
 80111b2:	2b01      	cmp	r3, #1
 80111b4:	d101      	bne.n	80111ba <HAL_PWR_EnterSLEEPMode+0x22>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 80111b6:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 80111b8:	e002      	b.n	80111c0 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 80111ba:	bf40      	sev
    __WFE();
 80111bc:	bf20      	wfe
    __WFE();
 80111be:	bf20      	wfe
}
 80111c0:	bf00      	nop
 80111c2:	370c      	adds	r7, #12
 80111c4:	46bd      	mov	sp, r7
 80111c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111ca:	4770      	bx	lr
 80111cc:	e000ed00 	.word	0xe000ed00

080111d0 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80111d0:	b480      	push	{r7}
 80111d2:	b083      	sub	sp, #12
 80111d4:	af00      	add	r7, sp, #0
 80111d6:	6078      	str	r0, [r7, #4]
 80111d8:	460b      	mov	r3, r1
 80111da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  
  /* Select the regulator state in Stop mode: Set PDDS and LPDS bits according to PWR_Regulator value */
  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS), Regulator);
 80111dc:	4b10      	ldr	r3, [pc, #64]	; (8011220 <HAL_PWR_EnterSTOPMode+0x50>)
 80111de:	681b      	ldr	r3, [r3, #0]
 80111e0:	f023 0203 	bic.w	r2, r3, #3
 80111e4:	490e      	ldr	r1, [pc, #56]	; (8011220 <HAL_PWR_EnterSTOPMode+0x50>)
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	4313      	orrs	r3, r2
 80111ea:	600b      	str	r3, [r1, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80111ec:	4b0d      	ldr	r3, [pc, #52]	; (8011224 <HAL_PWR_EnterSTOPMode+0x54>)
 80111ee:	691b      	ldr	r3, [r3, #16]
 80111f0:	4a0c      	ldr	r2, [pc, #48]	; (8011224 <HAL_PWR_EnterSTOPMode+0x54>)
 80111f2:	f043 0304 	orr.w	r3, r3, #4
 80111f6:	6113      	str	r3, [r2, #16]
  
  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 80111f8:	78fb      	ldrb	r3, [r7, #3]
 80111fa:	2b01      	cmp	r3, #1
 80111fc:	d101      	bne.n	8011202 <HAL_PWR_EnterSTOPMode+0x32>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 80111fe:	bf30      	wfi
 8011200:	e002      	b.n	8011208 <HAL_PWR_EnterSTOPMode+0x38>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8011202:	bf40      	sev
    __WFE();
 8011204:	bf20      	wfe
    __WFE();
 8011206:	bf20      	wfe
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));  
 8011208:	4b06      	ldr	r3, [pc, #24]	; (8011224 <HAL_PWR_EnterSTOPMode+0x54>)
 801120a:	691b      	ldr	r3, [r3, #16]
 801120c:	4a05      	ldr	r2, [pc, #20]	; (8011224 <HAL_PWR_EnterSTOPMode+0x54>)
 801120e:	f023 0304 	bic.w	r3, r3, #4
 8011212:	6113      	str	r3, [r2, #16]
}
 8011214:	bf00      	nop
 8011216:	370c      	adds	r7, #12
 8011218:	46bd      	mov	sp, r7
 801121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801121e:	4770      	bx	lr
 8011220:	40007000 	.word	0x40007000
 8011224:	e000ed00 	.word	0xe000ed00

08011228 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8011228:	b480      	push	{r7}
 801122a:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 801122c:	4b08      	ldr	r3, [pc, #32]	; (8011250 <HAL_PWR_EnterSTANDBYMode+0x28>)
 801122e:	681b      	ldr	r3, [r3, #0]
 8011230:	4a07      	ldr	r2, [pc, #28]	; (8011250 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8011232:	f043 0302 	orr.w	r3, r3, #2
 8011236:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8011238:	4b06      	ldr	r3, [pc, #24]	; (8011254 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 801123a:	691b      	ldr	r3, [r3, #16]
 801123c:	4a05      	ldr	r2, [pc, #20]	; (8011254 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 801123e:	f043 0304 	orr.w	r3, r3, #4
 8011242:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8011244:	bf30      	wfi
}
 8011246:	bf00      	nop
 8011248:	46bd      	mov	sp, r7
 801124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801124e:	4770      	bx	lr
 8011250:	40007000 	.word	0x40007000
 8011254:	e000ed00 	.word	0xe000ed00

08011258 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8011258:	b580      	push	{r7, lr}
 801125a:	af00      	add	r7, sp, #0
  /* Check PWR Exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 801125c:	4b06      	ldr	r3, [pc, #24]	; (8011278 <HAL_PWR_PVD_IRQHandler+0x20>)
 801125e:	695b      	ldr	r3, [r3, #20]
 8011260:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011264:	2b00      	cmp	r3, #0
 8011266:	d005      	beq.n	8011274 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8011268:	f000 f808 	bl	801127c <HAL_PWR_PVDCallback>
    
    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 801126c:	4b02      	ldr	r3, [pc, #8]	; (8011278 <HAL_PWR_PVD_IRQHandler+0x20>)
 801126e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8011272:	615a      	str	r2, [r3, #20]
  }
}
 8011274:	bf00      	nop
 8011276:	bd80      	pop	{r7, pc}
 8011278:	40013c00 	.word	0x40013c00

0801127c <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 801127c:	b480      	push	{r7}
 801127e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8011280:	bf00      	nop
 8011282:	46bd      	mov	sp, r7
 8011284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011288:	4770      	bx	lr

0801128a <HAL_PWR_EnableSleepOnExit>:
  *       Setting this bit is useful when the processor is expected to run only on
  *       interruptions handling.         
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
 801128a:	b480      	push	{r7}
 801128c:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 801128e:	4b05      	ldr	r3, [pc, #20]	; (80112a4 <HAL_PWR_EnableSleepOnExit+0x1a>)
 8011290:	691b      	ldr	r3, [r3, #16]
 8011292:	4a04      	ldr	r2, [pc, #16]	; (80112a4 <HAL_PWR_EnableSleepOnExit+0x1a>)
 8011294:	f043 0302 	orr.w	r3, r3, #2
 8011298:	6113      	str	r3, [r2, #16]
}
 801129a:	bf00      	nop
 801129c:	46bd      	mov	sp, r7
 801129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112a2:	4770      	bx	lr
 80112a4:	e000ed00 	.word	0xe000ed00

080112a8 <HAL_PWR_DisableSleepOnExit>:
  * @note Clears SLEEPONEXIT bit of SCR register. When this bit is set, the processor 
  *       re-enters SLEEP mode when an interruption handling is over.          
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
 80112a8:	b480      	push	{r7}
 80112aa:	af00      	add	r7, sp, #0
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 80112ac:	4b05      	ldr	r3, [pc, #20]	; (80112c4 <HAL_PWR_DisableSleepOnExit+0x1c>)
 80112ae:	691b      	ldr	r3, [r3, #16]
 80112b0:	4a04      	ldr	r2, [pc, #16]	; (80112c4 <HAL_PWR_DisableSleepOnExit+0x1c>)
 80112b2:	f023 0302 	bic.w	r3, r3, #2
 80112b6:	6113      	str	r3, [r2, #16]
}
 80112b8:	bf00      	nop
 80112ba:	46bd      	mov	sp, r7
 80112bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112c0:	4770      	bx	lr
 80112c2:	bf00      	nop
 80112c4:	e000ed00 	.word	0xe000ed00

080112c8 <HAL_PWR_EnableSEVOnPend>:
  * @note Sets SEVONPEND bit of SCR register. When this bit is set, this causes 
  *       WFE to wake up when an interrupt moves from inactive to pended.
  * @retval None
  */
void HAL_PWR_EnableSEVOnPend(void)
{
 80112c8:	b480      	push	{r7}
 80112ca:	af00      	add	r7, sp, #0
  /* Set SEVONPEND bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 80112cc:	4b05      	ldr	r3, [pc, #20]	; (80112e4 <HAL_PWR_EnableSEVOnPend+0x1c>)
 80112ce:	691b      	ldr	r3, [r3, #16]
 80112d0:	4a04      	ldr	r2, [pc, #16]	; (80112e4 <HAL_PWR_EnableSEVOnPend+0x1c>)
 80112d2:	f043 0310 	orr.w	r3, r3, #16
 80112d6:	6113      	str	r3, [r2, #16]
}
 80112d8:	bf00      	nop
 80112da:	46bd      	mov	sp, r7
 80112dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112e0:	4770      	bx	lr
 80112e2:	bf00      	nop
 80112e4:	e000ed00 	.word	0xe000ed00

080112e8 <HAL_PWR_DisableSEVOnPend>:
  * @note Clears SEVONPEND bit of SCR register. When this bit is set, this causes 
  *       WFE to wake up when an interrupt moves from inactive to pended.         
  * @retval None
  */
void HAL_PWR_DisableSEVOnPend(void)
{
 80112e8:	b480      	push	{r7}
 80112ea:	af00      	add	r7, sp, #0
  /* Clear SEVONPEND bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 80112ec:	4b05      	ldr	r3, [pc, #20]	; (8011304 <HAL_PWR_DisableSEVOnPend+0x1c>)
 80112ee:	691b      	ldr	r3, [r3, #16]
 80112f0:	4a04      	ldr	r2, [pc, #16]	; (8011304 <HAL_PWR_DisableSEVOnPend+0x1c>)
 80112f2:	f023 0310 	bic.w	r3, r3, #16
 80112f6:	6113      	str	r3, [r2, #16]
}
 80112f8:	bf00      	nop
 80112fa:	46bd      	mov	sp, r7
 80112fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011300:	4770      	bx	lr
 8011302:	bf00      	nop
 8011304:	e000ed00 	.word	0xe000ed00

08011308 <HAL_PWREx_EnableBkUpReg>:
/**
  * @brief Enables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void)
{
 8011308:	b580      	push	{r7, lr}
 801130a:	b082      	sub	sp, #8
 801130c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 801130e:	2300      	movs	r3, #0
 8011310:	607b      	str	r3, [r7, #4]

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)ENABLE;
 8011312:	4b0e      	ldr	r3, [pc, #56]	; (801134c <HAL_PWREx_EnableBkUpReg+0x44>)
 8011314:	2201      	movs	r2, #1
 8011316:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8011318:	f7f5 f83e 	bl	8006398 <HAL_GetTick>
 801131c:	6078      	str	r0, [r7, #4]

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 801131e:	e009      	b.n	8011334 <HAL_PWREx_EnableBkUpReg+0x2c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 8011320:	f7f5 f83a 	bl	8006398 <HAL_GetTick>
 8011324:	4602      	mov	r2, r0
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	1ad3      	subs	r3, r2, r3
 801132a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801132e:	d901      	bls.n	8011334 <HAL_PWREx_EnableBkUpReg+0x2c>
    {
      return HAL_TIMEOUT;
 8011330:	2303      	movs	r3, #3
 8011332:	e006      	b.n	8011342 <HAL_PWREx_EnableBkUpReg+0x3a>
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 8011334:	4b06      	ldr	r3, [pc, #24]	; (8011350 <HAL_PWREx_EnableBkUpReg+0x48>)
 8011336:	685b      	ldr	r3, [r3, #4]
 8011338:	f003 0308 	and.w	r3, r3, #8
 801133c:	2b08      	cmp	r3, #8
 801133e:	d1ef      	bne.n	8011320 <HAL_PWREx_EnableBkUpReg+0x18>
    } 
  }
  return HAL_OK;
 8011340:	2300      	movs	r3, #0
}
 8011342:	4618      	mov	r0, r3
 8011344:	3708      	adds	r7, #8
 8011346:	46bd      	mov	sp, r7
 8011348:	bd80      	pop	{r7, pc}
 801134a:	bf00      	nop
 801134c:	420e00a4 	.word	0x420e00a4
 8011350:	40007000 	.word	0x40007000

08011354 <HAL_PWREx_DisableBkUpReg>:
/**
  * @brief Disables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void)
{
 8011354:	b580      	push	{r7, lr}
 8011356:	b082      	sub	sp, #8
 8011358:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 801135a:	2300      	movs	r3, #0
 801135c:	607b      	str	r3, [r7, #4]

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)DISABLE;
 801135e:	4b0e      	ldr	r3, [pc, #56]	; (8011398 <HAL_PWREx_DisableBkUpReg+0x44>)
 8011360:	2200      	movs	r2, #0
 8011362:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8011364:	f7f5 f818 	bl	8006398 <HAL_GetTick>
 8011368:	6078      	str	r0, [r7, #4]

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) != RESET)
 801136a:	e009      	b.n	8011380 <HAL_PWREx_DisableBkUpReg+0x2c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 801136c:	f7f5 f814 	bl	8006398 <HAL_GetTick>
 8011370:	4602      	mov	r2, r0
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	1ad3      	subs	r3, r2, r3
 8011376:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801137a:	d901      	bls.n	8011380 <HAL_PWREx_DisableBkUpReg+0x2c>
    {
      return HAL_TIMEOUT;
 801137c:	2303      	movs	r3, #3
 801137e:	e006      	b.n	801138e <HAL_PWREx_DisableBkUpReg+0x3a>
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) != RESET)
 8011380:	4b06      	ldr	r3, [pc, #24]	; (801139c <HAL_PWREx_DisableBkUpReg+0x48>)
 8011382:	685b      	ldr	r3, [r3, #4]
 8011384:	f003 0308 	and.w	r3, r3, #8
 8011388:	2b08      	cmp	r3, #8
 801138a:	d0ef      	beq.n	801136c <HAL_PWREx_DisableBkUpReg+0x18>
    } 
  }
  return HAL_OK;
 801138c:	2300      	movs	r3, #0
}
 801138e:	4618      	mov	r0, r3
 8011390:	3708      	adds	r7, #8
 8011392:	46bd      	mov	sp, r7
 8011394:	bd80      	pop	{r7, pc}
 8011396:	bf00      	nop
 8011398:	420e00a4 	.word	0x420e00a4
 801139c:	40007000 	.word	0x40007000

080113a0 <HAL_PWREx_EnableFlashPowerDown>:
/**
  * @brief Enables the Flash Power Down in Stop mode.
  * @retval None
  */
void HAL_PWREx_EnableFlashPowerDown(void)
{
 80113a0:	b480      	push	{r7}
 80113a2:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_FPDS_BB = (uint32_t)ENABLE;
 80113a4:	4b03      	ldr	r3, [pc, #12]	; (80113b4 <HAL_PWREx_EnableFlashPowerDown+0x14>)
 80113a6:	2201      	movs	r2, #1
 80113a8:	601a      	str	r2, [r3, #0]
}
 80113aa:	bf00      	nop
 80113ac:	46bd      	mov	sp, r7
 80113ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113b2:	4770      	bx	lr
 80113b4:	420e0024 	.word	0x420e0024

080113b8 <HAL_PWREx_DisableFlashPowerDown>:
/**
  * @brief Disables the Flash Power Down in Stop mode.
  * @retval None
  */
void HAL_PWREx_DisableFlashPowerDown(void)
{
 80113b8:	b480      	push	{r7}
 80113ba:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_FPDS_BB = (uint32_t)DISABLE;
 80113bc:	4b03      	ldr	r3, [pc, #12]	; (80113cc <HAL_PWREx_DisableFlashPowerDown+0x14>)
 80113be:	2200      	movs	r2, #0
 80113c0:	601a      	str	r2, [r3, #0]
}
 80113c2:	bf00      	nop
 80113c4:	46bd      	mov	sp, r7
 80113c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ca:	4770      	bx	lr
 80113cc:	420e0024 	.word	0x420e0024

080113d0 <HAL_PWREx_GetVoltageRange>:
  *            - @arg PWR_REGULATOR_VOLTAGE_SCALE1: Regulator voltage output Scale 1 mode
  *            - @arg PWR_REGULATOR_VOLTAGE_SCALE2: Regulator voltage output Scale 2 mode
  *            - @arg PWR_REGULATOR_VOLTAGE_SCALE3: Regulator voltage output Scale 3 mode
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80113d0:	b480      	push	{r7}
 80113d2:	af00      	add	r7, sp, #0
  return (PWR->CR & PWR_CR_VOS);
 80113d4:	4b04      	ldr	r3, [pc, #16]	; (80113e8 <HAL_PWREx_GetVoltageRange+0x18>)
 80113d6:	681b      	ldr	r3, [r3, #0]
 80113d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
}
 80113dc:	4618      	mov	r0, r3
 80113de:	46bd      	mov	sp, r7
 80113e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113e4:	4770      	bx	lr
 80113e6:	bf00      	nop
 80113e8:	40007000 	.word	0x40007000

080113ec <HAL_PWREx_ControlVoltageScaling>:
  *        When moving from Range 2 to Range 1, the system frequency can be increased to
  *        a value up to 168 MHz after calling HAL_PWREx_ConfigVoltageScaling() API.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80113ec:	b580      	push	{r7, lr}
 80113ee:	b086      	sub	sp, #24
 80113f0:	af00      	add	r7, sp, #0
 80113f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80113f4:	2300      	movs	r3, #0
 80113f6:	617b      	str	r3, [r7, #20]
  
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
  
  /* Enable PWR RCC Clock Peripheral */
  __HAL_RCC_PWR_CLK_ENABLE();
 80113f8:	2300      	movs	r3, #0
 80113fa:	60fb      	str	r3, [r7, #12]
 80113fc:	4b1a      	ldr	r3, [pc, #104]	; (8011468 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80113fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011400:	4a19      	ldr	r2, [pc, #100]	; (8011468 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8011402:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011406:	6413      	str	r3, [r2, #64]	; 0x40
 8011408:	4b17      	ldr	r3, [pc, #92]	; (8011468 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 801140a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801140c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011410:	60fb      	str	r3, [r7, #12]
 8011412:	68fb      	ldr	r3, [r7, #12]
  
  /* Set Range */
  __HAL_PWR_VOLTAGESCALING_CONFIG(VoltageScaling);
 8011414:	2300      	movs	r3, #0
 8011416:	613b      	str	r3, [r7, #16]
 8011418:	4b14      	ldr	r3, [pc, #80]	; (801146c <HAL_PWREx_ControlVoltageScaling+0x80>)
 801141a:	681b      	ldr	r3, [r3, #0]
 801141c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8011420:	4912      	ldr	r1, [pc, #72]	; (801146c <HAL_PWREx_ControlVoltageScaling+0x80>)
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	4313      	orrs	r3, r2
 8011426:	600b      	str	r3, [r1, #0]
 8011428:	4b10      	ldr	r3, [pc, #64]	; (801146c <HAL_PWREx_ControlVoltageScaling+0x80>)
 801142a:	681b      	ldr	r3, [r3, #0]
 801142c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011430:	613b      	str	r3, [r7, #16]
 8011432:	693b      	ldr	r3, [r7, #16]
  
  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8011434:	f7f4 ffb0 	bl	8006398 <HAL_GetTick>
 8011438:	6178      	str	r0, [r7, #20]
  while((__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY) == RESET))
 801143a:	e009      	b.n	8011450 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    if((HAL_GetTick() - tickstart ) > PWR_VOSRDY_TIMEOUT_VALUE)
 801143c:	f7f4 ffac 	bl	8006398 <HAL_GetTick>
 8011440:	4602      	mov	r2, r0
 8011442:	697b      	ldr	r3, [r7, #20]
 8011444:	1ad3      	subs	r3, r2, r3
 8011446:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801144a:	d901      	bls.n	8011450 <HAL_PWREx_ControlVoltageScaling+0x64>
    {
      return HAL_TIMEOUT;
 801144c:	2303      	movs	r3, #3
 801144e:	e007      	b.n	8011460 <HAL_PWREx_ControlVoltageScaling+0x74>
  while((__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY) == RESET))
 8011450:	4b06      	ldr	r3, [pc, #24]	; (801146c <HAL_PWREx_ControlVoltageScaling+0x80>)
 8011452:	685b      	ldr	r3, [r3, #4]
 8011454:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011458:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801145c:	d1ee      	bne.n	801143c <HAL_PWREx_ControlVoltageScaling+0x50>
    } 
  }

  return HAL_OK;
 801145e:	2300      	movs	r3, #0
}
 8011460:	4618      	mov	r0, r3
 8011462:	3718      	adds	r7, #24
 8011464:	46bd      	mov	sp, r7
 8011466:	bd80      	pop	{r7, pc}
 8011468:	40023800 	.word	0x40023800
 801146c:	40007000 	.word	0x40007000

08011470 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8011470:	b580      	push	{r7, lr}
 8011472:	b086      	sub	sp, #24
 8011474:	af00      	add	r7, sp, #0
 8011476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	2b00      	cmp	r3, #0
 801147c:	d101      	bne.n	8011482 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 801147e:	2301      	movs	r3, #1
 8011480:	e267      	b.n	8011952 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	f003 0301 	and.w	r3, r3, #1
 801148a:	2b00      	cmp	r3, #0
 801148c:	d075      	beq.n	801157a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 801148e:	4b88      	ldr	r3, [pc, #544]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 8011490:	689b      	ldr	r3, [r3, #8]
 8011492:	f003 030c 	and.w	r3, r3, #12
 8011496:	2b04      	cmp	r3, #4
 8011498:	d00c      	beq.n	80114b4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801149a:	4b85      	ldr	r3, [pc, #532]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 801149c:	689b      	ldr	r3, [r3, #8]
 801149e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80114a2:	2b08      	cmp	r3, #8
 80114a4:	d112      	bne.n	80114cc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80114a6:	4b82      	ldr	r3, [pc, #520]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 80114a8:	685b      	ldr	r3, [r3, #4]
 80114aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80114ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80114b2:	d10b      	bne.n	80114cc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80114b4:	4b7e      	ldr	r3, [pc, #504]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 80114b6:	681b      	ldr	r3, [r3, #0]
 80114b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80114bc:	2b00      	cmp	r3, #0
 80114be:	d05b      	beq.n	8011578 <HAL_RCC_OscConfig+0x108>
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	685b      	ldr	r3, [r3, #4]
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d157      	bne.n	8011578 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80114c8:	2301      	movs	r3, #1
 80114ca:	e242      	b.n	8011952 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	685b      	ldr	r3, [r3, #4]
 80114d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80114d4:	d106      	bne.n	80114e4 <HAL_RCC_OscConfig+0x74>
 80114d6:	4b76      	ldr	r3, [pc, #472]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 80114d8:	681b      	ldr	r3, [r3, #0]
 80114da:	4a75      	ldr	r2, [pc, #468]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 80114dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80114e0:	6013      	str	r3, [r2, #0]
 80114e2:	e01d      	b.n	8011520 <HAL_RCC_OscConfig+0xb0>
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	685b      	ldr	r3, [r3, #4]
 80114e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80114ec:	d10c      	bne.n	8011508 <HAL_RCC_OscConfig+0x98>
 80114ee:	4b70      	ldr	r3, [pc, #448]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 80114f0:	681b      	ldr	r3, [r3, #0]
 80114f2:	4a6f      	ldr	r2, [pc, #444]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 80114f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80114f8:	6013      	str	r3, [r2, #0]
 80114fa:	4b6d      	ldr	r3, [pc, #436]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 80114fc:	681b      	ldr	r3, [r3, #0]
 80114fe:	4a6c      	ldr	r2, [pc, #432]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 8011500:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011504:	6013      	str	r3, [r2, #0]
 8011506:	e00b      	b.n	8011520 <HAL_RCC_OscConfig+0xb0>
 8011508:	4b69      	ldr	r3, [pc, #420]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 801150a:	681b      	ldr	r3, [r3, #0]
 801150c:	4a68      	ldr	r2, [pc, #416]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 801150e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011512:	6013      	str	r3, [r2, #0]
 8011514:	4b66      	ldr	r3, [pc, #408]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 8011516:	681b      	ldr	r3, [r3, #0]
 8011518:	4a65      	ldr	r2, [pc, #404]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 801151a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801151e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	685b      	ldr	r3, [r3, #4]
 8011524:	2b00      	cmp	r3, #0
 8011526:	d013      	beq.n	8011550 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011528:	f7f4 ff36 	bl	8006398 <HAL_GetTick>
 801152c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801152e:	e008      	b.n	8011542 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8011530:	f7f4 ff32 	bl	8006398 <HAL_GetTick>
 8011534:	4602      	mov	r2, r0
 8011536:	693b      	ldr	r3, [r7, #16]
 8011538:	1ad3      	subs	r3, r2, r3
 801153a:	2b64      	cmp	r3, #100	; 0x64
 801153c:	d901      	bls.n	8011542 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 801153e:	2303      	movs	r3, #3
 8011540:	e207      	b.n	8011952 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8011542:	4b5b      	ldr	r3, [pc, #364]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 8011544:	681b      	ldr	r3, [r3, #0]
 8011546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801154a:	2b00      	cmp	r3, #0
 801154c:	d0f0      	beq.n	8011530 <HAL_RCC_OscConfig+0xc0>
 801154e:	e014      	b.n	801157a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011550:	f7f4 ff22 	bl	8006398 <HAL_GetTick>
 8011554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8011556:	e008      	b.n	801156a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8011558:	f7f4 ff1e 	bl	8006398 <HAL_GetTick>
 801155c:	4602      	mov	r2, r0
 801155e:	693b      	ldr	r3, [r7, #16]
 8011560:	1ad3      	subs	r3, r2, r3
 8011562:	2b64      	cmp	r3, #100	; 0x64
 8011564:	d901      	bls.n	801156a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8011566:	2303      	movs	r3, #3
 8011568:	e1f3      	b.n	8011952 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 801156a:	4b51      	ldr	r3, [pc, #324]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 801156c:	681b      	ldr	r3, [r3, #0]
 801156e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011572:	2b00      	cmp	r3, #0
 8011574:	d1f0      	bne.n	8011558 <HAL_RCC_OscConfig+0xe8>
 8011576:	e000      	b.n	801157a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8011578:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	681b      	ldr	r3, [r3, #0]
 801157e:	f003 0302 	and.w	r3, r3, #2
 8011582:	2b00      	cmp	r3, #0
 8011584:	d063      	beq.n	801164e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8011586:	4b4a      	ldr	r3, [pc, #296]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 8011588:	689b      	ldr	r3, [r3, #8]
 801158a:	f003 030c 	and.w	r3, r3, #12
 801158e:	2b00      	cmp	r3, #0
 8011590:	d00b      	beq.n	80115aa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8011592:	4b47      	ldr	r3, [pc, #284]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 8011594:	689b      	ldr	r3, [r3, #8]
 8011596:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 801159a:	2b08      	cmp	r3, #8
 801159c:	d11c      	bne.n	80115d8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 801159e:	4b44      	ldr	r3, [pc, #272]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 80115a0:	685b      	ldr	r3, [r3, #4]
 80115a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d116      	bne.n	80115d8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80115aa:	4b41      	ldr	r3, [pc, #260]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 80115ac:	681b      	ldr	r3, [r3, #0]
 80115ae:	f003 0302 	and.w	r3, r3, #2
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	d005      	beq.n	80115c2 <HAL_RCC_OscConfig+0x152>
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	68db      	ldr	r3, [r3, #12]
 80115ba:	2b01      	cmp	r3, #1
 80115bc:	d001      	beq.n	80115c2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80115be:	2301      	movs	r3, #1
 80115c0:	e1c7      	b.n	8011952 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80115c2:	4b3b      	ldr	r3, [pc, #236]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 80115c4:	681b      	ldr	r3, [r3, #0]
 80115c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	691b      	ldr	r3, [r3, #16]
 80115ce:	00db      	lsls	r3, r3, #3
 80115d0:	4937      	ldr	r1, [pc, #220]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 80115d2:	4313      	orrs	r3, r2
 80115d4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80115d6:	e03a      	b.n	801164e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	68db      	ldr	r3, [r3, #12]
 80115dc:	2b00      	cmp	r3, #0
 80115de:	d020      	beq.n	8011622 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80115e0:	4b34      	ldr	r3, [pc, #208]	; (80116b4 <HAL_RCC_OscConfig+0x244>)
 80115e2:	2201      	movs	r2, #1
 80115e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80115e6:	f7f4 fed7 	bl	8006398 <HAL_GetTick>
 80115ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80115ec:	e008      	b.n	8011600 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80115ee:	f7f4 fed3 	bl	8006398 <HAL_GetTick>
 80115f2:	4602      	mov	r2, r0
 80115f4:	693b      	ldr	r3, [r7, #16]
 80115f6:	1ad3      	subs	r3, r2, r3
 80115f8:	2b02      	cmp	r3, #2
 80115fa:	d901      	bls.n	8011600 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80115fc:	2303      	movs	r3, #3
 80115fe:	e1a8      	b.n	8011952 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011600:	4b2b      	ldr	r3, [pc, #172]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 8011602:	681b      	ldr	r3, [r3, #0]
 8011604:	f003 0302 	and.w	r3, r3, #2
 8011608:	2b00      	cmp	r3, #0
 801160a:	d0f0      	beq.n	80115ee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801160c:	4b28      	ldr	r3, [pc, #160]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 801160e:	681b      	ldr	r3, [r3, #0]
 8011610:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	691b      	ldr	r3, [r3, #16]
 8011618:	00db      	lsls	r3, r3, #3
 801161a:	4925      	ldr	r1, [pc, #148]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 801161c:	4313      	orrs	r3, r2
 801161e:	600b      	str	r3, [r1, #0]
 8011620:	e015      	b.n	801164e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8011622:	4b24      	ldr	r3, [pc, #144]	; (80116b4 <HAL_RCC_OscConfig+0x244>)
 8011624:	2200      	movs	r2, #0
 8011626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011628:	f7f4 feb6 	bl	8006398 <HAL_GetTick>
 801162c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801162e:	e008      	b.n	8011642 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8011630:	f7f4 feb2 	bl	8006398 <HAL_GetTick>
 8011634:	4602      	mov	r2, r0
 8011636:	693b      	ldr	r3, [r7, #16]
 8011638:	1ad3      	subs	r3, r2, r3
 801163a:	2b02      	cmp	r3, #2
 801163c:	d901      	bls.n	8011642 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 801163e:	2303      	movs	r3, #3
 8011640:	e187      	b.n	8011952 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8011642:	4b1b      	ldr	r3, [pc, #108]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 8011644:	681b      	ldr	r3, [r3, #0]
 8011646:	f003 0302 	and.w	r3, r3, #2
 801164a:	2b00      	cmp	r3, #0
 801164c:	d1f0      	bne.n	8011630 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	681b      	ldr	r3, [r3, #0]
 8011652:	f003 0308 	and.w	r3, r3, #8
 8011656:	2b00      	cmp	r3, #0
 8011658:	d036      	beq.n	80116c8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	695b      	ldr	r3, [r3, #20]
 801165e:	2b00      	cmp	r3, #0
 8011660:	d016      	beq.n	8011690 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8011662:	4b15      	ldr	r3, [pc, #84]	; (80116b8 <HAL_RCC_OscConfig+0x248>)
 8011664:	2201      	movs	r2, #1
 8011666:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011668:	f7f4 fe96 	bl	8006398 <HAL_GetTick>
 801166c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801166e:	e008      	b.n	8011682 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8011670:	f7f4 fe92 	bl	8006398 <HAL_GetTick>
 8011674:	4602      	mov	r2, r0
 8011676:	693b      	ldr	r3, [r7, #16]
 8011678:	1ad3      	subs	r3, r2, r3
 801167a:	2b02      	cmp	r3, #2
 801167c:	d901      	bls.n	8011682 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 801167e:	2303      	movs	r3, #3
 8011680:	e167      	b.n	8011952 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8011682:	4b0b      	ldr	r3, [pc, #44]	; (80116b0 <HAL_RCC_OscConfig+0x240>)
 8011684:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011686:	f003 0302 	and.w	r3, r3, #2
 801168a:	2b00      	cmp	r3, #0
 801168c:	d0f0      	beq.n	8011670 <HAL_RCC_OscConfig+0x200>
 801168e:	e01b      	b.n	80116c8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8011690:	4b09      	ldr	r3, [pc, #36]	; (80116b8 <HAL_RCC_OscConfig+0x248>)
 8011692:	2200      	movs	r2, #0
 8011694:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8011696:	f7f4 fe7f 	bl	8006398 <HAL_GetTick>
 801169a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 801169c:	e00e      	b.n	80116bc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 801169e:	f7f4 fe7b 	bl	8006398 <HAL_GetTick>
 80116a2:	4602      	mov	r2, r0
 80116a4:	693b      	ldr	r3, [r7, #16]
 80116a6:	1ad3      	subs	r3, r2, r3
 80116a8:	2b02      	cmp	r3, #2
 80116aa:	d907      	bls.n	80116bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80116ac:	2303      	movs	r3, #3
 80116ae:	e150      	b.n	8011952 <HAL_RCC_OscConfig+0x4e2>
 80116b0:	40023800 	.word	0x40023800
 80116b4:	42470000 	.word	0x42470000
 80116b8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80116bc:	4b88      	ldr	r3, [pc, #544]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 80116be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80116c0:	f003 0302 	and.w	r3, r3, #2
 80116c4:	2b00      	cmp	r3, #0
 80116c6:	d1ea      	bne.n	801169e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	681b      	ldr	r3, [r3, #0]
 80116cc:	f003 0304 	and.w	r3, r3, #4
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	f000 8097 	beq.w	8011804 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80116d6:	2300      	movs	r3, #0
 80116d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80116da:	4b81      	ldr	r3, [pc, #516]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 80116dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80116de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	d10f      	bne.n	8011706 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80116e6:	2300      	movs	r3, #0
 80116e8:	60bb      	str	r3, [r7, #8]
 80116ea:	4b7d      	ldr	r3, [pc, #500]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 80116ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80116ee:	4a7c      	ldr	r2, [pc, #496]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 80116f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80116f4:	6413      	str	r3, [r2, #64]	; 0x40
 80116f6:	4b7a      	ldr	r3, [pc, #488]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 80116f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80116fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80116fe:	60bb      	str	r3, [r7, #8]
 8011700:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8011702:	2301      	movs	r3, #1
 8011704:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011706:	4b77      	ldr	r3, [pc, #476]	; (80118e4 <HAL_RCC_OscConfig+0x474>)
 8011708:	681b      	ldr	r3, [r3, #0]
 801170a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801170e:	2b00      	cmp	r3, #0
 8011710:	d118      	bne.n	8011744 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8011712:	4b74      	ldr	r3, [pc, #464]	; (80118e4 <HAL_RCC_OscConfig+0x474>)
 8011714:	681b      	ldr	r3, [r3, #0]
 8011716:	4a73      	ldr	r2, [pc, #460]	; (80118e4 <HAL_RCC_OscConfig+0x474>)
 8011718:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801171c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801171e:	f7f4 fe3b 	bl	8006398 <HAL_GetTick>
 8011722:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011724:	e008      	b.n	8011738 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8011726:	f7f4 fe37 	bl	8006398 <HAL_GetTick>
 801172a:	4602      	mov	r2, r0
 801172c:	693b      	ldr	r3, [r7, #16]
 801172e:	1ad3      	subs	r3, r2, r3
 8011730:	2b02      	cmp	r3, #2
 8011732:	d901      	bls.n	8011738 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8011734:	2303      	movs	r3, #3
 8011736:	e10c      	b.n	8011952 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011738:	4b6a      	ldr	r3, [pc, #424]	; (80118e4 <HAL_RCC_OscConfig+0x474>)
 801173a:	681b      	ldr	r3, [r3, #0]
 801173c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011740:	2b00      	cmp	r3, #0
 8011742:	d0f0      	beq.n	8011726 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8011744:	687b      	ldr	r3, [r7, #4]
 8011746:	689b      	ldr	r3, [r3, #8]
 8011748:	2b01      	cmp	r3, #1
 801174a:	d106      	bne.n	801175a <HAL_RCC_OscConfig+0x2ea>
 801174c:	4b64      	ldr	r3, [pc, #400]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 801174e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011750:	4a63      	ldr	r2, [pc, #396]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 8011752:	f043 0301 	orr.w	r3, r3, #1
 8011756:	6713      	str	r3, [r2, #112]	; 0x70
 8011758:	e01c      	b.n	8011794 <HAL_RCC_OscConfig+0x324>
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	689b      	ldr	r3, [r3, #8]
 801175e:	2b05      	cmp	r3, #5
 8011760:	d10c      	bne.n	801177c <HAL_RCC_OscConfig+0x30c>
 8011762:	4b5f      	ldr	r3, [pc, #380]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 8011764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011766:	4a5e      	ldr	r2, [pc, #376]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 8011768:	f043 0304 	orr.w	r3, r3, #4
 801176c:	6713      	str	r3, [r2, #112]	; 0x70
 801176e:	4b5c      	ldr	r3, [pc, #368]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 8011770:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011772:	4a5b      	ldr	r2, [pc, #364]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 8011774:	f043 0301 	orr.w	r3, r3, #1
 8011778:	6713      	str	r3, [r2, #112]	; 0x70
 801177a:	e00b      	b.n	8011794 <HAL_RCC_OscConfig+0x324>
 801177c:	4b58      	ldr	r3, [pc, #352]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 801177e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011780:	4a57      	ldr	r2, [pc, #348]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 8011782:	f023 0301 	bic.w	r3, r3, #1
 8011786:	6713      	str	r3, [r2, #112]	; 0x70
 8011788:	4b55      	ldr	r3, [pc, #340]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 801178a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801178c:	4a54      	ldr	r2, [pc, #336]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 801178e:	f023 0304 	bic.w	r3, r3, #4
 8011792:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	689b      	ldr	r3, [r3, #8]
 8011798:	2b00      	cmp	r3, #0
 801179a:	d015      	beq.n	80117c8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801179c:	f7f4 fdfc 	bl	8006398 <HAL_GetTick>
 80117a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80117a2:	e00a      	b.n	80117ba <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80117a4:	f7f4 fdf8 	bl	8006398 <HAL_GetTick>
 80117a8:	4602      	mov	r2, r0
 80117aa:	693b      	ldr	r3, [r7, #16]
 80117ac:	1ad3      	subs	r3, r2, r3
 80117ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80117b2:	4293      	cmp	r3, r2
 80117b4:	d901      	bls.n	80117ba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80117b6:	2303      	movs	r3, #3
 80117b8:	e0cb      	b.n	8011952 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80117ba:	4b49      	ldr	r3, [pc, #292]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 80117bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80117be:	f003 0302 	and.w	r3, r3, #2
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	d0ee      	beq.n	80117a4 <HAL_RCC_OscConfig+0x334>
 80117c6:	e014      	b.n	80117f2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80117c8:	f7f4 fde6 	bl	8006398 <HAL_GetTick>
 80117cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80117ce:	e00a      	b.n	80117e6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80117d0:	f7f4 fde2 	bl	8006398 <HAL_GetTick>
 80117d4:	4602      	mov	r2, r0
 80117d6:	693b      	ldr	r3, [r7, #16]
 80117d8:	1ad3      	subs	r3, r2, r3
 80117da:	f241 3288 	movw	r2, #5000	; 0x1388
 80117de:	4293      	cmp	r3, r2
 80117e0:	d901      	bls.n	80117e6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80117e2:	2303      	movs	r3, #3
 80117e4:	e0b5      	b.n	8011952 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80117e6:	4b3e      	ldr	r3, [pc, #248]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 80117e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80117ea:	f003 0302 	and.w	r3, r3, #2
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	d1ee      	bne.n	80117d0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80117f2:	7dfb      	ldrb	r3, [r7, #23]
 80117f4:	2b01      	cmp	r3, #1
 80117f6:	d105      	bne.n	8011804 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80117f8:	4b39      	ldr	r3, [pc, #228]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 80117fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80117fc:	4a38      	ldr	r2, [pc, #224]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 80117fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8011802:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	699b      	ldr	r3, [r3, #24]
 8011808:	2b00      	cmp	r3, #0
 801180a:	f000 80a1 	beq.w	8011950 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 801180e:	4b34      	ldr	r3, [pc, #208]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 8011810:	689b      	ldr	r3, [r3, #8]
 8011812:	f003 030c 	and.w	r3, r3, #12
 8011816:	2b08      	cmp	r3, #8
 8011818:	d05c      	beq.n	80118d4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 801181a:	687b      	ldr	r3, [r7, #4]
 801181c:	699b      	ldr	r3, [r3, #24]
 801181e:	2b02      	cmp	r3, #2
 8011820:	d141      	bne.n	80118a6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8011822:	4b31      	ldr	r3, [pc, #196]	; (80118e8 <HAL_RCC_OscConfig+0x478>)
 8011824:	2200      	movs	r2, #0
 8011826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011828:	f7f4 fdb6 	bl	8006398 <HAL_GetTick>
 801182c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801182e:	e008      	b.n	8011842 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8011830:	f7f4 fdb2 	bl	8006398 <HAL_GetTick>
 8011834:	4602      	mov	r2, r0
 8011836:	693b      	ldr	r3, [r7, #16]
 8011838:	1ad3      	subs	r3, r2, r3
 801183a:	2b02      	cmp	r3, #2
 801183c:	d901      	bls.n	8011842 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 801183e:	2303      	movs	r3, #3
 8011840:	e087      	b.n	8011952 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011842:	4b27      	ldr	r3, [pc, #156]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 8011844:	681b      	ldr	r3, [r3, #0]
 8011846:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801184a:	2b00      	cmp	r3, #0
 801184c:	d1f0      	bne.n	8011830 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	69da      	ldr	r2, [r3, #28]
 8011852:	687b      	ldr	r3, [r7, #4]
 8011854:	6a1b      	ldr	r3, [r3, #32]
 8011856:	431a      	orrs	r2, r3
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801185c:	019b      	lsls	r3, r3, #6
 801185e:	431a      	orrs	r2, r3
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011864:	085b      	lsrs	r3, r3, #1
 8011866:	3b01      	subs	r3, #1
 8011868:	041b      	lsls	r3, r3, #16
 801186a:	431a      	orrs	r2, r3
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011870:	061b      	lsls	r3, r3, #24
 8011872:	491b      	ldr	r1, [pc, #108]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 8011874:	4313      	orrs	r3, r2
 8011876:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8011878:	4b1b      	ldr	r3, [pc, #108]	; (80118e8 <HAL_RCC_OscConfig+0x478>)
 801187a:	2201      	movs	r2, #1
 801187c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801187e:	f7f4 fd8b 	bl	8006398 <HAL_GetTick>
 8011882:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011884:	e008      	b.n	8011898 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8011886:	f7f4 fd87 	bl	8006398 <HAL_GetTick>
 801188a:	4602      	mov	r2, r0
 801188c:	693b      	ldr	r3, [r7, #16]
 801188e:	1ad3      	subs	r3, r2, r3
 8011890:	2b02      	cmp	r3, #2
 8011892:	d901      	bls.n	8011898 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8011894:	2303      	movs	r3, #3
 8011896:	e05c      	b.n	8011952 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011898:	4b11      	ldr	r3, [pc, #68]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 801189a:	681b      	ldr	r3, [r3, #0]
 801189c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80118a0:	2b00      	cmp	r3, #0
 80118a2:	d0f0      	beq.n	8011886 <HAL_RCC_OscConfig+0x416>
 80118a4:	e054      	b.n	8011950 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80118a6:	4b10      	ldr	r3, [pc, #64]	; (80118e8 <HAL_RCC_OscConfig+0x478>)
 80118a8:	2200      	movs	r2, #0
 80118aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80118ac:	f7f4 fd74 	bl	8006398 <HAL_GetTick>
 80118b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80118b2:	e008      	b.n	80118c6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80118b4:	f7f4 fd70 	bl	8006398 <HAL_GetTick>
 80118b8:	4602      	mov	r2, r0
 80118ba:	693b      	ldr	r3, [r7, #16]
 80118bc:	1ad3      	subs	r3, r2, r3
 80118be:	2b02      	cmp	r3, #2
 80118c0:	d901      	bls.n	80118c6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80118c2:	2303      	movs	r3, #3
 80118c4:	e045      	b.n	8011952 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80118c6:	4b06      	ldr	r3, [pc, #24]	; (80118e0 <HAL_RCC_OscConfig+0x470>)
 80118c8:	681b      	ldr	r3, [r3, #0]
 80118ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80118ce:	2b00      	cmp	r3, #0
 80118d0:	d1f0      	bne.n	80118b4 <HAL_RCC_OscConfig+0x444>
 80118d2:	e03d      	b.n	8011950 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	699b      	ldr	r3, [r3, #24]
 80118d8:	2b01      	cmp	r3, #1
 80118da:	d107      	bne.n	80118ec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80118dc:	2301      	movs	r3, #1
 80118de:	e038      	b.n	8011952 <HAL_RCC_OscConfig+0x4e2>
 80118e0:	40023800 	.word	0x40023800
 80118e4:	40007000 	.word	0x40007000
 80118e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80118ec:	4b1b      	ldr	r3, [pc, #108]	; (801195c <HAL_RCC_OscConfig+0x4ec>)
 80118ee:	685b      	ldr	r3, [r3, #4]
 80118f0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	699b      	ldr	r3, [r3, #24]
 80118f6:	2b01      	cmp	r3, #1
 80118f8:	d028      	beq.n	801194c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80118fa:	68fb      	ldr	r3, [r7, #12]
 80118fc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8011904:	429a      	cmp	r2, r3
 8011906:	d121      	bne.n	801194c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8011908:	68fb      	ldr	r3, [r7, #12]
 801190a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 801190e:	687b      	ldr	r3, [r7, #4]
 8011910:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8011912:	429a      	cmp	r2, r3
 8011914:	d11a      	bne.n	801194c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8011916:	68fa      	ldr	r2, [r7, #12]
 8011918:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 801191c:	4013      	ands	r3, r2
 801191e:	687a      	ldr	r2, [r7, #4]
 8011920:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8011922:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8011924:	4293      	cmp	r3, r2
 8011926:	d111      	bne.n	801194c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8011928:	68fb      	ldr	r3, [r7, #12]
 801192a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011932:	085b      	lsrs	r3, r3, #1
 8011934:	3b01      	subs	r3, #1
 8011936:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8011938:	429a      	cmp	r2, r3
 801193a:	d107      	bne.n	801194c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 801193c:	68fb      	ldr	r3, [r7, #12]
 801193e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011946:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8011948:	429a      	cmp	r2, r3
 801194a:	d001      	beq.n	8011950 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 801194c:	2301      	movs	r3, #1
 801194e:	e000      	b.n	8011952 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8011950:	2300      	movs	r3, #0
}
 8011952:	4618      	mov	r0, r3
 8011954:	3718      	adds	r7, #24
 8011956:	46bd      	mov	sp, r7
 8011958:	bd80      	pop	{r7, pc}
 801195a:	bf00      	nop
 801195c:	40023800 	.word	0x40023800

08011960 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8011960:	b580      	push	{r7, lr}
 8011962:	b084      	sub	sp, #16
 8011964:	af00      	add	r7, sp, #0
 8011966:	6078      	str	r0, [r7, #4]
 8011968:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	2b00      	cmp	r3, #0
 801196e:	d101      	bne.n	8011974 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8011970:	2301      	movs	r3, #1
 8011972:	e0cc      	b.n	8011b0e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8011974:	4b68      	ldr	r3, [pc, #416]	; (8011b18 <HAL_RCC_ClockConfig+0x1b8>)
 8011976:	681b      	ldr	r3, [r3, #0]
 8011978:	f003 0307 	and.w	r3, r3, #7
 801197c:	683a      	ldr	r2, [r7, #0]
 801197e:	429a      	cmp	r2, r3
 8011980:	d90c      	bls.n	801199c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011982:	4b65      	ldr	r3, [pc, #404]	; (8011b18 <HAL_RCC_ClockConfig+0x1b8>)
 8011984:	683a      	ldr	r2, [r7, #0]
 8011986:	b2d2      	uxtb	r2, r2
 8011988:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801198a:	4b63      	ldr	r3, [pc, #396]	; (8011b18 <HAL_RCC_ClockConfig+0x1b8>)
 801198c:	681b      	ldr	r3, [r3, #0]
 801198e:	f003 0307 	and.w	r3, r3, #7
 8011992:	683a      	ldr	r2, [r7, #0]
 8011994:	429a      	cmp	r2, r3
 8011996:	d001      	beq.n	801199c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8011998:	2301      	movs	r3, #1
 801199a:	e0b8      	b.n	8011b0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	681b      	ldr	r3, [r3, #0]
 80119a0:	f003 0302 	and.w	r3, r3, #2
 80119a4:	2b00      	cmp	r3, #0
 80119a6:	d020      	beq.n	80119ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80119a8:	687b      	ldr	r3, [r7, #4]
 80119aa:	681b      	ldr	r3, [r3, #0]
 80119ac:	f003 0304 	and.w	r3, r3, #4
 80119b0:	2b00      	cmp	r3, #0
 80119b2:	d005      	beq.n	80119c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80119b4:	4b59      	ldr	r3, [pc, #356]	; (8011b1c <HAL_RCC_ClockConfig+0x1bc>)
 80119b6:	689b      	ldr	r3, [r3, #8]
 80119b8:	4a58      	ldr	r2, [pc, #352]	; (8011b1c <HAL_RCC_ClockConfig+0x1bc>)
 80119ba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80119be:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	681b      	ldr	r3, [r3, #0]
 80119c4:	f003 0308 	and.w	r3, r3, #8
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	d005      	beq.n	80119d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80119cc:	4b53      	ldr	r3, [pc, #332]	; (8011b1c <HAL_RCC_ClockConfig+0x1bc>)
 80119ce:	689b      	ldr	r3, [r3, #8]
 80119d0:	4a52      	ldr	r2, [pc, #328]	; (8011b1c <HAL_RCC_ClockConfig+0x1bc>)
 80119d2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80119d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80119d8:	4b50      	ldr	r3, [pc, #320]	; (8011b1c <HAL_RCC_ClockConfig+0x1bc>)
 80119da:	689b      	ldr	r3, [r3, #8]
 80119dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	689b      	ldr	r3, [r3, #8]
 80119e4:	494d      	ldr	r1, [pc, #308]	; (8011b1c <HAL_RCC_ClockConfig+0x1bc>)
 80119e6:	4313      	orrs	r3, r2
 80119e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	681b      	ldr	r3, [r3, #0]
 80119ee:	f003 0301 	and.w	r3, r3, #1
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d044      	beq.n	8011a80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	685b      	ldr	r3, [r3, #4]
 80119fa:	2b01      	cmp	r3, #1
 80119fc:	d107      	bne.n	8011a0e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80119fe:	4b47      	ldr	r3, [pc, #284]	; (8011b1c <HAL_RCC_ClockConfig+0x1bc>)
 8011a00:	681b      	ldr	r3, [r3, #0]
 8011a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011a06:	2b00      	cmp	r3, #0
 8011a08:	d119      	bne.n	8011a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8011a0a:	2301      	movs	r3, #1
 8011a0c:	e07f      	b.n	8011b0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	685b      	ldr	r3, [r3, #4]
 8011a12:	2b02      	cmp	r3, #2
 8011a14:	d003      	beq.n	8011a1e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8011a16:	687b      	ldr	r3, [r7, #4]
 8011a18:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8011a1a:	2b03      	cmp	r3, #3
 8011a1c:	d107      	bne.n	8011a2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011a1e:	4b3f      	ldr	r3, [pc, #252]	; (8011b1c <HAL_RCC_ClockConfig+0x1bc>)
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011a26:	2b00      	cmp	r3, #0
 8011a28:	d109      	bne.n	8011a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8011a2a:	2301      	movs	r3, #1
 8011a2c:	e06f      	b.n	8011b0e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011a2e:	4b3b      	ldr	r3, [pc, #236]	; (8011b1c <HAL_RCC_ClockConfig+0x1bc>)
 8011a30:	681b      	ldr	r3, [r3, #0]
 8011a32:	f003 0302 	and.w	r3, r3, #2
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d101      	bne.n	8011a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8011a3a:	2301      	movs	r3, #1
 8011a3c:	e067      	b.n	8011b0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8011a3e:	4b37      	ldr	r3, [pc, #220]	; (8011b1c <HAL_RCC_ClockConfig+0x1bc>)
 8011a40:	689b      	ldr	r3, [r3, #8]
 8011a42:	f023 0203 	bic.w	r2, r3, #3
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	685b      	ldr	r3, [r3, #4]
 8011a4a:	4934      	ldr	r1, [pc, #208]	; (8011b1c <HAL_RCC_ClockConfig+0x1bc>)
 8011a4c:	4313      	orrs	r3, r2
 8011a4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8011a50:	f7f4 fca2 	bl	8006398 <HAL_GetTick>
 8011a54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011a56:	e00a      	b.n	8011a6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8011a58:	f7f4 fc9e 	bl	8006398 <HAL_GetTick>
 8011a5c:	4602      	mov	r2, r0
 8011a5e:	68fb      	ldr	r3, [r7, #12]
 8011a60:	1ad3      	subs	r3, r2, r3
 8011a62:	f241 3288 	movw	r2, #5000	; 0x1388
 8011a66:	4293      	cmp	r3, r2
 8011a68:	d901      	bls.n	8011a6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8011a6a:	2303      	movs	r3, #3
 8011a6c:	e04f      	b.n	8011b0e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011a6e:	4b2b      	ldr	r3, [pc, #172]	; (8011b1c <HAL_RCC_ClockConfig+0x1bc>)
 8011a70:	689b      	ldr	r3, [r3, #8]
 8011a72:	f003 020c 	and.w	r2, r3, #12
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	685b      	ldr	r3, [r3, #4]
 8011a7a:	009b      	lsls	r3, r3, #2
 8011a7c:	429a      	cmp	r2, r3
 8011a7e:	d1eb      	bne.n	8011a58 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8011a80:	4b25      	ldr	r3, [pc, #148]	; (8011b18 <HAL_RCC_ClockConfig+0x1b8>)
 8011a82:	681b      	ldr	r3, [r3, #0]
 8011a84:	f003 0307 	and.w	r3, r3, #7
 8011a88:	683a      	ldr	r2, [r7, #0]
 8011a8a:	429a      	cmp	r2, r3
 8011a8c:	d20c      	bcs.n	8011aa8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011a8e:	4b22      	ldr	r3, [pc, #136]	; (8011b18 <HAL_RCC_ClockConfig+0x1b8>)
 8011a90:	683a      	ldr	r2, [r7, #0]
 8011a92:	b2d2      	uxtb	r2, r2
 8011a94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8011a96:	4b20      	ldr	r3, [pc, #128]	; (8011b18 <HAL_RCC_ClockConfig+0x1b8>)
 8011a98:	681b      	ldr	r3, [r3, #0]
 8011a9a:	f003 0307 	and.w	r3, r3, #7
 8011a9e:	683a      	ldr	r2, [r7, #0]
 8011aa0:	429a      	cmp	r2, r3
 8011aa2:	d001      	beq.n	8011aa8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8011aa4:	2301      	movs	r3, #1
 8011aa6:	e032      	b.n	8011b0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	681b      	ldr	r3, [r3, #0]
 8011aac:	f003 0304 	and.w	r3, r3, #4
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	d008      	beq.n	8011ac6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8011ab4:	4b19      	ldr	r3, [pc, #100]	; (8011b1c <HAL_RCC_ClockConfig+0x1bc>)
 8011ab6:	689b      	ldr	r3, [r3, #8]
 8011ab8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	68db      	ldr	r3, [r3, #12]
 8011ac0:	4916      	ldr	r1, [pc, #88]	; (8011b1c <HAL_RCC_ClockConfig+0x1bc>)
 8011ac2:	4313      	orrs	r3, r2
 8011ac4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	681b      	ldr	r3, [r3, #0]
 8011aca:	f003 0308 	and.w	r3, r3, #8
 8011ace:	2b00      	cmp	r3, #0
 8011ad0:	d009      	beq.n	8011ae6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8011ad2:	4b12      	ldr	r3, [pc, #72]	; (8011b1c <HAL_RCC_ClockConfig+0x1bc>)
 8011ad4:	689b      	ldr	r3, [r3, #8]
 8011ad6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	691b      	ldr	r3, [r3, #16]
 8011ade:	00db      	lsls	r3, r3, #3
 8011ae0:	490e      	ldr	r1, [pc, #56]	; (8011b1c <HAL_RCC_ClockConfig+0x1bc>)
 8011ae2:	4313      	orrs	r3, r2
 8011ae4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8011ae6:	f000 f8a1 	bl	8011c2c <HAL_RCC_GetSysClockFreq>
 8011aea:	4602      	mov	r2, r0
 8011aec:	4b0b      	ldr	r3, [pc, #44]	; (8011b1c <HAL_RCC_ClockConfig+0x1bc>)
 8011aee:	689b      	ldr	r3, [r3, #8]
 8011af0:	091b      	lsrs	r3, r3, #4
 8011af2:	f003 030f 	and.w	r3, r3, #15
 8011af6:	490a      	ldr	r1, [pc, #40]	; (8011b20 <HAL_RCC_ClockConfig+0x1c0>)
 8011af8:	5ccb      	ldrb	r3, [r1, r3]
 8011afa:	fa22 f303 	lsr.w	r3, r2, r3
 8011afe:	4a09      	ldr	r2, [pc, #36]	; (8011b24 <HAL_RCC_ClockConfig+0x1c4>)
 8011b00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8011b02:	4b09      	ldr	r3, [pc, #36]	; (8011b28 <HAL_RCC_ClockConfig+0x1c8>)
 8011b04:	681b      	ldr	r3, [r3, #0]
 8011b06:	4618      	mov	r0, r3
 8011b08:	f7f4 fc01 	bl	800630e <HAL_InitTick>

  return HAL_OK;
 8011b0c:	2300      	movs	r3, #0
}
 8011b0e:	4618      	mov	r0, r3
 8011b10:	3710      	adds	r7, #16
 8011b12:	46bd      	mov	sp, r7
 8011b14:	bd80      	pop	{r7, pc}
 8011b16:	bf00      	nop
 8011b18:	40023c00 	.word	0x40023c00
 8011b1c:	40023800 	.word	0x40023800
 8011b20:	08051a78 	.word	0x08051a78
 8011b24:	20000058 	.word	0x20000058
 8011b28:	2000005c 	.word	0x2000005c

08011b2c <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8011b2c:	b580      	push	{r7, lr}
 8011b2e:	b08c      	sub	sp, #48	; 0x30
 8011b30:	af00      	add	r7, sp, #0
 8011b32:	60f8      	str	r0, [r7, #12]
 8011b34:	60b9      	str	r1, [r7, #8]
 8011b36:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8011b38:	68fb      	ldr	r3, [r7, #12]
 8011b3a:	2b00      	cmp	r3, #0
 8011b3c:	d129      	bne.n	8011b92 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8011b3e:	2300      	movs	r3, #0
 8011b40:	617b      	str	r3, [r7, #20]
 8011b42:	4b2b      	ldr	r3, [pc, #172]	; (8011bf0 <HAL_RCC_MCOConfig+0xc4>)
 8011b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011b46:	4a2a      	ldr	r2, [pc, #168]	; (8011bf0 <HAL_RCC_MCOConfig+0xc4>)
 8011b48:	f043 0301 	orr.w	r3, r3, #1
 8011b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8011b4e:	4b28      	ldr	r3, [pc, #160]	; (8011bf0 <HAL_RCC_MCOConfig+0xc4>)
 8011b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011b52:	f003 0301 	and.w	r3, r3, #1
 8011b56:	617b      	str	r3, [r7, #20]
 8011b58:	697b      	ldr	r3, [r7, #20]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8011b5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011b60:	2302      	movs	r3, #2
 8011b62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011b64:	2303      	movs	r3, #3
 8011b66:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011b68:	2300      	movs	r3, #0
 8011b6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8011b6c:	2300      	movs	r3, #0
 8011b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8011b70:	f107 031c 	add.w	r3, r7, #28
 8011b74:	4619      	mov	r1, r3
 8011b76:	481f      	ldr	r0, [pc, #124]	; (8011bf4 <HAL_RCC_MCOConfig+0xc8>)
 8011b78:	f7f8 fd76 	bl	800a668 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8011b7c:	4b1c      	ldr	r3, [pc, #112]	; (8011bf0 <HAL_RCC_MCOConfig+0xc4>)
 8011b7e:	689b      	ldr	r3, [r3, #8]
 8011b80:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8011b84:	68b9      	ldr	r1, [r7, #8]
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	430b      	orrs	r3, r1
 8011b8a:	4919      	ldr	r1, [pc, #100]	; (8011bf0 <HAL_RCC_MCOConfig+0xc4>)
 8011b8c:	4313      	orrs	r3, r2
 8011b8e:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8011b90:	e029      	b.n	8011be6 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8011b92:	2300      	movs	r3, #0
 8011b94:	61bb      	str	r3, [r7, #24]
 8011b96:	4b16      	ldr	r3, [pc, #88]	; (8011bf0 <HAL_RCC_MCOConfig+0xc4>)
 8011b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011b9a:	4a15      	ldr	r2, [pc, #84]	; (8011bf0 <HAL_RCC_MCOConfig+0xc4>)
 8011b9c:	f043 0304 	orr.w	r3, r3, #4
 8011ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8011ba2:	4b13      	ldr	r3, [pc, #76]	; (8011bf0 <HAL_RCC_MCOConfig+0xc4>)
 8011ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011ba6:	f003 0304 	and.w	r3, r3, #4
 8011baa:	61bb      	str	r3, [r7, #24]
 8011bac:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8011bae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011bb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011bb4:	2302      	movs	r3, #2
 8011bb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011bb8:	2303      	movs	r3, #3
 8011bba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011bbc:	2300      	movs	r3, #0
 8011bbe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8011bc0:	2300      	movs	r3, #0
 8011bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8011bc4:	f107 031c 	add.w	r3, r7, #28
 8011bc8:	4619      	mov	r1, r3
 8011bca:	480b      	ldr	r0, [pc, #44]	; (8011bf8 <HAL_RCC_MCOConfig+0xcc>)
 8011bcc:	f7f8 fd4c 	bl	800a668 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8011bd0:	4b07      	ldr	r3, [pc, #28]	; (8011bf0 <HAL_RCC_MCOConfig+0xc4>)
 8011bd2:	689b      	ldr	r3, [r3, #8]
 8011bd4:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	00d9      	lsls	r1, r3, #3
 8011bdc:	68bb      	ldr	r3, [r7, #8]
 8011bde:	430b      	orrs	r3, r1
 8011be0:	4903      	ldr	r1, [pc, #12]	; (8011bf0 <HAL_RCC_MCOConfig+0xc4>)
 8011be2:	4313      	orrs	r3, r2
 8011be4:	608b      	str	r3, [r1, #8]
}
 8011be6:	bf00      	nop
 8011be8:	3730      	adds	r7, #48	; 0x30
 8011bea:	46bd      	mov	sp, r7
 8011bec:	bd80      	pop	{r7, pc}
 8011bee:	bf00      	nop
 8011bf0:	40023800 	.word	0x40023800
 8011bf4:	40020000 	.word	0x40020000
 8011bf8:	40020800 	.word	0x40020800

08011bfc <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8011bfc:	b480      	push	{r7}
 8011bfe:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8011c00:	4b03      	ldr	r3, [pc, #12]	; (8011c10 <HAL_RCC_EnableCSS+0x14>)
 8011c02:	2201      	movs	r2, #1
 8011c04:	601a      	str	r2, [r3, #0]
}
 8011c06:	bf00      	nop
 8011c08:	46bd      	mov	sp, r7
 8011c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c0e:	4770      	bx	lr
 8011c10:	4247004c 	.word	0x4247004c

08011c14 <HAL_RCC_DisableCSS>:
/**
  * @brief  Disables the Clock Security System.
  * @retval None
  */
void HAL_RCC_DisableCSS(void)
{
 8011c14:	b480      	push	{r7}
 8011c16:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 8011c18:	4b03      	ldr	r3, [pc, #12]	; (8011c28 <HAL_RCC_DisableCSS+0x14>)
 8011c1a:	2200      	movs	r2, #0
 8011c1c:	601a      	str	r2, [r3, #0]
}
 8011c1e:	bf00      	nop
 8011c20:	46bd      	mov	sp, r7
 8011c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c26:	4770      	bx	lr
 8011c28:	4247004c 	.word	0x4247004c

08011c2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8011c2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011c30:	b094      	sub	sp, #80	; 0x50
 8011c32:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8011c34:	2300      	movs	r3, #0
 8011c36:	647b      	str	r3, [r7, #68]	; 0x44
 8011c38:	2300      	movs	r3, #0
 8011c3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011c3c:	2300      	movs	r3, #0
 8011c3e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8011c40:	2300      	movs	r3, #0
 8011c42:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8011c44:	4b79      	ldr	r3, [pc, #484]	; (8011e2c <HAL_RCC_GetSysClockFreq+0x200>)
 8011c46:	689b      	ldr	r3, [r3, #8]
 8011c48:	f003 030c 	and.w	r3, r3, #12
 8011c4c:	2b08      	cmp	r3, #8
 8011c4e:	d00d      	beq.n	8011c6c <HAL_RCC_GetSysClockFreq+0x40>
 8011c50:	2b08      	cmp	r3, #8
 8011c52:	f200 80e1 	bhi.w	8011e18 <HAL_RCC_GetSysClockFreq+0x1ec>
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d002      	beq.n	8011c60 <HAL_RCC_GetSysClockFreq+0x34>
 8011c5a:	2b04      	cmp	r3, #4
 8011c5c:	d003      	beq.n	8011c66 <HAL_RCC_GetSysClockFreq+0x3a>
 8011c5e:	e0db      	b.n	8011e18 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8011c60:	4b73      	ldr	r3, [pc, #460]	; (8011e30 <HAL_RCC_GetSysClockFreq+0x204>)
 8011c62:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8011c64:	e0db      	b.n	8011e1e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8011c66:	4b73      	ldr	r3, [pc, #460]	; (8011e34 <HAL_RCC_GetSysClockFreq+0x208>)
 8011c68:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8011c6a:	e0d8      	b.n	8011e1e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8011c6c:	4b6f      	ldr	r3, [pc, #444]	; (8011e2c <HAL_RCC_GetSysClockFreq+0x200>)
 8011c6e:	685b      	ldr	r3, [r3, #4]
 8011c70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011c74:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8011c76:	4b6d      	ldr	r3, [pc, #436]	; (8011e2c <HAL_RCC_GetSysClockFreq+0x200>)
 8011c78:	685b      	ldr	r3, [r3, #4]
 8011c7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8011c7e:	2b00      	cmp	r3, #0
 8011c80:	d063      	beq.n	8011d4a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8011c82:	4b6a      	ldr	r3, [pc, #424]	; (8011e2c <HAL_RCC_GetSysClockFreq+0x200>)
 8011c84:	685b      	ldr	r3, [r3, #4]
 8011c86:	099b      	lsrs	r3, r3, #6
 8011c88:	2200      	movs	r2, #0
 8011c8a:	63bb      	str	r3, [r7, #56]	; 0x38
 8011c8c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8011c8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011c94:	633b      	str	r3, [r7, #48]	; 0x30
 8011c96:	2300      	movs	r3, #0
 8011c98:	637b      	str	r3, [r7, #52]	; 0x34
 8011c9a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8011c9e:	4622      	mov	r2, r4
 8011ca0:	462b      	mov	r3, r5
 8011ca2:	f04f 0000 	mov.w	r0, #0
 8011ca6:	f04f 0100 	mov.w	r1, #0
 8011caa:	0159      	lsls	r1, r3, #5
 8011cac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8011cb0:	0150      	lsls	r0, r2, #5
 8011cb2:	4602      	mov	r2, r0
 8011cb4:	460b      	mov	r3, r1
 8011cb6:	4621      	mov	r1, r4
 8011cb8:	1a51      	subs	r1, r2, r1
 8011cba:	6139      	str	r1, [r7, #16]
 8011cbc:	4629      	mov	r1, r5
 8011cbe:	eb63 0301 	sbc.w	r3, r3, r1
 8011cc2:	617b      	str	r3, [r7, #20]
 8011cc4:	f04f 0200 	mov.w	r2, #0
 8011cc8:	f04f 0300 	mov.w	r3, #0
 8011ccc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8011cd0:	4659      	mov	r1, fp
 8011cd2:	018b      	lsls	r3, r1, #6
 8011cd4:	4651      	mov	r1, sl
 8011cd6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8011cda:	4651      	mov	r1, sl
 8011cdc:	018a      	lsls	r2, r1, #6
 8011cde:	4651      	mov	r1, sl
 8011ce0:	ebb2 0801 	subs.w	r8, r2, r1
 8011ce4:	4659      	mov	r1, fp
 8011ce6:	eb63 0901 	sbc.w	r9, r3, r1
 8011cea:	f04f 0200 	mov.w	r2, #0
 8011cee:	f04f 0300 	mov.w	r3, #0
 8011cf2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8011cf6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8011cfa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8011cfe:	4690      	mov	r8, r2
 8011d00:	4699      	mov	r9, r3
 8011d02:	4623      	mov	r3, r4
 8011d04:	eb18 0303 	adds.w	r3, r8, r3
 8011d08:	60bb      	str	r3, [r7, #8]
 8011d0a:	462b      	mov	r3, r5
 8011d0c:	eb49 0303 	adc.w	r3, r9, r3
 8011d10:	60fb      	str	r3, [r7, #12]
 8011d12:	f04f 0200 	mov.w	r2, #0
 8011d16:	f04f 0300 	mov.w	r3, #0
 8011d1a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8011d1e:	4629      	mov	r1, r5
 8011d20:	024b      	lsls	r3, r1, #9
 8011d22:	4621      	mov	r1, r4
 8011d24:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8011d28:	4621      	mov	r1, r4
 8011d2a:	024a      	lsls	r2, r1, #9
 8011d2c:	4610      	mov	r0, r2
 8011d2e:	4619      	mov	r1, r3
 8011d30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011d32:	2200      	movs	r2, #0
 8011d34:	62bb      	str	r3, [r7, #40]	; 0x28
 8011d36:	62fa      	str	r2, [r7, #44]	; 0x2c
 8011d38:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8011d3c:	f007 f99a 	bl	8019074 <__aeabi_uldivmod>
 8011d40:	4602      	mov	r2, r0
 8011d42:	460b      	mov	r3, r1
 8011d44:	4613      	mov	r3, r2
 8011d46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011d48:	e058      	b.n	8011dfc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8011d4a:	4b38      	ldr	r3, [pc, #224]	; (8011e2c <HAL_RCC_GetSysClockFreq+0x200>)
 8011d4c:	685b      	ldr	r3, [r3, #4]
 8011d4e:	099b      	lsrs	r3, r3, #6
 8011d50:	2200      	movs	r2, #0
 8011d52:	4618      	mov	r0, r3
 8011d54:	4611      	mov	r1, r2
 8011d56:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8011d5a:	623b      	str	r3, [r7, #32]
 8011d5c:	2300      	movs	r3, #0
 8011d5e:	627b      	str	r3, [r7, #36]	; 0x24
 8011d60:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8011d64:	4642      	mov	r2, r8
 8011d66:	464b      	mov	r3, r9
 8011d68:	f04f 0000 	mov.w	r0, #0
 8011d6c:	f04f 0100 	mov.w	r1, #0
 8011d70:	0159      	lsls	r1, r3, #5
 8011d72:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8011d76:	0150      	lsls	r0, r2, #5
 8011d78:	4602      	mov	r2, r0
 8011d7a:	460b      	mov	r3, r1
 8011d7c:	4641      	mov	r1, r8
 8011d7e:	ebb2 0a01 	subs.w	sl, r2, r1
 8011d82:	4649      	mov	r1, r9
 8011d84:	eb63 0b01 	sbc.w	fp, r3, r1
 8011d88:	f04f 0200 	mov.w	r2, #0
 8011d8c:	f04f 0300 	mov.w	r3, #0
 8011d90:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8011d94:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8011d98:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8011d9c:	ebb2 040a 	subs.w	r4, r2, sl
 8011da0:	eb63 050b 	sbc.w	r5, r3, fp
 8011da4:	f04f 0200 	mov.w	r2, #0
 8011da8:	f04f 0300 	mov.w	r3, #0
 8011dac:	00eb      	lsls	r3, r5, #3
 8011dae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8011db2:	00e2      	lsls	r2, r4, #3
 8011db4:	4614      	mov	r4, r2
 8011db6:	461d      	mov	r5, r3
 8011db8:	4643      	mov	r3, r8
 8011dba:	18e3      	adds	r3, r4, r3
 8011dbc:	603b      	str	r3, [r7, #0]
 8011dbe:	464b      	mov	r3, r9
 8011dc0:	eb45 0303 	adc.w	r3, r5, r3
 8011dc4:	607b      	str	r3, [r7, #4]
 8011dc6:	f04f 0200 	mov.w	r2, #0
 8011dca:	f04f 0300 	mov.w	r3, #0
 8011dce:	e9d7 4500 	ldrd	r4, r5, [r7]
 8011dd2:	4629      	mov	r1, r5
 8011dd4:	028b      	lsls	r3, r1, #10
 8011dd6:	4621      	mov	r1, r4
 8011dd8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8011ddc:	4621      	mov	r1, r4
 8011dde:	028a      	lsls	r2, r1, #10
 8011de0:	4610      	mov	r0, r2
 8011de2:	4619      	mov	r1, r3
 8011de4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011de6:	2200      	movs	r2, #0
 8011de8:	61bb      	str	r3, [r7, #24]
 8011dea:	61fa      	str	r2, [r7, #28]
 8011dec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8011df0:	f007 f940 	bl	8019074 <__aeabi_uldivmod>
 8011df4:	4602      	mov	r2, r0
 8011df6:	460b      	mov	r3, r1
 8011df8:	4613      	mov	r3, r2
 8011dfa:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8011dfc:	4b0b      	ldr	r3, [pc, #44]	; (8011e2c <HAL_RCC_GetSysClockFreq+0x200>)
 8011dfe:	685b      	ldr	r3, [r3, #4]
 8011e00:	0c1b      	lsrs	r3, r3, #16
 8011e02:	f003 0303 	and.w	r3, r3, #3
 8011e06:	3301      	adds	r3, #1
 8011e08:	005b      	lsls	r3, r3, #1
 8011e0a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8011e0c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011e0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8011e14:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8011e16:	e002      	b.n	8011e1e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8011e18:	4b05      	ldr	r3, [pc, #20]	; (8011e30 <HAL_RCC_GetSysClockFreq+0x204>)
 8011e1a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8011e1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8011e1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8011e20:	4618      	mov	r0, r3
 8011e22:	3750      	adds	r7, #80	; 0x50
 8011e24:	46bd      	mov	sp, r7
 8011e26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8011e2a:	bf00      	nop
 8011e2c:	40023800 	.word	0x40023800
 8011e30:	00f42400 	.word	0x00f42400
 8011e34:	007a1200 	.word	0x007a1200

08011e38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8011e38:	b480      	push	{r7}
 8011e3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8011e3c:	4b03      	ldr	r3, [pc, #12]	; (8011e4c <HAL_RCC_GetHCLKFreq+0x14>)
 8011e3e:	681b      	ldr	r3, [r3, #0]
}
 8011e40:	4618      	mov	r0, r3
 8011e42:	46bd      	mov	sp, r7
 8011e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e48:	4770      	bx	lr
 8011e4a:	bf00      	nop
 8011e4c:	20000058 	.word	0x20000058

08011e50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8011e50:	b580      	push	{r7, lr}
 8011e52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8011e54:	f7ff fff0 	bl	8011e38 <HAL_RCC_GetHCLKFreq>
 8011e58:	4602      	mov	r2, r0
 8011e5a:	4b05      	ldr	r3, [pc, #20]	; (8011e70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8011e5c:	689b      	ldr	r3, [r3, #8]
 8011e5e:	0a9b      	lsrs	r3, r3, #10
 8011e60:	f003 0307 	and.w	r3, r3, #7
 8011e64:	4903      	ldr	r1, [pc, #12]	; (8011e74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8011e66:	5ccb      	ldrb	r3, [r1, r3]
 8011e68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8011e6c:	4618      	mov	r0, r3
 8011e6e:	bd80      	pop	{r7, pc}
 8011e70:	40023800 	.word	0x40023800
 8011e74:	08051a88 	.word	0x08051a88

08011e78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8011e78:	b580      	push	{r7, lr}
 8011e7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8011e7c:	f7ff ffdc 	bl	8011e38 <HAL_RCC_GetHCLKFreq>
 8011e80:	4602      	mov	r2, r0
 8011e82:	4b05      	ldr	r3, [pc, #20]	; (8011e98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8011e84:	689b      	ldr	r3, [r3, #8]
 8011e86:	0b5b      	lsrs	r3, r3, #13
 8011e88:	f003 0307 	and.w	r3, r3, #7
 8011e8c:	4903      	ldr	r1, [pc, #12]	; (8011e9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8011e8e:	5ccb      	ldrb	r3, [r1, r3]
 8011e90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8011e94:	4618      	mov	r0, r3
 8011e96:	bd80      	pop	{r7, pc}
 8011e98:	40023800 	.word	0x40023800
 8011e9c:	08051a88 	.word	0x08051a88

08011ea0 <HAL_RCC_GetOscConfig>:
  * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
  * will be configured.
  * @retval None
  */
__weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8011ea0:	b480      	push	{r7}
 8011ea2:	b083      	sub	sp, #12
 8011ea4:	af00      	add	r7, sp, #0
 8011ea6:	6078      	str	r0, [r7, #4]
  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	220f      	movs	r2, #15
 8011eac:	601a      	str	r2, [r3, #0]

  /* Get the HSE configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 8011eae:	4b45      	ldr	r3, [pc, #276]	; (8011fc4 <HAL_RCC_GetOscConfig+0x124>)
 8011eb0:	681b      	ldr	r3, [r3, #0]
 8011eb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8011eb6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8011eba:	d104      	bne.n	8011ec6 <HAL_RCC_GetOscConfig+0x26>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8011ec2:	605a      	str	r2, [r3, #4]
 8011ec4:	e00e      	b.n	8011ee4 <HAL_RCC_GetOscConfig+0x44>
  }
  else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 8011ec6:	4b3f      	ldr	r3, [pc, #252]	; (8011fc4 <HAL_RCC_GetOscConfig+0x124>)
 8011ec8:	681b      	ldr	r3, [r3, #0]
 8011eca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011ece:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011ed2:	d104      	bne.n	8011ede <HAL_RCC_GetOscConfig+0x3e>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8011eda:	605a      	str	r2, [r3, #4]
 8011edc:	e002      	b.n	8011ee4 <HAL_RCC_GetOscConfig+0x44>
  }
  else
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	2200      	movs	r2, #0
 8011ee2:	605a      	str	r2, [r3, #4]
  }

  /* Get the HSI configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 8011ee4:	4b37      	ldr	r3, [pc, #220]	; (8011fc4 <HAL_RCC_GetOscConfig+0x124>)
 8011ee6:	681b      	ldr	r3, [r3, #0]
 8011ee8:	f003 0301 	and.w	r3, r3, #1
 8011eec:	2b01      	cmp	r3, #1
 8011eee:	d103      	bne.n	8011ef8 <HAL_RCC_GetOscConfig+0x58>
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 8011ef0:	687b      	ldr	r3, [r7, #4]
 8011ef2:	2201      	movs	r2, #1
 8011ef4:	60da      	str	r2, [r3, #12]
 8011ef6:	e002      	b.n	8011efe <HAL_RCC_GetOscConfig+0x5e>
  }
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	2200      	movs	r2, #0
 8011efc:	60da      	str	r2, [r3, #12]
  }

  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 8011efe:	4b31      	ldr	r3, [pc, #196]	; (8011fc4 <HAL_RCC_GetOscConfig+0x124>)
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	08db      	lsrs	r3, r3, #3
 8011f04:	f003 021f 	and.w	r2, r3, #31
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	611a      	str	r2, [r3, #16]

  /* Get the LSE configuration -----------------------------------------------*/
  if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 8011f0c:	4b2d      	ldr	r3, [pc, #180]	; (8011fc4 <HAL_RCC_GetOscConfig+0x124>)
 8011f0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011f10:	f003 0304 	and.w	r3, r3, #4
 8011f14:	2b04      	cmp	r3, #4
 8011f16:	d103      	bne.n	8011f20 <HAL_RCC_GetOscConfig+0x80>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	2205      	movs	r2, #5
 8011f1c:	609a      	str	r2, [r3, #8]
 8011f1e:	e00c      	b.n	8011f3a <HAL_RCC_GetOscConfig+0x9a>
  }
  else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 8011f20:	4b28      	ldr	r3, [pc, #160]	; (8011fc4 <HAL_RCC_GetOscConfig+0x124>)
 8011f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011f24:	f003 0301 	and.w	r3, r3, #1
 8011f28:	2b01      	cmp	r3, #1
 8011f2a:	d103      	bne.n	8011f34 <HAL_RCC_GetOscConfig+0x94>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	2201      	movs	r2, #1
 8011f30:	609a      	str	r2, [r3, #8]
 8011f32:	e002      	b.n	8011f3a <HAL_RCC_GetOscConfig+0x9a>
  }
  else
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	2200      	movs	r2, #0
 8011f38:	609a      	str	r2, [r3, #8]
  }

  /* Get the LSI configuration -----------------------------------------------*/
  if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 8011f3a:	4b22      	ldr	r3, [pc, #136]	; (8011fc4 <HAL_RCC_GetOscConfig+0x124>)
 8011f3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011f3e:	f003 0301 	and.w	r3, r3, #1
 8011f42:	2b01      	cmp	r3, #1
 8011f44:	d103      	bne.n	8011f4e <HAL_RCC_GetOscConfig+0xae>
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	2201      	movs	r2, #1
 8011f4a:	615a      	str	r2, [r3, #20]
 8011f4c:	e002      	b.n	8011f54 <HAL_RCC_GetOscConfig+0xb4>
  }
  else
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	2200      	movs	r2, #0
 8011f52:	615a      	str	r2, [r3, #20]
  }

  /* Get the PLL configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 8011f54:	4b1b      	ldr	r3, [pc, #108]	; (8011fc4 <HAL_RCC_GetOscConfig+0x124>)
 8011f56:	681b      	ldr	r3, [r3, #0]
 8011f58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011f5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8011f60:	d103      	bne.n	8011f6a <HAL_RCC_GetOscConfig+0xca>
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 8011f62:	687b      	ldr	r3, [r7, #4]
 8011f64:	2202      	movs	r2, #2
 8011f66:	619a      	str	r2, [r3, #24]
 8011f68:	e002      	b.n	8011f70 <HAL_RCC_GetOscConfig+0xd0>
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	2201      	movs	r2, #1
 8011f6e:	619a      	str	r2, [r3, #24]
  }
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8011f70:	4b14      	ldr	r3, [pc, #80]	; (8011fc4 <HAL_RCC_GetOscConfig+0x124>)
 8011f72:	685b      	ldr	r3, [r3, #4]
 8011f74:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 8011f7c:	4b11      	ldr	r3, [pc, #68]	; (8011fc4 <HAL_RCC_GetOscConfig+0x124>)
 8011f7e:	685b      	ldr	r3, [r3, #4]
 8011f80:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8011f88:	4b0e      	ldr	r3, [pc, #56]	; (8011fc4 <HAL_RCC_GetOscConfig+0x124>)
 8011f8a:	685b      	ldr	r3, [r3, #4]
 8011f8c:	099b      	lsrs	r3, r3, #6
 8011f8e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0) << 1U) >> RCC_PLLCFGR_PLLP_Pos);
 8011f96:	4b0b      	ldr	r3, [pc, #44]	; (8011fc4 <HAL_RCC_GetOscConfig+0x124>)
 8011f98:	685b      	ldr	r3, [r3, #4]
 8011f9a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8011f9e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8011fa2:	005b      	lsls	r3, r3, #1
 8011fa4:	0c1a      	lsrs	r2, r3, #16
 8011fa6:	687b      	ldr	r3, [r7, #4]
 8011fa8:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos);
 8011faa:	4b06      	ldr	r3, [pc, #24]	; (8011fc4 <HAL_RCC_GetOscConfig+0x124>)
 8011fac:	685b      	ldr	r3, [r3, #4]
 8011fae:	0e1b      	lsrs	r3, r3, #24
 8011fb0:	f003 020f 	and.w	r2, r3, #15
 8011fb4:	687b      	ldr	r3, [r7, #4]
 8011fb6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8011fb8:	bf00      	nop
 8011fba:	370c      	adds	r7, #12
 8011fbc:	46bd      	mov	sp, r7
 8011fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fc2:	4770      	bx	lr
 8011fc4:	40023800 	.word	0x40023800

08011fc8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8011fc8:	b480      	push	{r7}
 8011fca:	b083      	sub	sp, #12
 8011fcc:	af00      	add	r7, sp, #0
 8011fce:	6078      	str	r0, [r7, #4]
 8011fd0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8011fd2:	687b      	ldr	r3, [r7, #4]
 8011fd4:	220f      	movs	r2, #15
 8011fd6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8011fd8:	4b12      	ldr	r3, [pc, #72]	; (8012024 <HAL_RCC_GetClockConfig+0x5c>)
 8011fda:	689b      	ldr	r3, [r3, #8]
 8011fdc:	f003 0203 	and.w	r2, r3, #3
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8011fe4:	4b0f      	ldr	r3, [pc, #60]	; (8012024 <HAL_RCC_GetClockConfig+0x5c>)
 8011fe6:	689b      	ldr	r3, [r3, #8]
 8011fe8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8011ff0:	4b0c      	ldr	r3, [pc, #48]	; (8012024 <HAL_RCC_GetClockConfig+0x5c>)
 8011ff2:	689b      	ldr	r3, [r3, #8]
 8011ff4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8011ff8:	687b      	ldr	r3, [r7, #4]
 8011ffa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8011ffc:	4b09      	ldr	r3, [pc, #36]	; (8012024 <HAL_RCC_GetClockConfig+0x5c>)
 8011ffe:	689b      	ldr	r3, [r3, #8]
 8012000:	08db      	lsrs	r3, r3, #3
 8012002:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 801200a:	4b07      	ldr	r3, [pc, #28]	; (8012028 <HAL_RCC_GetClockConfig+0x60>)
 801200c:	681b      	ldr	r3, [r3, #0]
 801200e:	f003 0207 	and.w	r2, r3, #7
 8012012:	683b      	ldr	r3, [r7, #0]
 8012014:	601a      	str	r2, [r3, #0]
}
 8012016:	bf00      	nop
 8012018:	370c      	adds	r7, #12
 801201a:	46bd      	mov	sp, r7
 801201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012020:	4770      	bx	lr
 8012022:	bf00      	nop
 8012024:	40023800 	.word	0x40023800
 8012028:	40023c00 	.word	0x40023c00

0801202c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 801202c:	b580      	push	{r7, lr}
 801202e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8012030:	4b06      	ldr	r3, [pc, #24]	; (801204c <HAL_RCC_NMI_IRQHandler+0x20>)
 8012032:	68db      	ldr	r3, [r3, #12]
 8012034:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012038:	2b80      	cmp	r3, #128	; 0x80
 801203a:	d104      	bne.n	8012046 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 801203c:	f000 f80a 	bl	8012054 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8012040:	4b03      	ldr	r3, [pc, #12]	; (8012050 <HAL_RCC_NMI_IRQHandler+0x24>)
 8012042:	2280      	movs	r2, #128	; 0x80
 8012044:	701a      	strb	r2, [r3, #0]
  }
}
 8012046:	bf00      	nop
 8012048:	bd80      	pop	{r7, pc}
 801204a:	bf00      	nop
 801204c:	40023800 	.word	0x40023800
 8012050:	4002380e 	.word	0x4002380e

08012054 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8012054:	b480      	push	{r7}
 8012056:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8012058:	bf00      	nop
 801205a:	46bd      	mov	sp, r7
 801205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012060:	4770      	bx	lr

08012062 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8012062:	b580      	push	{r7, lr}
 8012064:	b086      	sub	sp, #24
 8012066:	af00      	add	r7, sp, #0
 8012068:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 801206a:	2300      	movs	r3, #0
 801206c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 801206e:	2300      	movs	r3, #0
 8012070:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	681b      	ldr	r3, [r3, #0]
 8012076:	f003 0301 	and.w	r3, r3, #1
 801207a:	2b00      	cmp	r3, #0
 801207c:	d105      	bne.n	801208a <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	681b      	ldr	r3, [r3, #0]
 8012082:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8012086:	2b00      	cmp	r3, #0
 8012088:	d035      	beq.n	80120f6 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 801208a:	4b62      	ldr	r3, [pc, #392]	; (8012214 <HAL_RCCEx_PeriphCLKConfig+0x1b2>)
 801208c:	2200      	movs	r2, #0
 801208e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8012090:	f7f4 f982 	bl	8006398 <HAL_GetTick>
 8012094:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8012096:	e008      	b.n	80120aa <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8012098:	f7f4 f97e 	bl	8006398 <HAL_GetTick>
 801209c:	4602      	mov	r2, r0
 801209e:	697b      	ldr	r3, [r7, #20]
 80120a0:	1ad3      	subs	r3, r2, r3
 80120a2:	2b02      	cmp	r3, #2
 80120a4:	d901      	bls.n	80120aa <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80120a6:	2303      	movs	r3, #3
 80120a8:	e0b0      	b.n	801220c <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80120aa:	4b5b      	ldr	r3, [pc, #364]	; (8012218 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80120b2:	2b00      	cmp	r3, #0
 80120b4:	d1f0      	bne.n	8012098 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	685b      	ldr	r3, [r3, #4]
 80120ba:	019a      	lsls	r2, r3, #6
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	689b      	ldr	r3, [r3, #8]
 80120c0:	071b      	lsls	r3, r3, #28
 80120c2:	4955      	ldr	r1, [pc, #340]	; (8012218 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 80120c4:	4313      	orrs	r3, r2
 80120c6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80120ca:	4b52      	ldr	r3, [pc, #328]	; (8012214 <HAL_RCCEx_PeriphCLKConfig+0x1b2>)
 80120cc:	2201      	movs	r2, #1
 80120ce:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80120d0:	f7f4 f962 	bl	8006398 <HAL_GetTick>
 80120d4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80120d6:	e008      	b.n	80120ea <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80120d8:	f7f4 f95e 	bl	8006398 <HAL_GetTick>
 80120dc:	4602      	mov	r2, r0
 80120de:	697b      	ldr	r3, [r7, #20]
 80120e0:	1ad3      	subs	r3, r2, r3
 80120e2:	2b02      	cmp	r3, #2
 80120e4:	d901      	bls.n	80120ea <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80120e6:	2303      	movs	r3, #3
 80120e8:	e090      	b.n	801220c <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80120ea:	4b4b      	ldr	r3, [pc, #300]	; (8012218 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 80120ec:	681b      	ldr	r3, [r3, #0]
 80120ee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d0f0      	beq.n	80120d8 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	681b      	ldr	r3, [r3, #0]
 80120fa:	f003 0302 	and.w	r3, r3, #2
 80120fe:	2b00      	cmp	r3, #0
 8012100:	f000 8083 	beq.w	801220a <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8012104:	2300      	movs	r3, #0
 8012106:	60fb      	str	r3, [r7, #12]
 8012108:	4b43      	ldr	r3, [pc, #268]	; (8012218 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 801210a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801210c:	4a42      	ldr	r2, [pc, #264]	; (8012218 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 801210e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012112:	6413      	str	r3, [r2, #64]	; 0x40
 8012114:	4b40      	ldr	r3, [pc, #256]	; (8012218 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012118:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801211c:	60fb      	str	r3, [r7, #12]
 801211e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8012120:	4b3e      	ldr	r3, [pc, #248]	; (801221c <HAL_RCCEx_PeriphCLKConfig+0x1ba>)
 8012122:	681b      	ldr	r3, [r3, #0]
 8012124:	4a3d      	ldr	r2, [pc, #244]	; (801221c <HAL_RCCEx_PeriphCLKConfig+0x1ba>)
 8012126:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801212a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 801212c:	f7f4 f934 	bl	8006398 <HAL_GetTick>
 8012130:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8012132:	e008      	b.n	8012146 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8012134:	f7f4 f930 	bl	8006398 <HAL_GetTick>
 8012138:	4602      	mov	r2, r0
 801213a:	697b      	ldr	r3, [r7, #20]
 801213c:	1ad3      	subs	r3, r2, r3
 801213e:	2b02      	cmp	r3, #2
 8012140:	d901      	bls.n	8012146 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8012142:	2303      	movs	r3, #3
 8012144:	e062      	b.n	801220c <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8012146:	4b35      	ldr	r3, [pc, #212]	; (801221c <HAL_RCCEx_PeriphCLKConfig+0x1ba>)
 8012148:	681b      	ldr	r3, [r3, #0]
 801214a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801214e:	2b00      	cmp	r3, #0
 8012150:	d0f0      	beq.n	8012134 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8012152:	4b31      	ldr	r3, [pc, #196]	; (8012218 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012156:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801215a:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 801215c:	693b      	ldr	r3, [r7, #16]
 801215e:	2b00      	cmp	r3, #0
 8012160:	d02f      	beq.n	80121c2 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8012162:	687b      	ldr	r3, [r7, #4]
 8012164:	68db      	ldr	r3, [r3, #12]
 8012166:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801216a:	693a      	ldr	r2, [r7, #16]
 801216c:	429a      	cmp	r2, r3
 801216e:	d028      	beq.n	80121c2 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8012170:	4b29      	ldr	r3, [pc, #164]	; (8012218 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012172:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012174:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012178:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 801217a:	4b29      	ldr	r3, [pc, #164]	; (8012220 <HAL_RCCEx_PeriphCLKConfig+0x1be>)
 801217c:	2201      	movs	r2, #1
 801217e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8012180:	4b27      	ldr	r3, [pc, #156]	; (8012220 <HAL_RCCEx_PeriphCLKConfig+0x1be>)
 8012182:	2200      	movs	r2, #0
 8012184:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8012186:	4a24      	ldr	r2, [pc, #144]	; (8012218 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012188:	693b      	ldr	r3, [r7, #16]
 801218a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 801218c:	4b22      	ldr	r3, [pc, #136]	; (8012218 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 801218e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012190:	f003 0301 	and.w	r3, r3, #1
 8012194:	2b01      	cmp	r3, #1
 8012196:	d114      	bne.n	80121c2 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8012198:	f7f4 f8fe 	bl	8006398 <HAL_GetTick>
 801219c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801219e:	e00a      	b.n	80121b6 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80121a0:	f7f4 f8fa 	bl	8006398 <HAL_GetTick>
 80121a4:	4602      	mov	r2, r0
 80121a6:	697b      	ldr	r3, [r7, #20]
 80121a8:	1ad3      	subs	r3, r2, r3
 80121aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80121ae:	4293      	cmp	r3, r2
 80121b0:	d901      	bls.n	80121b6 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80121b2:	2303      	movs	r3, #3
 80121b4:	e02a      	b.n	801220c <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80121b6:	4b18      	ldr	r3, [pc, #96]	; (8012218 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 80121b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80121ba:	f003 0302 	and.w	r3, r3, #2
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d0ee      	beq.n	80121a0 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80121c2:	687b      	ldr	r3, [r7, #4]
 80121c4:	68db      	ldr	r3, [r3, #12]
 80121c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80121ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80121ce:	d10d      	bne.n	80121ec <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80121d0:	4b11      	ldr	r3, [pc, #68]	; (8012218 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 80121d2:	689b      	ldr	r3, [r3, #8]
 80121d4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	68db      	ldr	r3, [r3, #12]
 80121dc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80121e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80121e4:	490c      	ldr	r1, [pc, #48]	; (8012218 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 80121e6:	4313      	orrs	r3, r2
 80121e8:	608b      	str	r3, [r1, #8]
 80121ea:	e005      	b.n	80121f8 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80121ec:	4b0a      	ldr	r3, [pc, #40]	; (8012218 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 80121ee:	689b      	ldr	r3, [r3, #8]
 80121f0:	4a09      	ldr	r2, [pc, #36]	; (8012218 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 80121f2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80121f6:	6093      	str	r3, [r2, #8]
 80121f8:	4b07      	ldr	r3, [pc, #28]	; (8012218 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 80121fa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	68db      	ldr	r3, [r3, #12]
 8012200:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8012204:	4904      	ldr	r1, [pc, #16]	; (8012218 <HAL_RCCEx_PeriphCLKConfig+0x1b6>)
 8012206:	4313      	orrs	r3, r2
 8012208:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 801220a:	2300      	movs	r3, #0
}
 801220c:	4618      	mov	r0, r3
 801220e:	3718      	adds	r7, #24
 8012210:	46bd      	mov	sp, r7
 8012212:	bd80      	pop	{r7, pc}
 8012214:	42470068 	.word	0x42470068
 8012218:	40023800 	.word	0x40023800
 801221c:	40007000 	.word	0x40007000
 8012220:	42470e40 	.word	0x42470e40

08012224 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8012224:	b480      	push	{r7}
 8012226:	b085      	sub	sp, #20
 8012228:	af00      	add	r7, sp, #0
 801222a:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	2203      	movs	r2, #3
 8012230:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8012232:	4b11      	ldr	r3, [pc, #68]	; (8012278 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8012234:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012238:	099b      	lsrs	r3, r3, #6
 801223a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8012242:	4b0d      	ldr	r3, [pc, #52]	; (8012278 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8012244:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012248:	0f1b      	lsrs	r3, r3, #28
 801224a:	f003 0207 	and.w	r2, r3, #7
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8012252:	4b09      	ldr	r3, [pc, #36]	; (8012278 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8012254:	689b      	ldr	r3, [r3, #8]
 8012256:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 801225a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 801225c:	4b06      	ldr	r3, [pc, #24]	; (8012278 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 801225e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012260:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8012264:	68fb      	ldr	r3, [r7, #12]
 8012266:	431a      	orrs	r2, r3
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 801226c:	bf00      	nop
 801226e:	3714      	adds	r7, #20
 8012270:	46bd      	mov	sp, r7
 8012272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012276:	4770      	bx	lr
 8012278:	40023800 	.word	0x40023800

0801227c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 801227c:	b480      	push	{r7}
 801227e:	b087      	sub	sp, #28
 8012280:	af00      	add	r7, sp, #0
 8012282:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8012284:	2300      	movs	r3, #0
 8012286:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8012288:	2300      	movs	r3, #0
 801228a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 801228c:	2300      	movs	r3, #0
 801228e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8012290:	2300      	movs	r3, #0
 8012292:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	2b01      	cmp	r3, #1
 8012298:	d13e      	bne.n	8012318 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 801229a:	4b23      	ldr	r3, [pc, #140]	; (8012328 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 801229c:	689b      	ldr	r3, [r3, #8]
 801229e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80122a2:	60fb      	str	r3, [r7, #12]
 80122a4:	68fb      	ldr	r3, [r7, #12]
 80122a6:	2b00      	cmp	r3, #0
 80122a8:	d005      	beq.n	80122b6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80122aa:	68fb      	ldr	r3, [r7, #12]
 80122ac:	2b01      	cmp	r3, #1
 80122ae:	d12f      	bne.n	8012310 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80122b0:	4b1e      	ldr	r3, [pc, #120]	; (801232c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80122b2:	617b      	str	r3, [r7, #20]
          break;
 80122b4:	e02f      	b.n	8012316 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80122b6:	4b1c      	ldr	r3, [pc, #112]	; (8012328 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80122b8:	685b      	ldr	r3, [r3, #4]
 80122ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80122be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80122c2:	d108      	bne.n	80122d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80122c4:	4b18      	ldr	r3, [pc, #96]	; (8012328 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80122c6:	685b      	ldr	r3, [r3, #4]
 80122c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80122cc:	4a18      	ldr	r2, [pc, #96]	; (8012330 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80122ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80122d2:	613b      	str	r3, [r7, #16]
 80122d4:	e007      	b.n	80122e6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80122d6:	4b14      	ldr	r3, [pc, #80]	; (8012328 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80122d8:	685b      	ldr	r3, [r3, #4]
 80122da:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80122de:	4a15      	ldr	r2, [pc, #84]	; (8012334 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80122e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80122e4:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80122e6:	4b10      	ldr	r3, [pc, #64]	; (8012328 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80122e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80122ec:	099b      	lsrs	r3, r3, #6
 80122ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80122f2:	693b      	ldr	r3, [r7, #16]
 80122f4:	fb02 f303 	mul.w	r3, r2, r3
 80122f8:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80122fa:	4b0b      	ldr	r3, [pc, #44]	; (8012328 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80122fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012300:	0f1b      	lsrs	r3, r3, #28
 8012302:	f003 0307 	and.w	r3, r3, #7
 8012306:	68ba      	ldr	r2, [r7, #8]
 8012308:	fbb2 f3f3 	udiv	r3, r2, r3
 801230c:	617b      	str	r3, [r7, #20]
          break;
 801230e:	e002      	b.n	8012316 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8012310:	2300      	movs	r3, #0
 8012312:	617b      	str	r3, [r7, #20]
          break;
 8012314:	bf00      	nop
        }
      }
      break;
 8012316:	bf00      	nop
    }
  }
  return frequency;
 8012318:	697b      	ldr	r3, [r7, #20]
}
 801231a:	4618      	mov	r0, r3
 801231c:	371c      	adds	r7, #28
 801231e:	46bd      	mov	sp, r7
 8012320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012324:	4770      	bx	lr
 8012326:	bf00      	nop
 8012328:	40023800 	.word	0x40023800
 801232c:	00bb8000 	.word	0x00bb8000
 8012330:	007a1200 	.word	0x007a1200
 8012334:	00f42400 	.word	0x00f42400

08012338 <HAL_RCCEx_EnablePLLI2S>:
  * @param  PLLI2SInit  pointer to an RCC_PLLI2SInitTypeDef structure that
  *         contains the configuration information for the PLLI2S
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef  *PLLI2SInit)
{
 8012338:	b580      	push	{r7, lr}
 801233a:	b084      	sub	sp, #16
 801233c:	af00      	add	r7, sp, #0
 801233e:	6078      	str	r0, [r7, #4]
#if defined(RCC_PLLI2SCFGR_PLLI2SQ)
  assert_param(IS_RCC_PLLI2SQ_VALUE(PLLI2SInit->PLLI2SQ));
#endif /* RCC_PLLI2SCFGR_PLLI2SQ */

  /* Disable the PLLI2S */
  __HAL_RCC_PLLI2S_DISABLE();
 8012340:	4b1d      	ldr	r3, [pc, #116]	; (80123b8 <HAL_RCCEx_EnablePLLI2S+0x80>)
 8012342:	2200      	movs	r2, #0
 8012344:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is disabled */
  tickstart = HAL_GetTick();
 8012346:	f7f4 f827 	bl	8006398 <HAL_GetTick>
 801234a:	60f8      	str	r0, [r7, #12]
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) != RESET)
 801234c:	e008      	b.n	8012360 <HAL_RCCEx_EnablePLLI2S+0x28>
  {
    if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 801234e:	f7f4 f823 	bl	8006398 <HAL_GetTick>
 8012352:	4602      	mov	r2, r0
 8012354:	68fb      	ldr	r3, [r7, #12]
 8012356:	1ad3      	subs	r3, r2, r3
 8012358:	2b02      	cmp	r3, #2
 801235a:	d901      	bls.n	8012360 <HAL_RCCEx_EnablePLLI2S+0x28>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 801235c:	2303      	movs	r3, #3
 801235e:	e026      	b.n	80123ae <HAL_RCCEx_EnablePLLI2S+0x76>
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) != RESET)
 8012360:	4b16      	ldr	r3, [pc, #88]	; (80123bc <HAL_RCCEx_EnablePLLI2S+0x84>)
 8012362:	681b      	ldr	r3, [r3, #0]
 8012364:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8012368:	2b00      	cmp	r3, #0
 801236a:	d1f0      	bne.n	801234e <HAL_RCCEx_EnablePLLI2S+0x16>
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PLLI2SInit->PLLI2SM, PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SR);
#else
  /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x PLLI2SN */
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SR);
 801236c:	687b      	ldr	r3, [r7, #4]
 801236e:	681b      	ldr	r3, [r3, #0]
 8012370:	019a      	lsls	r2, r3, #6
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	685b      	ldr	r3, [r3, #4]
 8012376:	071b      	lsls	r3, r3, #28
 8012378:	4910      	ldr	r1, [pc, #64]	; (80123bc <HAL_RCCEx_EnablePLLI2S+0x84>)
 801237a:	4313      	orrs	r3, r2
 801237c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F446xx */

  /* Enable the PLLI2S */
  __HAL_RCC_PLLI2S_ENABLE();
 8012380:	4b0d      	ldr	r3, [pc, #52]	; (80123b8 <HAL_RCCEx_EnablePLLI2S+0x80>)
 8012382:	2201      	movs	r2, #1
 8012384:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is ready */
  tickstart = HAL_GetTick();
 8012386:	f7f4 f807 	bl	8006398 <HAL_GetTick>
 801238a:	60f8      	str	r0, [r7, #12]
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) == RESET)
 801238c:	e008      	b.n	80123a0 <HAL_RCCEx_EnablePLLI2S+0x68>
  {
    if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 801238e:	f7f4 f803 	bl	8006398 <HAL_GetTick>
 8012392:	4602      	mov	r2, r0
 8012394:	68fb      	ldr	r3, [r7, #12]
 8012396:	1ad3      	subs	r3, r2, r3
 8012398:	2b02      	cmp	r3, #2
 801239a:	d901      	bls.n	80123a0 <HAL_RCCEx_EnablePLLI2S+0x68>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 801239c:	2303      	movs	r3, #3
 801239e:	e006      	b.n	80123ae <HAL_RCCEx_EnablePLLI2S+0x76>
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) == RESET)
 80123a0:	4b06      	ldr	r3, [pc, #24]	; (80123bc <HAL_RCCEx_EnablePLLI2S+0x84>)
 80123a2:	681b      	ldr	r3, [r3, #0]
 80123a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d0f0      	beq.n	801238e <HAL_RCCEx_EnablePLLI2S+0x56>
    }
  }

 return HAL_OK;
 80123ac:	2300      	movs	r3, #0
}
 80123ae:	4618      	mov	r0, r3
 80123b0:	3710      	adds	r7, #16
 80123b2:	46bd      	mov	sp, r7
 80123b4:	bd80      	pop	{r7, pc}
 80123b6:	bf00      	nop
 80123b8:	42470068 	.word	0x42470068
 80123bc:	40023800 	.word	0x40023800

080123c0 <HAL_RCCEx_DisablePLLI2S>:
/**
  * @brief  Disable PLLI2S.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisablePLLI2S(void)
{
 80123c0:	b580      	push	{r7, lr}
 80123c2:	b082      	sub	sp, #8
 80123c4:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Disable the PLLI2S */
  __HAL_RCC_PLLI2S_DISABLE();
 80123c6:	4b0d      	ldr	r3, [pc, #52]	; (80123fc <HAL_RCCEx_DisablePLLI2S+0x3c>)
 80123c8:	2200      	movs	r2, #0
 80123ca:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is disabled */
  tickstart = HAL_GetTick();
 80123cc:	f7f3 ffe4 	bl	8006398 <HAL_GetTick>
 80123d0:	6078      	str	r0, [r7, #4]
  while(READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 80123d2:	e008      	b.n	80123e6 <HAL_RCCEx_DisablePLLI2S+0x26>
  {
    if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80123d4:	f7f3 ffe0 	bl	8006398 <HAL_GetTick>
 80123d8:	4602      	mov	r2, r0
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	1ad3      	subs	r3, r2, r3
 80123de:	2b02      	cmp	r3, #2
 80123e0:	d901      	bls.n	80123e6 <HAL_RCCEx_DisablePLLI2S+0x26>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 80123e2:	2303      	movs	r3, #3
 80123e4:	e006      	b.n	80123f4 <HAL_RCCEx_DisablePLLI2S+0x34>
  while(READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 80123e6:	4b06      	ldr	r3, [pc, #24]	; (8012400 <HAL_RCCEx_DisablePLLI2S+0x40>)
 80123e8:	681b      	ldr	r3, [r3, #0]
 80123ea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	d1f0      	bne.n	80123d4 <HAL_RCCEx_DisablePLLI2S+0x14>
    }
  }

  return HAL_OK;
 80123f2:	2300      	movs	r3, #0
}
 80123f4:	4618      	mov	r0, r3
 80123f6:	3708      	adds	r7, #8
 80123f8:	46bd      	mov	sp, r7
 80123fa:	bd80      	pop	{r7, pc}
 80123fc:	42470068 	.word	0x42470068
 8012400:	40023800 	.word	0x40023800

08012404 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8012404:	b580      	push	{r7, lr}
 8012406:	b082      	sub	sp, #8
 8012408:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 801240a:	f7f3 ffc5 	bl	8006398 <HAL_GetTick>
 801240e:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8012410:	4b5d      	ldr	r3, [pc, #372]	; (8012588 <HAL_RCC_DeInit+0x184>)
 8012412:	681b      	ldr	r3, [r3, #0]
 8012414:	4a5c      	ldr	r2, [pc, #368]	; (8012588 <HAL_RCC_DeInit+0x184>)
 8012416:	f043 0301 	orr.w	r3, r3, #1
 801241a:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 801241c:	e008      	b.n	8012430 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801241e:	f7f3 ffbb 	bl	8006398 <HAL_GetTick>
 8012422:	4602      	mov	r2, r0
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	1ad3      	subs	r3, r2, r3
 8012428:	2b02      	cmp	r3, #2
 801242a:	d901      	bls.n	8012430 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 801242c:	2303      	movs	r3, #3
 801242e:	e0a7      	b.n	8012580 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8012430:	4b55      	ldr	r3, [pc, #340]	; (8012588 <HAL_RCC_DeInit+0x184>)
 8012432:	681b      	ldr	r3, [r3, #0]
 8012434:	f003 0302 	and.w	r3, r3, #2
 8012438:	2b00      	cmp	r3, #0
 801243a:	d0f0      	beq.n	801241e <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 801243c:	4b52      	ldr	r3, [pc, #328]	; (8012588 <HAL_RCC_DeInit+0x184>)
 801243e:	681b      	ldr	r3, [r3, #0]
 8012440:	4a51      	ldr	r2, [pc, #324]	; (8012588 <HAL_RCC_DeInit+0x184>)
 8012442:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012446:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8012448:	f7f3 ffa6 	bl	8006398 <HAL_GetTick>
 801244c:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 801244e:	4b4e      	ldr	r3, [pc, #312]	; (8012588 <HAL_RCC_DeInit+0x184>)
 8012450:	2200      	movs	r2, #0
 8012452:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8012454:	e00a      	b.n	801246c <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8012456:	f7f3 ff9f 	bl	8006398 <HAL_GetTick>
 801245a:	4602      	mov	r2, r0
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	1ad3      	subs	r3, r2, r3
 8012460:	f241 3288 	movw	r2, #5000	; 0x1388
 8012464:	4293      	cmp	r3, r2
 8012466:	d901      	bls.n	801246c <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8012468:	2303      	movs	r3, #3
 801246a:	e089      	b.n	8012580 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 801246c:	4b46      	ldr	r3, [pc, #280]	; (8012588 <HAL_RCC_DeInit+0x184>)
 801246e:	689b      	ldr	r3, [r3, #8]
 8012470:	f003 030c 	and.w	r3, r3, #12
 8012474:	2b00      	cmp	r3, #0
 8012476:	d1ee      	bne.n	8012456 <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8012478:	f7f3 ff8e 	bl	8006398 <HAL_GetTick>
 801247c:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 801247e:	4b42      	ldr	r3, [pc, #264]	; (8012588 <HAL_RCC_DeInit+0x184>)
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	4a41      	ldr	r2, [pc, #260]	; (8012588 <HAL_RCC_DeInit+0x184>)
 8012484:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 8012488:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 801248a:	e008      	b.n	801249e <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801248c:	f7f3 ff84 	bl	8006398 <HAL_GetTick>
 8012490:	4602      	mov	r2, r0
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	1ad3      	subs	r3, r2, r3
 8012496:	2b64      	cmp	r3, #100	; 0x64
 8012498:	d901      	bls.n	801249e <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 801249a:	2303      	movs	r3, #3
 801249c:	e070      	b.n	8012580 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 801249e:	4b3a      	ldr	r3, [pc, #232]	; (8012588 <HAL_RCC_DeInit+0x184>)
 80124a0:	681b      	ldr	r3, [r3, #0]
 80124a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80124a6:	2b00      	cmp	r3, #0
 80124a8:	d1f0      	bne.n	801248c <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80124aa:	f7f3 ff75 	bl	8006398 <HAL_GetTick>
 80124ae:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80124b0:	4b35      	ldr	r3, [pc, #212]	; (8012588 <HAL_RCC_DeInit+0x184>)
 80124b2:	681b      	ldr	r3, [r3, #0]
 80124b4:	4a34      	ldr	r2, [pc, #208]	; (8012588 <HAL_RCC_DeInit+0x184>)
 80124b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80124ba:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80124bc:	e008      	b.n	80124d0 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80124be:	f7f3 ff6b 	bl	8006398 <HAL_GetTick>
 80124c2:	4602      	mov	r2, r0
 80124c4:	687b      	ldr	r3, [r7, #4]
 80124c6:	1ad3      	subs	r3, r2, r3
 80124c8:	2b02      	cmp	r3, #2
 80124ca:	d901      	bls.n	80124d0 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 80124cc:	2303      	movs	r3, #3
 80124ce:	e057      	b.n	8012580 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80124d0:	4b2d      	ldr	r3, [pc, #180]	; (8012588 <HAL_RCC_DeInit+0x184>)
 80124d2:	681b      	ldr	r3, [r3, #0]
 80124d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80124d8:	2b00      	cmp	r3, #0
 80124da:	d1f0      	bne.n	80124be <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80124dc:	f7f3 ff5c 	bl	8006398 <HAL_GetTick>
 80124e0:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 80124e2:	4b29      	ldr	r3, [pc, #164]	; (8012588 <HAL_RCC_DeInit+0x184>)
 80124e4:	681b      	ldr	r3, [r3, #0]
 80124e6:	4a28      	ldr	r2, [pc, #160]	; (8012588 <HAL_RCC_DeInit+0x184>)
 80124e8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80124ec:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 80124ee:	e008      	b.n	8012502 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80124f0:	f7f3 ff52 	bl	8006398 <HAL_GetTick>
 80124f4:	4602      	mov	r2, r0
 80124f6:	687b      	ldr	r3, [r7, #4]
 80124f8:	1ad3      	subs	r3, r2, r3
 80124fa:	2b02      	cmp	r3, #2
 80124fc:	d901      	bls.n	8012502 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 80124fe:	2303      	movs	r3, #3
 8012500:	e03e      	b.n	8012580 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8012502:	4b21      	ldr	r3, [pc, #132]	; (8012588 <HAL_RCC_DeInit+0x184>)
 8012504:	681b      	ldr	r3, [r3, #0]
 8012506:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801250a:	2b00      	cmp	r3, #0
 801250c:	d1f0      	bne.n	80124f0 <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 801250e:	4b1e      	ldr	r3, [pc, #120]	; (8012588 <HAL_RCC_DeInit+0x184>)
 8012510:	4a1e      	ldr	r2, [pc, #120]	; (801258c <HAL_RCC_DeInit+0x188>)
 8012512:	605a      	str	r2, [r3, #4]
  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8012514:	4b1c      	ldr	r3, [pc, #112]	; (8012588 <HAL_RCC_DeInit+0x184>)
 8012516:	4a1e      	ldr	r2, [pc, #120]	; (8012590 <HAL_RCC_DeInit+0x18c>)
 8012518:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 801251c:	4b1a      	ldr	r3, [pc, #104]	; (8012588 <HAL_RCC_DeInit+0x184>)
 801251e:	68db      	ldr	r3, [r3, #12]
 8012520:	4a19      	ldr	r2, [pc, #100]	; (8012588 <HAL_RCC_DeInit+0x184>)
 8012522:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8012526:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8012528:	4b17      	ldr	r3, [pc, #92]	; (8012588 <HAL_RCC_DeInit+0x184>)
 801252a:	68db      	ldr	r3, [r3, #12]
 801252c:	4a16      	ldr	r2, [pc, #88]	; (8012588 <HAL_RCC_DeInit+0x184>)
 801252e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8012532:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 8012534:	4b14      	ldr	r3, [pc, #80]	; (8012588 <HAL_RCC_DeInit+0x184>)
 8012536:	68db      	ldr	r3, [r3, #12]
 8012538:	4a13      	ldr	r2, [pc, #76]	; (8012588 <HAL_RCC_DeInit+0x184>)
 801253a:	f443 031f 	orr.w	r3, r3, #10420224	; 0x9f0000
 801253e:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8012540:	4b11      	ldr	r3, [pc, #68]	; (8012588 <HAL_RCC_DeInit+0x184>)
 8012542:	68db      	ldr	r3, [r3, #12]
 8012544:	4a10      	ldr	r2, [pc, #64]	; (8012588 <HAL_RCC_DeInit+0x184>)
 8012546:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 801254a:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 801254c:	4b0e      	ldr	r3, [pc, #56]	; (8012588 <HAL_RCC_DeInit+0x184>)
 801254e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012550:	4a0d      	ldr	r2, [pc, #52]	; (8012588 <HAL_RCC_DeInit+0x184>)
 8012552:	f023 0301 	bic.w	r3, r3, #1
 8012556:	6753      	str	r3, [r2, #116]	; 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8012558:	4b0b      	ldr	r3, [pc, #44]	; (8012588 <HAL_RCC_DeInit+0x184>)
 801255a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801255c:	4a0a      	ldr	r2, [pc, #40]	; (8012588 <HAL_RCC_DeInit+0x184>)
 801255e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8012562:	6753      	str	r3, [r2, #116]	; 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8012564:	4b0b      	ldr	r3, [pc, #44]	; (8012594 <HAL_RCC_DeInit+0x190>)
 8012566:	4a0c      	ldr	r2, [pc, #48]	; (8012598 <HAL_RCC_DeInit+0x194>)
 8012568:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 801256a:	4b0c      	ldr	r3, [pc, #48]	; (801259c <HAL_RCC_DeInit+0x198>)
 801256c:	681b      	ldr	r3, [r3, #0]
 801256e:	4618      	mov	r0, r3
 8012570:	f7f3 fecd 	bl	800630e <HAL_InitTick>
 8012574:	4603      	mov	r3, r0
 8012576:	2b00      	cmp	r3, #0
 8012578:	d001      	beq.n	801257e <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 801257a:	2301      	movs	r3, #1
 801257c:	e000      	b.n	8012580 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 801257e:	2300      	movs	r3, #0
  }
}
 8012580:	4618      	mov	r0, r3
 8012582:	3708      	adds	r7, #8
 8012584:	46bd      	mov	sp, r7
 8012586:	bd80      	pop	{r7, pc}
 8012588:	40023800 	.word	0x40023800
 801258c:	04003010 	.word	0x04003010
 8012590:	20003000 	.word	0x20003000
 8012594:	20000058 	.word	0x20000058
 8012598:	00f42400 	.word	0x00f42400
 801259c:	2000005c 	.word	0x2000005c

080125a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80125a0:	b580      	push	{r7, lr}
 80125a2:	b082      	sub	sp, #8
 80125a4:	af00      	add	r7, sp, #0
 80125a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	2b00      	cmp	r3, #0
 80125ac:	d101      	bne.n	80125b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80125ae:	2301      	movs	r3, #1
 80125b0:	e07b      	b.n	80126aa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80125b2:	687b      	ldr	r3, [r7, #4]
 80125b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d108      	bne.n	80125cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80125ba:	687b      	ldr	r3, [r7, #4]
 80125bc:	685b      	ldr	r3, [r3, #4]
 80125be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80125c2:	d009      	beq.n	80125d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80125c4:	687b      	ldr	r3, [r7, #4]
 80125c6:	2200      	movs	r2, #0
 80125c8:	61da      	str	r2, [r3, #28]
 80125ca:	e005      	b.n	80125d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	2200      	movs	r2, #0
 80125d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	2200      	movs	r2, #0
 80125d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	2200      	movs	r2, #0
 80125dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80125de:	687b      	ldr	r3, [r7, #4]
 80125e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80125e4:	b2db      	uxtb	r3, r3
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	d106      	bne.n	80125f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	2200      	movs	r2, #0
 80125ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80125f2:	6878      	ldr	r0, [r7, #4]
 80125f4:	f7f3 f860 	bl	80056b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80125f8:	687b      	ldr	r3, [r7, #4]
 80125fa:	2202      	movs	r2, #2
 80125fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	681b      	ldr	r3, [r3, #0]
 8012604:	681a      	ldr	r2, [r3, #0]
 8012606:	687b      	ldr	r3, [r7, #4]
 8012608:	681b      	ldr	r3, [r3, #0]
 801260a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801260e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	685b      	ldr	r3, [r3, #4]
 8012614:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	689b      	ldr	r3, [r3, #8]
 801261c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8012620:	431a      	orrs	r2, r3
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	68db      	ldr	r3, [r3, #12]
 8012626:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801262a:	431a      	orrs	r2, r3
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	691b      	ldr	r3, [r3, #16]
 8012630:	f003 0302 	and.w	r3, r3, #2
 8012634:	431a      	orrs	r2, r3
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	695b      	ldr	r3, [r3, #20]
 801263a:	f003 0301 	and.w	r3, r3, #1
 801263e:	431a      	orrs	r2, r3
 8012640:	687b      	ldr	r3, [r7, #4]
 8012642:	699b      	ldr	r3, [r3, #24]
 8012644:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8012648:	431a      	orrs	r2, r3
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	69db      	ldr	r3, [r3, #28]
 801264e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8012652:	431a      	orrs	r2, r3
 8012654:	687b      	ldr	r3, [r7, #4]
 8012656:	6a1b      	ldr	r3, [r3, #32]
 8012658:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801265c:	ea42 0103 	orr.w	r1, r2, r3
 8012660:	687b      	ldr	r3, [r7, #4]
 8012662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012664:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	681b      	ldr	r3, [r3, #0]
 801266c:	430a      	orrs	r2, r1
 801266e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	699b      	ldr	r3, [r3, #24]
 8012674:	0c1b      	lsrs	r3, r3, #16
 8012676:	f003 0104 	and.w	r1, r3, #4
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801267e:	f003 0210 	and.w	r2, r3, #16
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	681b      	ldr	r3, [r3, #0]
 8012686:	430a      	orrs	r2, r1
 8012688:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 801268a:	687b      	ldr	r3, [r7, #4]
 801268c:	681b      	ldr	r3, [r3, #0]
 801268e:	69da      	ldr	r2, [r3, #28]
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	681b      	ldr	r3, [r3, #0]
 8012694:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8012698:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	2200      	movs	r2, #0
 801269e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	2201      	movs	r2, #1
 80126a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80126a8:	2300      	movs	r3, #0
}
 80126aa:	4618      	mov	r0, r3
 80126ac:	3708      	adds	r7, #8
 80126ae:	46bd      	mov	sp, r7
 80126b0:	bd80      	pop	{r7, pc}

080126b2 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80126b2:	b580      	push	{r7, lr}
 80126b4:	b082      	sub	sp, #8
 80126b6:	af00      	add	r7, sp, #0
 80126b8:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	2b00      	cmp	r3, #0
 80126be:	d101      	bne.n	80126c4 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80126c0:	2301      	movs	r3, #1
 80126c2:	e01a      	b.n	80126fa <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	2202      	movs	r2, #2
 80126c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	681b      	ldr	r3, [r3, #0]
 80126d0:	681a      	ldr	r2, [r3, #0]
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	681b      	ldr	r3, [r3, #0]
 80126d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80126da:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80126dc:	6878      	ldr	r0, [r7, #4]
 80126de:	f7f3 f923 	bl	8005928 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	2200      	movs	r2, #0
 80126e6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	2200      	movs	r2, #0
 80126ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	2200      	movs	r2, #0
 80126f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80126f8:	2300      	movs	r3, #0
}
 80126fa:	4618      	mov	r0, r3
 80126fc:	3708      	adds	r7, #8
 80126fe:	46bd      	mov	sp, r7
 8012700:	bd80      	pop	{r7, pc}

08012702 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8012702:	b580      	push	{r7, lr}
 8012704:	b088      	sub	sp, #32
 8012706:	af00      	add	r7, sp, #0
 8012708:	60f8      	str	r0, [r7, #12]
 801270a:	60b9      	str	r1, [r7, #8]
 801270c:	603b      	str	r3, [r7, #0]
 801270e:	4613      	mov	r3, r2
 8012710:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8012712:	2300      	movs	r3, #0
 8012714:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8012716:	68fb      	ldr	r3, [r7, #12]
 8012718:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801271c:	2b01      	cmp	r3, #1
 801271e:	d101      	bne.n	8012724 <HAL_SPI_Transmit+0x22>
 8012720:	2302      	movs	r3, #2
 8012722:	e126      	b.n	8012972 <HAL_SPI_Transmit+0x270>
 8012724:	68fb      	ldr	r3, [r7, #12]
 8012726:	2201      	movs	r2, #1
 8012728:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801272c:	f7f3 fe34 	bl	8006398 <HAL_GetTick>
 8012730:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8012732:	88fb      	ldrh	r3, [r7, #6]
 8012734:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8012736:	68fb      	ldr	r3, [r7, #12]
 8012738:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801273c:	b2db      	uxtb	r3, r3
 801273e:	2b01      	cmp	r3, #1
 8012740:	d002      	beq.n	8012748 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8012742:	2302      	movs	r3, #2
 8012744:	77fb      	strb	r3, [r7, #31]
    goto error;
 8012746:	e10b      	b.n	8012960 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8012748:	68bb      	ldr	r3, [r7, #8]
 801274a:	2b00      	cmp	r3, #0
 801274c:	d002      	beq.n	8012754 <HAL_SPI_Transmit+0x52>
 801274e:	88fb      	ldrh	r3, [r7, #6]
 8012750:	2b00      	cmp	r3, #0
 8012752:	d102      	bne.n	801275a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8012754:	2301      	movs	r3, #1
 8012756:	77fb      	strb	r3, [r7, #31]
    goto error;
 8012758:	e102      	b.n	8012960 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 801275a:	68fb      	ldr	r3, [r7, #12]
 801275c:	2203      	movs	r2, #3
 801275e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012762:	68fb      	ldr	r3, [r7, #12]
 8012764:	2200      	movs	r2, #0
 8012766:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8012768:	68fb      	ldr	r3, [r7, #12]
 801276a:	68ba      	ldr	r2, [r7, #8]
 801276c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 801276e:	68fb      	ldr	r3, [r7, #12]
 8012770:	88fa      	ldrh	r2, [r7, #6]
 8012772:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8012774:	68fb      	ldr	r3, [r7, #12]
 8012776:	88fa      	ldrh	r2, [r7, #6]
 8012778:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 801277a:	68fb      	ldr	r3, [r7, #12]
 801277c:	2200      	movs	r2, #0
 801277e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8012780:	68fb      	ldr	r3, [r7, #12]
 8012782:	2200      	movs	r2, #0
 8012784:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8012786:	68fb      	ldr	r3, [r7, #12]
 8012788:	2200      	movs	r2, #0
 801278a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 801278c:	68fb      	ldr	r3, [r7, #12]
 801278e:	2200      	movs	r2, #0
 8012790:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8012792:	68fb      	ldr	r3, [r7, #12]
 8012794:	2200      	movs	r2, #0
 8012796:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012798:	68fb      	ldr	r3, [r7, #12]
 801279a:	689b      	ldr	r3, [r3, #8]
 801279c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80127a0:	d10f      	bne.n	80127c2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80127a2:	68fb      	ldr	r3, [r7, #12]
 80127a4:	681b      	ldr	r3, [r3, #0]
 80127a6:	681a      	ldr	r2, [r3, #0]
 80127a8:	68fb      	ldr	r3, [r7, #12]
 80127aa:	681b      	ldr	r3, [r3, #0]
 80127ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80127b0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80127b2:	68fb      	ldr	r3, [r7, #12]
 80127b4:	681b      	ldr	r3, [r3, #0]
 80127b6:	681a      	ldr	r2, [r3, #0]
 80127b8:	68fb      	ldr	r3, [r7, #12]
 80127ba:	681b      	ldr	r3, [r3, #0]
 80127bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80127c0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80127c2:	68fb      	ldr	r3, [r7, #12]
 80127c4:	681b      	ldr	r3, [r3, #0]
 80127c6:	681b      	ldr	r3, [r3, #0]
 80127c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80127cc:	2b40      	cmp	r3, #64	; 0x40
 80127ce:	d007      	beq.n	80127e0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80127d0:	68fb      	ldr	r3, [r7, #12]
 80127d2:	681b      	ldr	r3, [r3, #0]
 80127d4:	681a      	ldr	r2, [r3, #0]
 80127d6:	68fb      	ldr	r3, [r7, #12]
 80127d8:	681b      	ldr	r3, [r3, #0]
 80127da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80127de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80127e0:	68fb      	ldr	r3, [r7, #12]
 80127e2:	68db      	ldr	r3, [r3, #12]
 80127e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80127e8:	d14b      	bne.n	8012882 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80127ea:	68fb      	ldr	r3, [r7, #12]
 80127ec:	685b      	ldr	r3, [r3, #4]
 80127ee:	2b00      	cmp	r3, #0
 80127f0:	d002      	beq.n	80127f8 <HAL_SPI_Transmit+0xf6>
 80127f2:	8afb      	ldrh	r3, [r7, #22]
 80127f4:	2b01      	cmp	r3, #1
 80127f6:	d13e      	bne.n	8012876 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80127f8:	68fb      	ldr	r3, [r7, #12]
 80127fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80127fc:	881a      	ldrh	r2, [r3, #0]
 80127fe:	68fb      	ldr	r3, [r7, #12]
 8012800:	681b      	ldr	r3, [r3, #0]
 8012802:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8012804:	68fb      	ldr	r3, [r7, #12]
 8012806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012808:	1c9a      	adds	r2, r3, #2
 801280a:	68fb      	ldr	r3, [r7, #12]
 801280c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 801280e:	68fb      	ldr	r3, [r7, #12]
 8012810:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012812:	b29b      	uxth	r3, r3
 8012814:	3b01      	subs	r3, #1
 8012816:	b29a      	uxth	r2, r3
 8012818:	68fb      	ldr	r3, [r7, #12]
 801281a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 801281c:	e02b      	b.n	8012876 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 801281e:	68fb      	ldr	r3, [r7, #12]
 8012820:	681b      	ldr	r3, [r3, #0]
 8012822:	689b      	ldr	r3, [r3, #8]
 8012824:	f003 0302 	and.w	r3, r3, #2
 8012828:	2b02      	cmp	r3, #2
 801282a:	d112      	bne.n	8012852 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 801282c:	68fb      	ldr	r3, [r7, #12]
 801282e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012830:	881a      	ldrh	r2, [r3, #0]
 8012832:	68fb      	ldr	r3, [r7, #12]
 8012834:	681b      	ldr	r3, [r3, #0]
 8012836:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8012838:	68fb      	ldr	r3, [r7, #12]
 801283a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801283c:	1c9a      	adds	r2, r3, #2
 801283e:	68fb      	ldr	r3, [r7, #12]
 8012840:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8012842:	68fb      	ldr	r3, [r7, #12]
 8012844:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012846:	b29b      	uxth	r3, r3
 8012848:	3b01      	subs	r3, #1
 801284a:	b29a      	uxth	r2, r3
 801284c:	68fb      	ldr	r3, [r7, #12]
 801284e:	86da      	strh	r2, [r3, #54]	; 0x36
 8012850:	e011      	b.n	8012876 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012852:	f7f3 fda1 	bl	8006398 <HAL_GetTick>
 8012856:	4602      	mov	r2, r0
 8012858:	69bb      	ldr	r3, [r7, #24]
 801285a:	1ad3      	subs	r3, r2, r3
 801285c:	683a      	ldr	r2, [r7, #0]
 801285e:	429a      	cmp	r2, r3
 8012860:	d803      	bhi.n	801286a <HAL_SPI_Transmit+0x168>
 8012862:	683b      	ldr	r3, [r7, #0]
 8012864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012868:	d102      	bne.n	8012870 <HAL_SPI_Transmit+0x16e>
 801286a:	683b      	ldr	r3, [r7, #0]
 801286c:	2b00      	cmp	r3, #0
 801286e:	d102      	bne.n	8012876 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8012870:	2303      	movs	r3, #3
 8012872:	77fb      	strb	r3, [r7, #31]
          goto error;
 8012874:	e074      	b.n	8012960 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8012876:	68fb      	ldr	r3, [r7, #12]
 8012878:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801287a:	b29b      	uxth	r3, r3
 801287c:	2b00      	cmp	r3, #0
 801287e:	d1ce      	bne.n	801281e <HAL_SPI_Transmit+0x11c>
 8012880:	e04c      	b.n	801291c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012882:	68fb      	ldr	r3, [r7, #12]
 8012884:	685b      	ldr	r3, [r3, #4]
 8012886:	2b00      	cmp	r3, #0
 8012888:	d002      	beq.n	8012890 <HAL_SPI_Transmit+0x18e>
 801288a:	8afb      	ldrh	r3, [r7, #22]
 801288c:	2b01      	cmp	r3, #1
 801288e:	d140      	bne.n	8012912 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8012890:	68fb      	ldr	r3, [r7, #12]
 8012892:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012894:	68fb      	ldr	r3, [r7, #12]
 8012896:	681b      	ldr	r3, [r3, #0]
 8012898:	330c      	adds	r3, #12
 801289a:	7812      	ldrb	r2, [r2, #0]
 801289c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 801289e:	68fb      	ldr	r3, [r7, #12]
 80128a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80128a2:	1c5a      	adds	r2, r3, #1
 80128a4:	68fb      	ldr	r3, [r7, #12]
 80128a6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80128a8:	68fb      	ldr	r3, [r7, #12]
 80128aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80128ac:	b29b      	uxth	r3, r3
 80128ae:	3b01      	subs	r3, #1
 80128b0:	b29a      	uxth	r2, r3
 80128b2:	68fb      	ldr	r3, [r7, #12]
 80128b4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80128b6:	e02c      	b.n	8012912 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80128b8:	68fb      	ldr	r3, [r7, #12]
 80128ba:	681b      	ldr	r3, [r3, #0]
 80128bc:	689b      	ldr	r3, [r3, #8]
 80128be:	f003 0302 	and.w	r3, r3, #2
 80128c2:	2b02      	cmp	r3, #2
 80128c4:	d113      	bne.n	80128ee <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80128c6:	68fb      	ldr	r3, [r7, #12]
 80128c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80128ca:	68fb      	ldr	r3, [r7, #12]
 80128cc:	681b      	ldr	r3, [r3, #0]
 80128ce:	330c      	adds	r3, #12
 80128d0:	7812      	ldrb	r2, [r2, #0]
 80128d2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80128d4:	68fb      	ldr	r3, [r7, #12]
 80128d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80128d8:	1c5a      	adds	r2, r3, #1
 80128da:	68fb      	ldr	r3, [r7, #12]
 80128dc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80128de:	68fb      	ldr	r3, [r7, #12]
 80128e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80128e2:	b29b      	uxth	r3, r3
 80128e4:	3b01      	subs	r3, #1
 80128e6:	b29a      	uxth	r2, r3
 80128e8:	68fb      	ldr	r3, [r7, #12]
 80128ea:	86da      	strh	r2, [r3, #54]	; 0x36
 80128ec:	e011      	b.n	8012912 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80128ee:	f7f3 fd53 	bl	8006398 <HAL_GetTick>
 80128f2:	4602      	mov	r2, r0
 80128f4:	69bb      	ldr	r3, [r7, #24]
 80128f6:	1ad3      	subs	r3, r2, r3
 80128f8:	683a      	ldr	r2, [r7, #0]
 80128fa:	429a      	cmp	r2, r3
 80128fc:	d803      	bhi.n	8012906 <HAL_SPI_Transmit+0x204>
 80128fe:	683b      	ldr	r3, [r7, #0]
 8012900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012904:	d102      	bne.n	801290c <HAL_SPI_Transmit+0x20a>
 8012906:	683b      	ldr	r3, [r7, #0]
 8012908:	2b00      	cmp	r3, #0
 801290a:	d102      	bne.n	8012912 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 801290c:	2303      	movs	r3, #3
 801290e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8012910:	e026      	b.n	8012960 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8012912:	68fb      	ldr	r3, [r7, #12]
 8012914:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012916:	b29b      	uxth	r3, r3
 8012918:	2b00      	cmp	r3, #0
 801291a:	d1cd      	bne.n	80128b8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 801291c:	69ba      	ldr	r2, [r7, #24]
 801291e:	6839      	ldr	r1, [r7, #0]
 8012920:	68f8      	ldr	r0, [r7, #12]
 8012922:	f001 ff3e 	bl	80147a2 <SPI_EndRxTxTransaction>
 8012926:	4603      	mov	r3, r0
 8012928:	2b00      	cmp	r3, #0
 801292a:	d002      	beq.n	8012932 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 801292c:	68fb      	ldr	r3, [r7, #12]
 801292e:	2220      	movs	r2, #32
 8012930:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8012932:	68fb      	ldr	r3, [r7, #12]
 8012934:	689b      	ldr	r3, [r3, #8]
 8012936:	2b00      	cmp	r3, #0
 8012938:	d10a      	bne.n	8012950 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801293a:	2300      	movs	r3, #0
 801293c:	613b      	str	r3, [r7, #16]
 801293e:	68fb      	ldr	r3, [r7, #12]
 8012940:	681b      	ldr	r3, [r3, #0]
 8012942:	68db      	ldr	r3, [r3, #12]
 8012944:	613b      	str	r3, [r7, #16]
 8012946:	68fb      	ldr	r3, [r7, #12]
 8012948:	681b      	ldr	r3, [r3, #0]
 801294a:	689b      	ldr	r3, [r3, #8]
 801294c:	613b      	str	r3, [r7, #16]
 801294e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012950:	68fb      	ldr	r3, [r7, #12]
 8012952:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012954:	2b00      	cmp	r3, #0
 8012956:	d002      	beq.n	801295e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8012958:	2301      	movs	r3, #1
 801295a:	77fb      	strb	r3, [r7, #31]
 801295c:	e000      	b.n	8012960 <HAL_SPI_Transmit+0x25e>
  }

error:
 801295e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8012960:	68fb      	ldr	r3, [r7, #12]
 8012962:	2201      	movs	r2, #1
 8012964:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8012968:	68fb      	ldr	r3, [r7, #12]
 801296a:	2200      	movs	r2, #0
 801296c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8012970:	7ffb      	ldrb	r3, [r7, #31]
}
 8012972:	4618      	mov	r0, r3
 8012974:	3720      	adds	r7, #32
 8012976:	46bd      	mov	sp, r7
 8012978:	bd80      	pop	{r7, pc}

0801297a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801297a:	b580      	push	{r7, lr}
 801297c:	b088      	sub	sp, #32
 801297e:	af02      	add	r7, sp, #8
 8012980:	60f8      	str	r0, [r7, #12]
 8012982:	60b9      	str	r1, [r7, #8]
 8012984:	603b      	str	r3, [r7, #0]
 8012986:	4613      	mov	r3, r2
 8012988:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 801298a:	2300      	movs	r3, #0
 801298c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 801298e:	68fb      	ldr	r3, [r7, #12]
 8012990:	685b      	ldr	r3, [r3, #4]
 8012992:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012996:	d112      	bne.n	80129be <HAL_SPI_Receive+0x44>
 8012998:	68fb      	ldr	r3, [r7, #12]
 801299a:	689b      	ldr	r3, [r3, #8]
 801299c:	2b00      	cmp	r3, #0
 801299e:	d10e      	bne.n	80129be <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80129a0:	68fb      	ldr	r3, [r7, #12]
 80129a2:	2204      	movs	r2, #4
 80129a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80129a8:	88fa      	ldrh	r2, [r7, #6]
 80129aa:	683b      	ldr	r3, [r7, #0]
 80129ac:	9300      	str	r3, [sp, #0]
 80129ae:	4613      	mov	r3, r2
 80129b0:	68ba      	ldr	r2, [r7, #8]
 80129b2:	68b9      	ldr	r1, [r7, #8]
 80129b4:	68f8      	ldr	r0, [r7, #12]
 80129b6:	f000 f8f1 	bl	8012b9c <HAL_SPI_TransmitReceive>
 80129ba:	4603      	mov	r3, r0
 80129bc:	e0ea      	b.n	8012b94 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80129be:	68fb      	ldr	r3, [r7, #12]
 80129c0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80129c4:	2b01      	cmp	r3, #1
 80129c6:	d101      	bne.n	80129cc <HAL_SPI_Receive+0x52>
 80129c8:	2302      	movs	r3, #2
 80129ca:	e0e3      	b.n	8012b94 <HAL_SPI_Receive+0x21a>
 80129cc:	68fb      	ldr	r3, [r7, #12]
 80129ce:	2201      	movs	r2, #1
 80129d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80129d4:	f7f3 fce0 	bl	8006398 <HAL_GetTick>
 80129d8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80129da:	68fb      	ldr	r3, [r7, #12]
 80129dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80129e0:	b2db      	uxtb	r3, r3
 80129e2:	2b01      	cmp	r3, #1
 80129e4:	d002      	beq.n	80129ec <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80129e6:	2302      	movs	r3, #2
 80129e8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80129ea:	e0ca      	b.n	8012b82 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80129ec:	68bb      	ldr	r3, [r7, #8]
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	d002      	beq.n	80129f8 <HAL_SPI_Receive+0x7e>
 80129f2:	88fb      	ldrh	r3, [r7, #6]
 80129f4:	2b00      	cmp	r3, #0
 80129f6:	d102      	bne.n	80129fe <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80129f8:	2301      	movs	r3, #1
 80129fa:	75fb      	strb	r3, [r7, #23]
    goto error;
 80129fc:	e0c1      	b.n	8012b82 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80129fe:	68fb      	ldr	r3, [r7, #12]
 8012a00:	2204      	movs	r2, #4
 8012a02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012a06:	68fb      	ldr	r3, [r7, #12]
 8012a08:	2200      	movs	r2, #0
 8012a0a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8012a0c:	68fb      	ldr	r3, [r7, #12]
 8012a0e:	68ba      	ldr	r2, [r7, #8]
 8012a10:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8012a12:	68fb      	ldr	r3, [r7, #12]
 8012a14:	88fa      	ldrh	r2, [r7, #6]
 8012a16:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8012a18:	68fb      	ldr	r3, [r7, #12]
 8012a1a:	88fa      	ldrh	r2, [r7, #6]
 8012a1c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8012a1e:	68fb      	ldr	r3, [r7, #12]
 8012a20:	2200      	movs	r2, #0
 8012a22:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8012a24:	68fb      	ldr	r3, [r7, #12]
 8012a26:	2200      	movs	r2, #0
 8012a28:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8012a2a:	68fb      	ldr	r3, [r7, #12]
 8012a2c:	2200      	movs	r2, #0
 8012a2e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8012a30:	68fb      	ldr	r3, [r7, #12]
 8012a32:	2200      	movs	r2, #0
 8012a34:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8012a36:	68fb      	ldr	r3, [r7, #12]
 8012a38:	2200      	movs	r2, #0
 8012a3a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012a3c:	68fb      	ldr	r3, [r7, #12]
 8012a3e:	689b      	ldr	r3, [r3, #8]
 8012a40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012a44:	d10f      	bne.n	8012a66 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8012a46:	68fb      	ldr	r3, [r7, #12]
 8012a48:	681b      	ldr	r3, [r3, #0]
 8012a4a:	681a      	ldr	r2, [r3, #0]
 8012a4c:	68fb      	ldr	r3, [r7, #12]
 8012a4e:	681b      	ldr	r3, [r3, #0]
 8012a50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012a54:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8012a56:	68fb      	ldr	r3, [r7, #12]
 8012a58:	681b      	ldr	r3, [r3, #0]
 8012a5a:	681a      	ldr	r2, [r3, #0]
 8012a5c:	68fb      	ldr	r3, [r7, #12]
 8012a5e:	681b      	ldr	r3, [r3, #0]
 8012a60:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8012a64:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012a66:	68fb      	ldr	r3, [r7, #12]
 8012a68:	681b      	ldr	r3, [r3, #0]
 8012a6a:	681b      	ldr	r3, [r3, #0]
 8012a6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012a70:	2b40      	cmp	r3, #64	; 0x40
 8012a72:	d007      	beq.n	8012a84 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012a74:	68fb      	ldr	r3, [r7, #12]
 8012a76:	681b      	ldr	r3, [r3, #0]
 8012a78:	681a      	ldr	r2, [r3, #0]
 8012a7a:	68fb      	ldr	r3, [r7, #12]
 8012a7c:	681b      	ldr	r3, [r3, #0]
 8012a7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012a82:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8012a84:	68fb      	ldr	r3, [r7, #12]
 8012a86:	68db      	ldr	r3, [r3, #12]
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	d162      	bne.n	8012b52 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8012a8c:	e02e      	b.n	8012aec <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8012a8e:	68fb      	ldr	r3, [r7, #12]
 8012a90:	681b      	ldr	r3, [r3, #0]
 8012a92:	689b      	ldr	r3, [r3, #8]
 8012a94:	f003 0301 	and.w	r3, r3, #1
 8012a98:	2b01      	cmp	r3, #1
 8012a9a:	d115      	bne.n	8012ac8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8012a9c:	68fb      	ldr	r3, [r7, #12]
 8012a9e:	681b      	ldr	r3, [r3, #0]
 8012aa0:	f103 020c 	add.w	r2, r3, #12
 8012aa4:	68fb      	ldr	r3, [r7, #12]
 8012aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012aa8:	7812      	ldrb	r2, [r2, #0]
 8012aaa:	b2d2      	uxtb	r2, r2
 8012aac:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8012aae:	68fb      	ldr	r3, [r7, #12]
 8012ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012ab2:	1c5a      	adds	r2, r3, #1
 8012ab4:	68fb      	ldr	r3, [r7, #12]
 8012ab6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012ab8:	68fb      	ldr	r3, [r7, #12]
 8012aba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012abc:	b29b      	uxth	r3, r3
 8012abe:	3b01      	subs	r3, #1
 8012ac0:	b29a      	uxth	r2, r3
 8012ac2:	68fb      	ldr	r3, [r7, #12]
 8012ac4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8012ac6:	e011      	b.n	8012aec <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012ac8:	f7f3 fc66 	bl	8006398 <HAL_GetTick>
 8012acc:	4602      	mov	r2, r0
 8012ace:	693b      	ldr	r3, [r7, #16]
 8012ad0:	1ad3      	subs	r3, r2, r3
 8012ad2:	683a      	ldr	r2, [r7, #0]
 8012ad4:	429a      	cmp	r2, r3
 8012ad6:	d803      	bhi.n	8012ae0 <HAL_SPI_Receive+0x166>
 8012ad8:	683b      	ldr	r3, [r7, #0]
 8012ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012ade:	d102      	bne.n	8012ae6 <HAL_SPI_Receive+0x16c>
 8012ae0:	683b      	ldr	r3, [r7, #0]
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	d102      	bne.n	8012aec <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8012ae6:	2303      	movs	r3, #3
 8012ae8:	75fb      	strb	r3, [r7, #23]
          goto error;
 8012aea:	e04a      	b.n	8012b82 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8012aec:	68fb      	ldr	r3, [r7, #12]
 8012aee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012af0:	b29b      	uxth	r3, r3
 8012af2:	2b00      	cmp	r3, #0
 8012af4:	d1cb      	bne.n	8012a8e <HAL_SPI_Receive+0x114>
 8012af6:	e031      	b.n	8012b5c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8012af8:	68fb      	ldr	r3, [r7, #12]
 8012afa:	681b      	ldr	r3, [r3, #0]
 8012afc:	689b      	ldr	r3, [r3, #8]
 8012afe:	f003 0301 	and.w	r3, r3, #1
 8012b02:	2b01      	cmp	r3, #1
 8012b04:	d113      	bne.n	8012b2e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8012b06:	68fb      	ldr	r3, [r7, #12]
 8012b08:	681b      	ldr	r3, [r3, #0]
 8012b0a:	68da      	ldr	r2, [r3, #12]
 8012b0c:	68fb      	ldr	r3, [r7, #12]
 8012b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012b10:	b292      	uxth	r2, r2
 8012b12:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8012b14:	68fb      	ldr	r3, [r7, #12]
 8012b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012b18:	1c9a      	adds	r2, r3, #2
 8012b1a:	68fb      	ldr	r3, [r7, #12]
 8012b1c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012b1e:	68fb      	ldr	r3, [r7, #12]
 8012b20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012b22:	b29b      	uxth	r3, r3
 8012b24:	3b01      	subs	r3, #1
 8012b26:	b29a      	uxth	r2, r3
 8012b28:	68fb      	ldr	r3, [r7, #12]
 8012b2a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8012b2c:	e011      	b.n	8012b52 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012b2e:	f7f3 fc33 	bl	8006398 <HAL_GetTick>
 8012b32:	4602      	mov	r2, r0
 8012b34:	693b      	ldr	r3, [r7, #16]
 8012b36:	1ad3      	subs	r3, r2, r3
 8012b38:	683a      	ldr	r2, [r7, #0]
 8012b3a:	429a      	cmp	r2, r3
 8012b3c:	d803      	bhi.n	8012b46 <HAL_SPI_Receive+0x1cc>
 8012b3e:	683b      	ldr	r3, [r7, #0]
 8012b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b44:	d102      	bne.n	8012b4c <HAL_SPI_Receive+0x1d2>
 8012b46:	683b      	ldr	r3, [r7, #0]
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	d102      	bne.n	8012b52 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8012b4c:	2303      	movs	r3, #3
 8012b4e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8012b50:	e017      	b.n	8012b82 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8012b52:	68fb      	ldr	r3, [r7, #12]
 8012b54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012b56:	b29b      	uxth	r3, r3
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	d1cd      	bne.n	8012af8 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8012b5c:	693a      	ldr	r2, [r7, #16]
 8012b5e:	6839      	ldr	r1, [r7, #0]
 8012b60:	68f8      	ldr	r0, [r7, #12]
 8012b62:	f001 fdb9 	bl	80146d8 <SPI_EndRxTransaction>
 8012b66:	4603      	mov	r3, r0
 8012b68:	2b00      	cmp	r3, #0
 8012b6a:	d002      	beq.n	8012b72 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012b6c:	68fb      	ldr	r3, [r7, #12]
 8012b6e:	2220      	movs	r2, #32
 8012b70:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012b76:	2b00      	cmp	r3, #0
 8012b78:	d002      	beq.n	8012b80 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8012b7a:	2301      	movs	r3, #1
 8012b7c:	75fb      	strb	r3, [r7, #23]
 8012b7e:	e000      	b.n	8012b82 <HAL_SPI_Receive+0x208>
  }

error :
 8012b80:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8012b82:	68fb      	ldr	r3, [r7, #12]
 8012b84:	2201      	movs	r2, #1
 8012b86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8012b8a:	68fb      	ldr	r3, [r7, #12]
 8012b8c:	2200      	movs	r2, #0
 8012b8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8012b92:	7dfb      	ldrb	r3, [r7, #23]
}
 8012b94:	4618      	mov	r0, r3
 8012b96:	3718      	adds	r7, #24
 8012b98:	46bd      	mov	sp, r7
 8012b9a:	bd80      	pop	{r7, pc}

08012b9c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8012b9c:	b580      	push	{r7, lr}
 8012b9e:	b08c      	sub	sp, #48	; 0x30
 8012ba0:	af00      	add	r7, sp, #0
 8012ba2:	60f8      	str	r0, [r7, #12]
 8012ba4:	60b9      	str	r1, [r7, #8]
 8012ba6:	607a      	str	r2, [r7, #4]
 8012ba8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8012baa:	2301      	movs	r3, #1
 8012bac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8012bae:	2300      	movs	r3, #0
 8012bb0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8012bb4:	68fb      	ldr	r3, [r7, #12]
 8012bb6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8012bba:	2b01      	cmp	r3, #1
 8012bbc:	d101      	bne.n	8012bc2 <HAL_SPI_TransmitReceive+0x26>
 8012bbe:	2302      	movs	r3, #2
 8012bc0:	e18a      	b.n	8012ed8 <HAL_SPI_TransmitReceive+0x33c>
 8012bc2:	68fb      	ldr	r3, [r7, #12]
 8012bc4:	2201      	movs	r2, #1
 8012bc6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012bca:	f7f3 fbe5 	bl	8006398 <HAL_GetTick>
 8012bce:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8012bd0:	68fb      	ldr	r3, [r7, #12]
 8012bd2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012bd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8012bda:	68fb      	ldr	r3, [r7, #12]
 8012bdc:	685b      	ldr	r3, [r3, #4]
 8012bde:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8012be0:	887b      	ldrh	r3, [r7, #2]
 8012be2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8012be4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012be8:	2b01      	cmp	r3, #1
 8012bea:	d00f      	beq.n	8012c0c <HAL_SPI_TransmitReceive+0x70>
 8012bec:	69fb      	ldr	r3, [r7, #28]
 8012bee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012bf2:	d107      	bne.n	8012c04 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8012bf4:	68fb      	ldr	r3, [r7, #12]
 8012bf6:	689b      	ldr	r3, [r3, #8]
 8012bf8:	2b00      	cmp	r3, #0
 8012bfa:	d103      	bne.n	8012c04 <HAL_SPI_TransmitReceive+0x68>
 8012bfc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012c00:	2b04      	cmp	r3, #4
 8012c02:	d003      	beq.n	8012c0c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8012c04:	2302      	movs	r3, #2
 8012c06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8012c0a:	e15b      	b.n	8012ec4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8012c0c:	68bb      	ldr	r3, [r7, #8]
 8012c0e:	2b00      	cmp	r3, #0
 8012c10:	d005      	beq.n	8012c1e <HAL_SPI_TransmitReceive+0x82>
 8012c12:	687b      	ldr	r3, [r7, #4]
 8012c14:	2b00      	cmp	r3, #0
 8012c16:	d002      	beq.n	8012c1e <HAL_SPI_TransmitReceive+0x82>
 8012c18:	887b      	ldrh	r3, [r7, #2]
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	d103      	bne.n	8012c26 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8012c1e:	2301      	movs	r3, #1
 8012c20:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8012c24:	e14e      	b.n	8012ec4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8012c26:	68fb      	ldr	r3, [r7, #12]
 8012c28:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012c2c:	b2db      	uxtb	r3, r3
 8012c2e:	2b04      	cmp	r3, #4
 8012c30:	d003      	beq.n	8012c3a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8012c32:	68fb      	ldr	r3, [r7, #12]
 8012c34:	2205      	movs	r2, #5
 8012c36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012c3a:	68fb      	ldr	r3, [r7, #12]
 8012c3c:	2200      	movs	r2, #0
 8012c3e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8012c40:	68fb      	ldr	r3, [r7, #12]
 8012c42:	687a      	ldr	r2, [r7, #4]
 8012c44:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8012c46:	68fb      	ldr	r3, [r7, #12]
 8012c48:	887a      	ldrh	r2, [r7, #2]
 8012c4a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8012c4c:	68fb      	ldr	r3, [r7, #12]
 8012c4e:	887a      	ldrh	r2, [r7, #2]
 8012c50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8012c52:	68fb      	ldr	r3, [r7, #12]
 8012c54:	68ba      	ldr	r2, [r7, #8]
 8012c56:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8012c58:	68fb      	ldr	r3, [r7, #12]
 8012c5a:	887a      	ldrh	r2, [r7, #2]
 8012c5c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8012c5e:	68fb      	ldr	r3, [r7, #12]
 8012c60:	887a      	ldrh	r2, [r7, #2]
 8012c62:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8012c64:	68fb      	ldr	r3, [r7, #12]
 8012c66:	2200      	movs	r2, #0
 8012c68:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8012c6a:	68fb      	ldr	r3, [r7, #12]
 8012c6c:	2200      	movs	r2, #0
 8012c6e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012c70:	68fb      	ldr	r3, [r7, #12]
 8012c72:	681b      	ldr	r3, [r3, #0]
 8012c74:	681b      	ldr	r3, [r3, #0]
 8012c76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012c7a:	2b40      	cmp	r3, #64	; 0x40
 8012c7c:	d007      	beq.n	8012c8e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012c7e:	68fb      	ldr	r3, [r7, #12]
 8012c80:	681b      	ldr	r3, [r3, #0]
 8012c82:	681a      	ldr	r2, [r3, #0]
 8012c84:	68fb      	ldr	r3, [r7, #12]
 8012c86:	681b      	ldr	r3, [r3, #0]
 8012c88:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012c8c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8012c8e:	68fb      	ldr	r3, [r7, #12]
 8012c90:	68db      	ldr	r3, [r3, #12]
 8012c92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012c96:	d178      	bne.n	8012d8a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012c98:	68fb      	ldr	r3, [r7, #12]
 8012c9a:	685b      	ldr	r3, [r3, #4]
 8012c9c:	2b00      	cmp	r3, #0
 8012c9e:	d002      	beq.n	8012ca6 <HAL_SPI_TransmitReceive+0x10a>
 8012ca0:	8b7b      	ldrh	r3, [r7, #26]
 8012ca2:	2b01      	cmp	r3, #1
 8012ca4:	d166      	bne.n	8012d74 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8012ca6:	68fb      	ldr	r3, [r7, #12]
 8012ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012caa:	881a      	ldrh	r2, [r3, #0]
 8012cac:	68fb      	ldr	r3, [r7, #12]
 8012cae:	681b      	ldr	r3, [r3, #0]
 8012cb0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8012cb2:	68fb      	ldr	r3, [r7, #12]
 8012cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012cb6:	1c9a      	adds	r2, r3, #2
 8012cb8:	68fb      	ldr	r3, [r7, #12]
 8012cba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8012cbc:	68fb      	ldr	r3, [r7, #12]
 8012cbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012cc0:	b29b      	uxth	r3, r3
 8012cc2:	3b01      	subs	r3, #1
 8012cc4:	b29a      	uxth	r2, r3
 8012cc6:	68fb      	ldr	r3, [r7, #12]
 8012cc8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012cca:	e053      	b.n	8012d74 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8012ccc:	68fb      	ldr	r3, [r7, #12]
 8012cce:	681b      	ldr	r3, [r3, #0]
 8012cd0:	689b      	ldr	r3, [r3, #8]
 8012cd2:	f003 0302 	and.w	r3, r3, #2
 8012cd6:	2b02      	cmp	r3, #2
 8012cd8:	d11b      	bne.n	8012d12 <HAL_SPI_TransmitReceive+0x176>
 8012cda:	68fb      	ldr	r3, [r7, #12]
 8012cdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012cde:	b29b      	uxth	r3, r3
 8012ce0:	2b00      	cmp	r3, #0
 8012ce2:	d016      	beq.n	8012d12 <HAL_SPI_TransmitReceive+0x176>
 8012ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ce6:	2b01      	cmp	r3, #1
 8012ce8:	d113      	bne.n	8012d12 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8012cea:	68fb      	ldr	r3, [r7, #12]
 8012cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012cee:	881a      	ldrh	r2, [r3, #0]
 8012cf0:	68fb      	ldr	r3, [r7, #12]
 8012cf2:	681b      	ldr	r3, [r3, #0]
 8012cf4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8012cf6:	68fb      	ldr	r3, [r7, #12]
 8012cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012cfa:	1c9a      	adds	r2, r3, #2
 8012cfc:	68fb      	ldr	r3, [r7, #12]
 8012cfe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8012d00:	68fb      	ldr	r3, [r7, #12]
 8012d02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012d04:	b29b      	uxth	r3, r3
 8012d06:	3b01      	subs	r3, #1
 8012d08:	b29a      	uxth	r2, r3
 8012d0a:	68fb      	ldr	r3, [r7, #12]
 8012d0c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8012d0e:	2300      	movs	r3, #0
 8012d10:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8012d12:	68fb      	ldr	r3, [r7, #12]
 8012d14:	681b      	ldr	r3, [r3, #0]
 8012d16:	689b      	ldr	r3, [r3, #8]
 8012d18:	f003 0301 	and.w	r3, r3, #1
 8012d1c:	2b01      	cmp	r3, #1
 8012d1e:	d119      	bne.n	8012d54 <HAL_SPI_TransmitReceive+0x1b8>
 8012d20:	68fb      	ldr	r3, [r7, #12]
 8012d22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012d24:	b29b      	uxth	r3, r3
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	d014      	beq.n	8012d54 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8012d2a:	68fb      	ldr	r3, [r7, #12]
 8012d2c:	681b      	ldr	r3, [r3, #0]
 8012d2e:	68da      	ldr	r2, [r3, #12]
 8012d30:	68fb      	ldr	r3, [r7, #12]
 8012d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012d34:	b292      	uxth	r2, r2
 8012d36:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8012d38:	68fb      	ldr	r3, [r7, #12]
 8012d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012d3c:	1c9a      	adds	r2, r3, #2
 8012d3e:	68fb      	ldr	r3, [r7, #12]
 8012d40:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012d42:	68fb      	ldr	r3, [r7, #12]
 8012d44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012d46:	b29b      	uxth	r3, r3
 8012d48:	3b01      	subs	r3, #1
 8012d4a:	b29a      	uxth	r2, r3
 8012d4c:	68fb      	ldr	r3, [r7, #12]
 8012d4e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8012d50:	2301      	movs	r3, #1
 8012d52:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8012d54:	f7f3 fb20 	bl	8006398 <HAL_GetTick>
 8012d58:	4602      	mov	r2, r0
 8012d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d5c:	1ad3      	subs	r3, r2, r3
 8012d5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012d60:	429a      	cmp	r2, r3
 8012d62:	d807      	bhi.n	8012d74 <HAL_SPI_TransmitReceive+0x1d8>
 8012d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d6a:	d003      	beq.n	8012d74 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8012d6c:	2303      	movs	r3, #3
 8012d6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8012d72:	e0a7      	b.n	8012ec4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012d74:	68fb      	ldr	r3, [r7, #12]
 8012d76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012d78:	b29b      	uxth	r3, r3
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	d1a6      	bne.n	8012ccc <HAL_SPI_TransmitReceive+0x130>
 8012d7e:	68fb      	ldr	r3, [r7, #12]
 8012d80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012d82:	b29b      	uxth	r3, r3
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d1a1      	bne.n	8012ccc <HAL_SPI_TransmitReceive+0x130>
 8012d88:	e07c      	b.n	8012e84 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012d8a:	68fb      	ldr	r3, [r7, #12]
 8012d8c:	685b      	ldr	r3, [r3, #4]
 8012d8e:	2b00      	cmp	r3, #0
 8012d90:	d002      	beq.n	8012d98 <HAL_SPI_TransmitReceive+0x1fc>
 8012d92:	8b7b      	ldrh	r3, [r7, #26]
 8012d94:	2b01      	cmp	r3, #1
 8012d96:	d16b      	bne.n	8012e70 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8012d98:	68fb      	ldr	r3, [r7, #12]
 8012d9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012d9c:	68fb      	ldr	r3, [r7, #12]
 8012d9e:	681b      	ldr	r3, [r3, #0]
 8012da0:	330c      	adds	r3, #12
 8012da2:	7812      	ldrb	r2, [r2, #0]
 8012da4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8012da6:	68fb      	ldr	r3, [r7, #12]
 8012da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012daa:	1c5a      	adds	r2, r3, #1
 8012dac:	68fb      	ldr	r3, [r7, #12]
 8012dae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8012db0:	68fb      	ldr	r3, [r7, #12]
 8012db2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012db4:	b29b      	uxth	r3, r3
 8012db6:	3b01      	subs	r3, #1
 8012db8:	b29a      	uxth	r2, r3
 8012dba:	68fb      	ldr	r3, [r7, #12]
 8012dbc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012dbe:	e057      	b.n	8012e70 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8012dc0:	68fb      	ldr	r3, [r7, #12]
 8012dc2:	681b      	ldr	r3, [r3, #0]
 8012dc4:	689b      	ldr	r3, [r3, #8]
 8012dc6:	f003 0302 	and.w	r3, r3, #2
 8012dca:	2b02      	cmp	r3, #2
 8012dcc:	d11c      	bne.n	8012e08 <HAL_SPI_TransmitReceive+0x26c>
 8012dce:	68fb      	ldr	r3, [r7, #12]
 8012dd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012dd2:	b29b      	uxth	r3, r3
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	d017      	beq.n	8012e08 <HAL_SPI_TransmitReceive+0x26c>
 8012dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012dda:	2b01      	cmp	r3, #1
 8012ddc:	d114      	bne.n	8012e08 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8012dde:	68fb      	ldr	r3, [r7, #12]
 8012de0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012de2:	68fb      	ldr	r3, [r7, #12]
 8012de4:	681b      	ldr	r3, [r3, #0]
 8012de6:	330c      	adds	r3, #12
 8012de8:	7812      	ldrb	r2, [r2, #0]
 8012dea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8012dec:	68fb      	ldr	r3, [r7, #12]
 8012dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012df0:	1c5a      	adds	r2, r3, #1
 8012df2:	68fb      	ldr	r3, [r7, #12]
 8012df4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8012df6:	68fb      	ldr	r3, [r7, #12]
 8012df8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012dfa:	b29b      	uxth	r3, r3
 8012dfc:	3b01      	subs	r3, #1
 8012dfe:	b29a      	uxth	r2, r3
 8012e00:	68fb      	ldr	r3, [r7, #12]
 8012e02:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8012e04:	2300      	movs	r3, #0
 8012e06:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8012e08:	68fb      	ldr	r3, [r7, #12]
 8012e0a:	681b      	ldr	r3, [r3, #0]
 8012e0c:	689b      	ldr	r3, [r3, #8]
 8012e0e:	f003 0301 	and.w	r3, r3, #1
 8012e12:	2b01      	cmp	r3, #1
 8012e14:	d119      	bne.n	8012e4a <HAL_SPI_TransmitReceive+0x2ae>
 8012e16:	68fb      	ldr	r3, [r7, #12]
 8012e18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012e1a:	b29b      	uxth	r3, r3
 8012e1c:	2b00      	cmp	r3, #0
 8012e1e:	d014      	beq.n	8012e4a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8012e20:	68fb      	ldr	r3, [r7, #12]
 8012e22:	681b      	ldr	r3, [r3, #0]
 8012e24:	68da      	ldr	r2, [r3, #12]
 8012e26:	68fb      	ldr	r3, [r7, #12]
 8012e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012e2a:	b2d2      	uxtb	r2, r2
 8012e2c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8012e2e:	68fb      	ldr	r3, [r7, #12]
 8012e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012e32:	1c5a      	adds	r2, r3, #1
 8012e34:	68fb      	ldr	r3, [r7, #12]
 8012e36:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012e38:	68fb      	ldr	r3, [r7, #12]
 8012e3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012e3c:	b29b      	uxth	r3, r3
 8012e3e:	3b01      	subs	r3, #1
 8012e40:	b29a      	uxth	r2, r3
 8012e42:	68fb      	ldr	r3, [r7, #12]
 8012e44:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8012e46:	2301      	movs	r3, #1
 8012e48:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8012e4a:	f7f3 faa5 	bl	8006398 <HAL_GetTick>
 8012e4e:	4602      	mov	r2, r0
 8012e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e52:	1ad3      	subs	r3, r2, r3
 8012e54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012e56:	429a      	cmp	r2, r3
 8012e58:	d803      	bhi.n	8012e62 <HAL_SPI_TransmitReceive+0x2c6>
 8012e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012e60:	d102      	bne.n	8012e68 <HAL_SPI_TransmitReceive+0x2cc>
 8012e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	d103      	bne.n	8012e70 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8012e68:	2303      	movs	r3, #3
 8012e6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8012e6e:	e029      	b.n	8012ec4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012e70:	68fb      	ldr	r3, [r7, #12]
 8012e72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012e74:	b29b      	uxth	r3, r3
 8012e76:	2b00      	cmp	r3, #0
 8012e78:	d1a2      	bne.n	8012dc0 <HAL_SPI_TransmitReceive+0x224>
 8012e7a:	68fb      	ldr	r3, [r7, #12]
 8012e7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012e7e:	b29b      	uxth	r3, r3
 8012e80:	2b00      	cmp	r3, #0
 8012e82:	d19d      	bne.n	8012dc0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8012e84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012e86:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012e88:	68f8      	ldr	r0, [r7, #12]
 8012e8a:	f001 fc8a 	bl	80147a2 <SPI_EndRxTxTransaction>
 8012e8e:	4603      	mov	r3, r0
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d006      	beq.n	8012ea2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8012e94:	2301      	movs	r3, #1
 8012e96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012e9a:	68fb      	ldr	r3, [r7, #12]
 8012e9c:	2220      	movs	r2, #32
 8012e9e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8012ea0:	e010      	b.n	8012ec4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8012ea2:	68fb      	ldr	r3, [r7, #12]
 8012ea4:	689b      	ldr	r3, [r3, #8]
 8012ea6:	2b00      	cmp	r3, #0
 8012ea8:	d10b      	bne.n	8012ec2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8012eaa:	2300      	movs	r3, #0
 8012eac:	617b      	str	r3, [r7, #20]
 8012eae:	68fb      	ldr	r3, [r7, #12]
 8012eb0:	681b      	ldr	r3, [r3, #0]
 8012eb2:	68db      	ldr	r3, [r3, #12]
 8012eb4:	617b      	str	r3, [r7, #20]
 8012eb6:	68fb      	ldr	r3, [r7, #12]
 8012eb8:	681b      	ldr	r3, [r3, #0]
 8012eba:	689b      	ldr	r3, [r3, #8]
 8012ebc:	617b      	str	r3, [r7, #20]
 8012ebe:	697b      	ldr	r3, [r7, #20]
 8012ec0:	e000      	b.n	8012ec4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8012ec2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8012ec4:	68fb      	ldr	r3, [r7, #12]
 8012ec6:	2201      	movs	r2, #1
 8012ec8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8012ecc:	68fb      	ldr	r3, [r7, #12]
 8012ece:	2200      	movs	r2, #0
 8012ed0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8012ed4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8012ed8:	4618      	mov	r0, r3
 8012eda:	3730      	adds	r7, #48	; 0x30
 8012edc:	46bd      	mov	sp, r7
 8012ede:	bd80      	pop	{r7, pc}

08012ee0 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8012ee0:	b480      	push	{r7}
 8012ee2:	b087      	sub	sp, #28
 8012ee4:	af00      	add	r7, sp, #0
 8012ee6:	60f8      	str	r0, [r7, #12]
 8012ee8:	60b9      	str	r1, [r7, #8]
 8012eea:	4613      	mov	r3, r2
 8012eec:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8012eee:	2300      	movs	r3, #0
 8012ef0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8012ef2:	68fb      	ldr	r3, [r7, #12]
 8012ef4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8012ef8:	2b01      	cmp	r3, #1
 8012efa:	d101      	bne.n	8012f00 <HAL_SPI_Transmit_IT+0x20>
 8012efc:	2302      	movs	r3, #2
 8012efe:	e06f      	b.n	8012fe0 <HAL_SPI_Transmit_IT+0x100>
 8012f00:	68fb      	ldr	r3, [r7, #12]
 8012f02:	2201      	movs	r2, #1
 8012f04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8012f08:	68bb      	ldr	r3, [r7, #8]
 8012f0a:	2b00      	cmp	r3, #0
 8012f0c:	d002      	beq.n	8012f14 <HAL_SPI_Transmit_IT+0x34>
 8012f0e:	88fb      	ldrh	r3, [r7, #6]
 8012f10:	2b00      	cmp	r3, #0
 8012f12:	d102      	bne.n	8012f1a <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8012f14:	2301      	movs	r3, #1
 8012f16:	75fb      	strb	r3, [r7, #23]
    goto error;
 8012f18:	e05d      	b.n	8012fd6 <HAL_SPI_Transmit_IT+0xf6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8012f1a:	68fb      	ldr	r3, [r7, #12]
 8012f1c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012f20:	b2db      	uxtb	r3, r3
 8012f22:	2b01      	cmp	r3, #1
 8012f24:	d002      	beq.n	8012f2c <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8012f26:	2302      	movs	r3, #2
 8012f28:	75fb      	strb	r3, [r7, #23]
    goto error;
 8012f2a:	e054      	b.n	8012fd6 <HAL_SPI_Transmit_IT+0xf6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8012f2c:	68fb      	ldr	r3, [r7, #12]
 8012f2e:	2203      	movs	r2, #3
 8012f30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012f34:	68fb      	ldr	r3, [r7, #12]
 8012f36:	2200      	movs	r2, #0
 8012f38:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8012f3a:	68fb      	ldr	r3, [r7, #12]
 8012f3c:	68ba      	ldr	r2, [r7, #8]
 8012f3e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8012f40:	68fb      	ldr	r3, [r7, #12]
 8012f42:	88fa      	ldrh	r2, [r7, #6]
 8012f44:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8012f46:	68fb      	ldr	r3, [r7, #12]
 8012f48:	88fa      	ldrh	r2, [r7, #6]
 8012f4a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8012f4c:	68fb      	ldr	r3, [r7, #12]
 8012f4e:	2200      	movs	r2, #0
 8012f50:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8012f52:	68fb      	ldr	r3, [r7, #12]
 8012f54:	2200      	movs	r2, #0
 8012f56:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8012f58:	68fb      	ldr	r3, [r7, #12]
 8012f5a:	2200      	movs	r2, #0
 8012f5c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8012f5e:	68fb      	ldr	r3, [r7, #12]
 8012f60:	2200      	movs	r2, #0
 8012f62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8012f64:	68fb      	ldr	r3, [r7, #12]
 8012f66:	68db      	ldr	r3, [r3, #12]
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	d003      	beq.n	8012f74 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8012f6c:	68fb      	ldr	r3, [r7, #12]
 8012f6e:	4a1f      	ldr	r2, [pc, #124]	; (8012fec <HAL_SPI_Transmit_IT+0x10c>)
 8012f70:	645a      	str	r2, [r3, #68]	; 0x44
 8012f72:	e002      	b.n	8012f7a <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8012f74:	68fb      	ldr	r3, [r7, #12]
 8012f76:	4a1e      	ldr	r2, [pc, #120]	; (8012ff0 <HAL_SPI_Transmit_IT+0x110>)
 8012f78:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012f7a:	68fb      	ldr	r3, [r7, #12]
 8012f7c:	689b      	ldr	r3, [r3, #8]
 8012f7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012f82:	d10f      	bne.n	8012fa4 <HAL_SPI_Transmit_IT+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8012f84:	68fb      	ldr	r3, [r7, #12]
 8012f86:	681b      	ldr	r3, [r3, #0]
 8012f88:	681a      	ldr	r2, [r3, #0]
 8012f8a:	68fb      	ldr	r3, [r7, #12]
 8012f8c:	681b      	ldr	r3, [r3, #0]
 8012f8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012f92:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8012f94:	68fb      	ldr	r3, [r7, #12]
 8012f96:	681b      	ldr	r3, [r3, #0]
 8012f98:	681a      	ldr	r2, [r3, #0]
 8012f9a:	68fb      	ldr	r3, [r7, #12]
 8012f9c:	681b      	ldr	r3, [r3, #0]
 8012f9e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8012fa2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8012fa4:	68fb      	ldr	r3, [r7, #12]
 8012fa6:	681b      	ldr	r3, [r3, #0]
 8012fa8:	685a      	ldr	r2, [r3, #4]
 8012faa:	68fb      	ldr	r3, [r7, #12]
 8012fac:	681b      	ldr	r3, [r3, #0]
 8012fae:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8012fb2:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012fb4:	68fb      	ldr	r3, [r7, #12]
 8012fb6:	681b      	ldr	r3, [r3, #0]
 8012fb8:	681b      	ldr	r3, [r3, #0]
 8012fba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012fbe:	2b40      	cmp	r3, #64	; 0x40
 8012fc0:	d008      	beq.n	8012fd4 <HAL_SPI_Transmit_IT+0xf4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012fc2:	68fb      	ldr	r3, [r7, #12]
 8012fc4:	681b      	ldr	r3, [r3, #0]
 8012fc6:	681a      	ldr	r2, [r3, #0]
 8012fc8:	68fb      	ldr	r3, [r7, #12]
 8012fca:	681b      	ldr	r3, [r3, #0]
 8012fcc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012fd0:	601a      	str	r2, [r3, #0]
 8012fd2:	e000      	b.n	8012fd6 <HAL_SPI_Transmit_IT+0xf6>
  }

error :
 8012fd4:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8012fd6:	68fb      	ldr	r3, [r7, #12]
 8012fd8:	2200      	movs	r2, #0
 8012fda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8012fde:	7dfb      	ldrb	r3, [r7, #23]
}
 8012fe0:	4618      	mov	r0, r3
 8012fe2:	371c      	adds	r7, #28
 8012fe4:	46bd      	mov	sp, r7
 8012fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fea:	4770      	bx	lr
 8012fec:	08014585 	.word	0x08014585
 8012ff0:	0801453f 	.word	0x0801453f

08012ff4 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8012ff4:	b580      	push	{r7, lr}
 8012ff6:	b086      	sub	sp, #24
 8012ff8:	af00      	add	r7, sp, #0
 8012ffa:	60f8      	str	r0, [r7, #12]
 8012ffc:	60b9      	str	r1, [r7, #8]
 8012ffe:	4613      	mov	r3, r2
 8013000:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8013002:	2300      	movs	r3, #0
 8013004:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8013006:	68fb      	ldr	r3, [r7, #12]
 8013008:	689b      	ldr	r3, [r3, #8]
 801300a:	2b00      	cmp	r3, #0
 801300c:	d110      	bne.n	8013030 <HAL_SPI_Receive_IT+0x3c>
 801300e:	68fb      	ldr	r3, [r7, #12]
 8013010:	685b      	ldr	r3, [r3, #4]
 8013012:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8013016:	d10b      	bne.n	8013030 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8013018:	68fb      	ldr	r3, [r7, #12]
 801301a:	2204      	movs	r2, #4
 801301c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8013020:	88fb      	ldrh	r3, [r7, #6]
 8013022:	68ba      	ldr	r2, [r7, #8]
 8013024:	68b9      	ldr	r1, [r7, #8]
 8013026:	68f8      	ldr	r0, [r7, #12]
 8013028:	f000 f882 	bl	8013130 <HAL_SPI_TransmitReceive_IT>
 801302c:	4603      	mov	r3, r0
 801302e:	e076      	b.n	801311e <HAL_SPI_Receive_IT+0x12a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8013030:	68fb      	ldr	r3, [r7, #12]
 8013032:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8013036:	2b01      	cmp	r3, #1
 8013038:	d101      	bne.n	801303e <HAL_SPI_Receive_IT+0x4a>
 801303a:	2302      	movs	r3, #2
 801303c:	e06f      	b.n	801311e <HAL_SPI_Receive_IT+0x12a>
 801303e:	68fb      	ldr	r3, [r7, #12]
 8013040:	2201      	movs	r2, #1
 8013042:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8013046:	68fb      	ldr	r3, [r7, #12]
 8013048:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801304c:	b2db      	uxtb	r3, r3
 801304e:	2b01      	cmp	r3, #1
 8013050:	d002      	beq.n	8013058 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 8013052:	2302      	movs	r3, #2
 8013054:	75fb      	strb	r3, [r7, #23]
    goto error;
 8013056:	e05d      	b.n	8013114 <HAL_SPI_Receive_IT+0x120>
  }

  if ((pData == NULL) || (Size == 0U))
 8013058:	68bb      	ldr	r3, [r7, #8]
 801305a:	2b00      	cmp	r3, #0
 801305c:	d002      	beq.n	8013064 <HAL_SPI_Receive_IT+0x70>
 801305e:	88fb      	ldrh	r3, [r7, #6]
 8013060:	2b00      	cmp	r3, #0
 8013062:	d102      	bne.n	801306a <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 8013064:	2301      	movs	r3, #1
 8013066:	75fb      	strb	r3, [r7, #23]
    goto error;
 8013068:	e054      	b.n	8013114 <HAL_SPI_Receive_IT+0x120>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 801306a:	68fb      	ldr	r3, [r7, #12]
 801306c:	2204      	movs	r2, #4
 801306e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8013072:	68fb      	ldr	r3, [r7, #12]
 8013074:	2200      	movs	r2, #0
 8013076:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8013078:	68fb      	ldr	r3, [r7, #12]
 801307a:	68ba      	ldr	r2, [r7, #8]
 801307c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 801307e:	68fb      	ldr	r3, [r7, #12]
 8013080:	88fa      	ldrh	r2, [r7, #6]
 8013082:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8013084:	68fb      	ldr	r3, [r7, #12]
 8013086:	88fa      	ldrh	r2, [r7, #6]
 8013088:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 801308a:	68fb      	ldr	r3, [r7, #12]
 801308c:	2200      	movs	r2, #0
 801308e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8013090:	68fb      	ldr	r3, [r7, #12]
 8013092:	2200      	movs	r2, #0
 8013094:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8013096:	68fb      	ldr	r3, [r7, #12]
 8013098:	2200      	movs	r2, #0
 801309a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 801309c:	68fb      	ldr	r3, [r7, #12]
 801309e:	2200      	movs	r2, #0
 80130a0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80130a2:	68fb      	ldr	r3, [r7, #12]
 80130a4:	68db      	ldr	r3, [r3, #12]
 80130a6:	2b00      	cmp	r3, #0
 80130a8:	d003      	beq.n	80130b2 <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 80130aa:	68fb      	ldr	r3, [r7, #12]
 80130ac:	4a1e      	ldr	r2, [pc, #120]	; (8013128 <HAL_SPI_Receive_IT+0x134>)
 80130ae:	641a      	str	r2, [r3, #64]	; 0x40
 80130b0:	e002      	b.n	80130b8 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 80130b2:	68fb      	ldr	r3, [r7, #12]
 80130b4:	4a1d      	ldr	r2, [pc, #116]	; (801312c <HAL_SPI_Receive_IT+0x138>)
 80130b6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80130b8:	68fb      	ldr	r3, [r7, #12]
 80130ba:	689b      	ldr	r3, [r3, #8]
 80130bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80130c0:	d10f      	bne.n	80130e2 <HAL_SPI_Receive_IT+0xee>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80130c2:	68fb      	ldr	r3, [r7, #12]
 80130c4:	681b      	ldr	r3, [r3, #0]
 80130c6:	681a      	ldr	r2, [r3, #0]
 80130c8:	68fb      	ldr	r3, [r7, #12]
 80130ca:	681b      	ldr	r3, [r3, #0]
 80130cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80130d0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80130d2:	68fb      	ldr	r3, [r7, #12]
 80130d4:	681b      	ldr	r3, [r3, #0]
 80130d6:	681a      	ldr	r2, [r3, #0]
 80130d8:	68fb      	ldr	r3, [r7, #12]
 80130da:	681b      	ldr	r3, [r3, #0]
 80130dc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80130e0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80130e2:	68fb      	ldr	r3, [r7, #12]
 80130e4:	681b      	ldr	r3, [r3, #0]
 80130e6:	685a      	ldr	r2, [r3, #4]
 80130e8:	68fb      	ldr	r3, [r7, #12]
 80130ea:	681b      	ldr	r3, [r3, #0]
 80130ec:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80130f0:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80130f2:	68fb      	ldr	r3, [r7, #12]
 80130f4:	681b      	ldr	r3, [r3, #0]
 80130f6:	681b      	ldr	r3, [r3, #0]
 80130f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80130fc:	2b40      	cmp	r3, #64	; 0x40
 80130fe:	d008      	beq.n	8013112 <HAL_SPI_Receive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013100:	68fb      	ldr	r3, [r7, #12]
 8013102:	681b      	ldr	r3, [r3, #0]
 8013104:	681a      	ldr	r2, [r3, #0]
 8013106:	68fb      	ldr	r3, [r7, #12]
 8013108:	681b      	ldr	r3, [r3, #0]
 801310a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801310e:	601a      	str	r2, [r3, #0]
 8013110:	e000      	b.n	8013114 <HAL_SPI_Receive_IT+0x120>
  }

error :
 8013112:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8013114:	68fb      	ldr	r3, [r7, #12]
 8013116:	2200      	movs	r2, #0
 8013118:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 801311c:	7dfb      	ldrb	r3, [r7, #23]
}
 801311e:	4618      	mov	r0, r3
 8013120:	3718      	adds	r7, #24
 8013122:	46bd      	mov	sp, r7
 8013124:	bd80      	pop	{r7, pc}
 8013126:	bf00      	nop
 8013128:	080144f9 	.word	0x080144f9
 801312c:	080144af 	.word	0x080144af

08013130 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8013130:	b480      	push	{r7}
 8013132:	b087      	sub	sp, #28
 8013134:	af00      	add	r7, sp, #0
 8013136:	60f8      	str	r0, [r7, #12]
 8013138:	60b9      	str	r1, [r7, #8]
 801313a:	607a      	str	r2, [r7, #4]
 801313c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 801313e:	2300      	movs	r3, #0
 8013140:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8013142:	68fb      	ldr	r3, [r7, #12]
 8013144:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8013148:	2b01      	cmp	r3, #1
 801314a:	d101      	bne.n	8013150 <HAL_SPI_TransmitReceive_IT+0x20>
 801314c:	2302      	movs	r3, #2
 801314e:	e075      	b.n	801323c <HAL_SPI_TransmitReceive_IT+0x10c>
 8013150:	68fb      	ldr	r3, [r7, #12]
 8013152:	2201      	movs	r2, #1
 8013154:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8013158:	68fb      	ldr	r3, [r7, #12]
 801315a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801315e:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8013160:	68fb      	ldr	r3, [r7, #12]
 8013162:	685b      	ldr	r3, [r3, #4]
 8013164:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8013166:	7dbb      	ldrb	r3, [r7, #22]
 8013168:	2b01      	cmp	r3, #1
 801316a:	d00d      	beq.n	8013188 <HAL_SPI_TransmitReceive_IT+0x58>
 801316c:	693b      	ldr	r3, [r7, #16]
 801316e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8013172:	d106      	bne.n	8013182 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8013174:	68fb      	ldr	r3, [r7, #12]
 8013176:	689b      	ldr	r3, [r3, #8]
 8013178:	2b00      	cmp	r3, #0
 801317a:	d102      	bne.n	8013182 <HAL_SPI_TransmitReceive_IT+0x52>
 801317c:	7dbb      	ldrb	r3, [r7, #22]
 801317e:	2b04      	cmp	r3, #4
 8013180:	d002      	beq.n	8013188 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8013182:	2302      	movs	r3, #2
 8013184:	75fb      	strb	r3, [r7, #23]
    goto error;
 8013186:	e054      	b.n	8013232 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8013188:	68bb      	ldr	r3, [r7, #8]
 801318a:	2b00      	cmp	r3, #0
 801318c:	d005      	beq.n	801319a <HAL_SPI_TransmitReceive_IT+0x6a>
 801318e:	687b      	ldr	r3, [r7, #4]
 8013190:	2b00      	cmp	r3, #0
 8013192:	d002      	beq.n	801319a <HAL_SPI_TransmitReceive_IT+0x6a>
 8013194:	887b      	ldrh	r3, [r7, #2]
 8013196:	2b00      	cmp	r3, #0
 8013198:	d102      	bne.n	80131a0 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 801319a:	2301      	movs	r3, #1
 801319c:	75fb      	strb	r3, [r7, #23]
    goto error;
 801319e:	e048      	b.n	8013232 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80131a0:	68fb      	ldr	r3, [r7, #12]
 80131a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80131a6:	b2db      	uxtb	r3, r3
 80131a8:	2b04      	cmp	r3, #4
 80131aa:	d003      	beq.n	80131b4 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80131ac:	68fb      	ldr	r3, [r7, #12]
 80131ae:	2205      	movs	r2, #5
 80131b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80131b4:	68fb      	ldr	r3, [r7, #12]
 80131b6:	2200      	movs	r2, #0
 80131b8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80131ba:	68fb      	ldr	r3, [r7, #12]
 80131bc:	68ba      	ldr	r2, [r7, #8]
 80131be:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80131c0:	68fb      	ldr	r3, [r7, #12]
 80131c2:	887a      	ldrh	r2, [r7, #2]
 80131c4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80131c6:	68fb      	ldr	r3, [r7, #12]
 80131c8:	887a      	ldrh	r2, [r7, #2]
 80131ca:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80131cc:	68fb      	ldr	r3, [r7, #12]
 80131ce:	687a      	ldr	r2, [r7, #4]
 80131d0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80131d2:	68fb      	ldr	r3, [r7, #12]
 80131d4:	887a      	ldrh	r2, [r7, #2]
 80131d6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80131d8:	68fb      	ldr	r3, [r7, #12]
 80131da:	887a      	ldrh	r2, [r7, #2]
 80131dc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80131de:	68fb      	ldr	r3, [r7, #12]
 80131e0:	68db      	ldr	r3, [r3, #12]
 80131e2:	2b00      	cmp	r3, #0
 80131e4:	d006      	beq.n	80131f4 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80131e6:	68fb      	ldr	r3, [r7, #12]
 80131e8:	4a17      	ldr	r2, [pc, #92]	; (8013248 <HAL_SPI_TransmitReceive_IT+0x118>)
 80131ea:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80131ec:	68fb      	ldr	r3, [r7, #12]
 80131ee:	4a17      	ldr	r2, [pc, #92]	; (801324c <HAL_SPI_TransmitReceive_IT+0x11c>)
 80131f0:	645a      	str	r2, [r3, #68]	; 0x44
 80131f2:	e005      	b.n	8013200 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80131f4:	68fb      	ldr	r3, [r7, #12]
 80131f6:	4a16      	ldr	r2, [pc, #88]	; (8013250 <HAL_SPI_TransmitReceive_IT+0x120>)
 80131f8:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80131fa:	68fb      	ldr	r3, [r7, #12]
 80131fc:	4a15      	ldr	r2, [pc, #84]	; (8013254 <HAL_SPI_TransmitReceive_IT+0x124>)
 80131fe:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8013200:	68fb      	ldr	r3, [r7, #12]
 8013202:	681b      	ldr	r3, [r3, #0]
 8013204:	685a      	ldr	r2, [r3, #4]
 8013206:	68fb      	ldr	r3, [r7, #12]
 8013208:	681b      	ldr	r3, [r3, #0]
 801320a:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 801320e:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8013210:	68fb      	ldr	r3, [r7, #12]
 8013212:	681b      	ldr	r3, [r3, #0]
 8013214:	681b      	ldr	r3, [r3, #0]
 8013216:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801321a:	2b40      	cmp	r3, #64	; 0x40
 801321c:	d008      	beq.n	8013230 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801321e:	68fb      	ldr	r3, [r7, #12]
 8013220:	681b      	ldr	r3, [r3, #0]
 8013222:	681a      	ldr	r2, [r3, #0]
 8013224:	68fb      	ldr	r3, [r7, #12]
 8013226:	681b      	ldr	r3, [r3, #0]
 8013228:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801322c:	601a      	str	r2, [r3, #0]
 801322e:	e000      	b.n	8013232 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 8013230:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8013232:	68fb      	ldr	r3, [r7, #12]
 8013234:	2200      	movs	r2, #0
 8013236:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 801323a:	7dfb      	ldrb	r3, [r7, #23]
}
 801323c:	4618      	mov	r0, r3
 801323e:	371c      	adds	r7, #28
 8013240:	46bd      	mov	sp, r7
 8013242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013246:	4770      	bx	lr
 8013248:	080143f1 	.word	0x080143f1
 801324c:	08014451 	.word	0x08014451
 8013250:	0801432d 	.word	0x0801432d
 8013254:	08014391 	.word	0x08014391

08013258 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8013258:	b580      	push	{r7, lr}
 801325a:	b086      	sub	sp, #24
 801325c:	af00      	add	r7, sp, #0
 801325e:	60f8      	str	r0, [r7, #12]
 8013260:	60b9      	str	r1, [r7, #8]
 8013262:	4613      	mov	r3, r2
 8013264:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8013266:	2300      	movs	r3, #0
 8013268:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 801326a:	68fb      	ldr	r3, [r7, #12]
 801326c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8013270:	2b01      	cmp	r3, #1
 8013272:	d101      	bne.n	8013278 <HAL_SPI_Transmit_DMA+0x20>
 8013274:	2302      	movs	r3, #2
 8013276:	e09b      	b.n	80133b0 <HAL_SPI_Transmit_DMA+0x158>
 8013278:	68fb      	ldr	r3, [r7, #12]
 801327a:	2201      	movs	r2, #1
 801327c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8013280:	68fb      	ldr	r3, [r7, #12]
 8013282:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8013286:	b2db      	uxtb	r3, r3
 8013288:	2b01      	cmp	r3, #1
 801328a:	d002      	beq.n	8013292 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 801328c:	2302      	movs	r3, #2
 801328e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8013290:	e089      	b.n	80133a6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8013292:	68bb      	ldr	r3, [r7, #8]
 8013294:	2b00      	cmp	r3, #0
 8013296:	d002      	beq.n	801329e <HAL_SPI_Transmit_DMA+0x46>
 8013298:	88fb      	ldrh	r3, [r7, #6]
 801329a:	2b00      	cmp	r3, #0
 801329c:	d102      	bne.n	80132a4 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 801329e:	2301      	movs	r3, #1
 80132a0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80132a2:	e080      	b.n	80133a6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80132a4:	68fb      	ldr	r3, [r7, #12]
 80132a6:	2203      	movs	r2, #3
 80132a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80132ac:	68fb      	ldr	r3, [r7, #12]
 80132ae:	2200      	movs	r2, #0
 80132b0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80132b2:	68fb      	ldr	r3, [r7, #12]
 80132b4:	68ba      	ldr	r2, [r7, #8]
 80132b6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80132b8:	68fb      	ldr	r3, [r7, #12]
 80132ba:	88fa      	ldrh	r2, [r7, #6]
 80132bc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80132be:	68fb      	ldr	r3, [r7, #12]
 80132c0:	88fa      	ldrh	r2, [r7, #6]
 80132c2:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80132c4:	68fb      	ldr	r3, [r7, #12]
 80132c6:	2200      	movs	r2, #0
 80132c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 80132ca:	68fb      	ldr	r3, [r7, #12]
 80132cc:	2200      	movs	r2, #0
 80132ce:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80132d0:	68fb      	ldr	r3, [r7, #12]
 80132d2:	2200      	movs	r2, #0
 80132d4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80132d6:	68fb      	ldr	r3, [r7, #12]
 80132d8:	2200      	movs	r2, #0
 80132da:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80132dc:	68fb      	ldr	r3, [r7, #12]
 80132de:	2200      	movs	r2, #0
 80132e0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80132e2:	68fb      	ldr	r3, [r7, #12]
 80132e4:	689b      	ldr	r3, [r3, #8]
 80132e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80132ea:	d10f      	bne.n	801330c <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80132ec:	68fb      	ldr	r3, [r7, #12]
 80132ee:	681b      	ldr	r3, [r3, #0]
 80132f0:	681a      	ldr	r2, [r3, #0]
 80132f2:	68fb      	ldr	r3, [r7, #12]
 80132f4:	681b      	ldr	r3, [r3, #0]
 80132f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80132fa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80132fc:	68fb      	ldr	r3, [r7, #12]
 80132fe:	681b      	ldr	r3, [r3, #0]
 8013300:	681a      	ldr	r2, [r3, #0]
 8013302:	68fb      	ldr	r3, [r7, #12]
 8013304:	681b      	ldr	r3, [r3, #0]
 8013306:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 801330a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 801330c:	68fb      	ldr	r3, [r7, #12]
 801330e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013310:	4a29      	ldr	r2, [pc, #164]	; (80133b8 <HAL_SPI_Transmit_DMA+0x160>)
 8013312:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8013314:	68fb      	ldr	r3, [r7, #12]
 8013316:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013318:	4a28      	ldr	r2, [pc, #160]	; (80133bc <HAL_SPI_Transmit_DMA+0x164>)
 801331a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 801331c:	68fb      	ldr	r3, [r7, #12]
 801331e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013320:	4a27      	ldr	r2, [pc, #156]	; (80133c0 <HAL_SPI_Transmit_DMA+0x168>)
 8013322:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8013324:	68fb      	ldr	r3, [r7, #12]
 8013326:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013328:	2200      	movs	r2, #0
 801332a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 801332c:	68fb      	ldr	r3, [r7, #12]
 801332e:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8013330:	68fb      	ldr	r3, [r7, #12]
 8013332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013334:	4619      	mov	r1, r3
 8013336:	68fb      	ldr	r3, [r7, #12]
 8013338:	681b      	ldr	r3, [r3, #0]
 801333a:	330c      	adds	r3, #12
 801333c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 801333e:	68fb      	ldr	r3, [r7, #12]
 8013340:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8013342:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8013344:	f7f4 fa91 	bl	800786a <HAL_DMA_Start_IT>
 8013348:	4603      	mov	r3, r0
 801334a:	2b00      	cmp	r3, #0
 801334c:	d00c      	beq.n	8013368 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801334e:	68fb      	ldr	r3, [r7, #12]
 8013350:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013352:	f043 0210 	orr.w	r2, r3, #16
 8013356:	68fb      	ldr	r3, [r7, #12]
 8013358:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 801335a:	2301      	movs	r3, #1
 801335c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 801335e:	68fb      	ldr	r3, [r7, #12]
 8013360:	2201      	movs	r2, #1
 8013362:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8013366:	e01e      	b.n	80133a6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8013368:	68fb      	ldr	r3, [r7, #12]
 801336a:	681b      	ldr	r3, [r3, #0]
 801336c:	681b      	ldr	r3, [r3, #0]
 801336e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013372:	2b40      	cmp	r3, #64	; 0x40
 8013374:	d007      	beq.n	8013386 <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013376:	68fb      	ldr	r3, [r7, #12]
 8013378:	681b      	ldr	r3, [r3, #0]
 801337a:	681a      	ldr	r2, [r3, #0]
 801337c:	68fb      	ldr	r3, [r7, #12]
 801337e:	681b      	ldr	r3, [r3, #0]
 8013380:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8013384:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8013386:	68fb      	ldr	r3, [r7, #12]
 8013388:	681b      	ldr	r3, [r3, #0]
 801338a:	685a      	ldr	r2, [r3, #4]
 801338c:	68fb      	ldr	r3, [r7, #12]
 801338e:	681b      	ldr	r3, [r3, #0]
 8013390:	f042 0220 	orr.w	r2, r2, #32
 8013394:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8013396:	68fb      	ldr	r3, [r7, #12]
 8013398:	681b      	ldr	r3, [r3, #0]
 801339a:	685a      	ldr	r2, [r3, #4]
 801339c:	68fb      	ldr	r3, [r7, #12]
 801339e:	681b      	ldr	r3, [r3, #0]
 80133a0:	f042 0202 	orr.w	r2, r2, #2
 80133a4:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80133a6:	68fb      	ldr	r3, [r7, #12]
 80133a8:	2200      	movs	r2, #0
 80133aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80133ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80133b0:	4618      	mov	r0, r3
 80133b2:	3718      	adds	r7, #24
 80133b4:	46bd      	mov	sp, r7
 80133b6:	bd80      	pop	{r7, pc}
 80133b8:	080140dd 	.word	0x080140dd
 80133bc:	08013efd 	.word	0x08013efd
 80133c0:	08014131 	.word	0x08014131

080133c4 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80133c4:	b580      	push	{r7, lr}
 80133c6:	b086      	sub	sp, #24
 80133c8:	af00      	add	r7, sp, #0
 80133ca:	60f8      	str	r0, [r7, #12]
 80133cc:	60b9      	str	r1, [r7, #8]
 80133ce:	4613      	mov	r3, r2
 80133d0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80133d2:	2300      	movs	r3, #0
 80133d4:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80133d6:	68fb      	ldr	r3, [r7, #12]
 80133d8:	689b      	ldr	r3, [r3, #8]
 80133da:	2b00      	cmp	r3, #0
 80133dc:	d110      	bne.n	8013400 <HAL_SPI_Receive_DMA+0x3c>
 80133de:	68fb      	ldr	r3, [r7, #12]
 80133e0:	685b      	ldr	r3, [r3, #4]
 80133e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80133e6:	d10b      	bne.n	8013400 <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80133e8:	68fb      	ldr	r3, [r7, #12]
 80133ea:	2204      	movs	r2, #4
 80133ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80133f0:	88fb      	ldrh	r3, [r7, #6]
 80133f2:	68ba      	ldr	r2, [r7, #8]
 80133f4:	68b9      	ldr	r1, [r7, #8]
 80133f6:	68f8      	ldr	r0, [r7, #12]
 80133f8:	f000 f8ac 	bl	8013554 <HAL_SPI_TransmitReceive_DMA>
 80133fc:	4603      	mov	r3, r0
 80133fe:	e09f      	b.n	8013540 <HAL_SPI_Receive_DMA+0x17c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8013400:	68fb      	ldr	r3, [r7, #12]
 8013402:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8013406:	2b01      	cmp	r3, #1
 8013408:	d101      	bne.n	801340e <HAL_SPI_Receive_DMA+0x4a>
 801340a:	2302      	movs	r3, #2
 801340c:	e098      	b.n	8013540 <HAL_SPI_Receive_DMA+0x17c>
 801340e:	68fb      	ldr	r3, [r7, #12]
 8013410:	2201      	movs	r2, #1
 8013412:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8013416:	68fb      	ldr	r3, [r7, #12]
 8013418:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801341c:	b2db      	uxtb	r3, r3
 801341e:	2b01      	cmp	r3, #1
 8013420:	d002      	beq.n	8013428 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 8013422:	2302      	movs	r3, #2
 8013424:	75fb      	strb	r3, [r7, #23]
    goto error;
 8013426:	e086      	b.n	8013536 <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 8013428:	68bb      	ldr	r3, [r7, #8]
 801342a:	2b00      	cmp	r3, #0
 801342c:	d002      	beq.n	8013434 <HAL_SPI_Receive_DMA+0x70>
 801342e:	88fb      	ldrh	r3, [r7, #6]
 8013430:	2b00      	cmp	r3, #0
 8013432:	d102      	bne.n	801343a <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 8013434:	2301      	movs	r3, #1
 8013436:	75fb      	strb	r3, [r7, #23]
    goto error;
 8013438:	e07d      	b.n	8013536 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 801343a:	68fb      	ldr	r3, [r7, #12]
 801343c:	2204      	movs	r2, #4
 801343e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8013442:	68fb      	ldr	r3, [r7, #12]
 8013444:	2200      	movs	r2, #0
 8013446:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8013448:	68fb      	ldr	r3, [r7, #12]
 801344a:	68ba      	ldr	r2, [r7, #8]
 801344c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 801344e:	68fb      	ldr	r3, [r7, #12]
 8013450:	88fa      	ldrh	r2, [r7, #6]
 8013452:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8013454:	68fb      	ldr	r3, [r7, #12]
 8013456:	88fa      	ldrh	r2, [r7, #6]
 8013458:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 801345a:	68fb      	ldr	r3, [r7, #12]
 801345c:	2200      	movs	r2, #0
 801345e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8013460:	68fb      	ldr	r3, [r7, #12]
 8013462:	2200      	movs	r2, #0
 8013464:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 8013466:	68fb      	ldr	r3, [r7, #12]
 8013468:	2200      	movs	r2, #0
 801346a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 801346c:	68fb      	ldr	r3, [r7, #12]
 801346e:	2200      	movs	r2, #0
 8013470:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8013472:	68fb      	ldr	r3, [r7, #12]
 8013474:	689b      	ldr	r3, [r3, #8]
 8013476:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801347a:	d10f      	bne.n	801349c <HAL_SPI_Receive_DMA+0xd8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 801347c:	68fb      	ldr	r3, [r7, #12]
 801347e:	681b      	ldr	r3, [r3, #0]
 8013480:	681a      	ldr	r2, [r3, #0]
 8013482:	68fb      	ldr	r3, [r7, #12]
 8013484:	681b      	ldr	r3, [r3, #0]
 8013486:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801348a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 801348c:	68fb      	ldr	r3, [r7, #12]
 801348e:	681b      	ldr	r3, [r3, #0]
 8013490:	681a      	ldr	r2, [r3, #0]
 8013492:	68fb      	ldr	r3, [r7, #12]
 8013494:	681b      	ldr	r3, [r3, #0]
 8013496:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 801349a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 801349c:	68fb      	ldr	r3, [r7, #12]
 801349e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80134a0:	4a29      	ldr	r2, [pc, #164]	; (8013548 <HAL_SPI_Receive_DMA+0x184>)
 80134a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80134a4:	68fb      	ldr	r3, [r7, #12]
 80134a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80134a8:	4a28      	ldr	r2, [pc, #160]	; (801354c <HAL_SPI_Receive_DMA+0x188>)
 80134aa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80134ac:	68fb      	ldr	r3, [r7, #12]
 80134ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80134b0:	4a27      	ldr	r2, [pc, #156]	; (8013550 <HAL_SPI_Receive_DMA+0x18c>)
 80134b2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80134b4:	68fb      	ldr	r3, [r7, #12]
 80134b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80134b8:	2200      	movs	r2, #0
 80134ba:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80134bc:	68fb      	ldr	r3, [r7, #12]
 80134be:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80134c0:	68fb      	ldr	r3, [r7, #12]
 80134c2:	681b      	ldr	r3, [r3, #0]
 80134c4:	330c      	adds	r3, #12
 80134c6:	4619      	mov	r1, r3
 80134c8:	68fb      	ldr	r3, [r7, #12]
 80134ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80134cc:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80134ce:	68fb      	ldr	r3, [r7, #12]
 80134d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80134d2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80134d4:	f7f4 f9c9 	bl	800786a <HAL_DMA_Start_IT>
 80134d8:	4603      	mov	r3, r0
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d00c      	beq.n	80134f8 <HAL_SPI_Receive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80134de:	68fb      	ldr	r3, [r7, #12]
 80134e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80134e2:	f043 0210 	orr.w	r2, r3, #16
 80134e6:	68fb      	ldr	r3, [r7, #12]
 80134e8:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80134ea:	2301      	movs	r3, #1
 80134ec:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80134ee:	68fb      	ldr	r3, [r7, #12]
 80134f0:	2201      	movs	r2, #1
 80134f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80134f6:	e01e      	b.n	8013536 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80134f8:	68fb      	ldr	r3, [r7, #12]
 80134fa:	681b      	ldr	r3, [r3, #0]
 80134fc:	681b      	ldr	r3, [r3, #0]
 80134fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013502:	2b40      	cmp	r3, #64	; 0x40
 8013504:	d007      	beq.n	8013516 <HAL_SPI_Receive_DMA+0x152>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013506:	68fb      	ldr	r3, [r7, #12]
 8013508:	681b      	ldr	r3, [r3, #0]
 801350a:	681a      	ldr	r2, [r3, #0]
 801350c:	68fb      	ldr	r3, [r7, #12]
 801350e:	681b      	ldr	r3, [r3, #0]
 8013510:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8013514:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8013516:	68fb      	ldr	r3, [r7, #12]
 8013518:	681b      	ldr	r3, [r3, #0]
 801351a:	685a      	ldr	r2, [r3, #4]
 801351c:	68fb      	ldr	r3, [r7, #12]
 801351e:	681b      	ldr	r3, [r3, #0]
 8013520:	f042 0220 	orr.w	r2, r2, #32
 8013524:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8013526:	68fb      	ldr	r3, [r7, #12]
 8013528:	681b      	ldr	r3, [r3, #0]
 801352a:	685a      	ldr	r2, [r3, #4]
 801352c:	68fb      	ldr	r3, [r7, #12]
 801352e:	681b      	ldr	r3, [r3, #0]
 8013530:	f042 0201 	orr.w	r2, r2, #1
 8013534:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8013536:	68fb      	ldr	r3, [r7, #12]
 8013538:	2200      	movs	r2, #0
 801353a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 801353e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013540:	4618      	mov	r0, r3
 8013542:	3718      	adds	r7, #24
 8013544:	46bd      	mov	sp, r7
 8013546:	bd80      	pop	{r7, pc}
 8013548:	080140f9 	.word	0x080140f9
 801354c:	08013fa5 	.word	0x08013fa5
 8013550:	08014131 	.word	0x08014131

08013554 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8013554:	b580      	push	{r7, lr}
 8013556:	b086      	sub	sp, #24
 8013558:	af00      	add	r7, sp, #0
 801355a:	60f8      	str	r0, [r7, #12]
 801355c:	60b9      	str	r1, [r7, #8]
 801355e:	607a      	str	r2, [r7, #4]
 8013560:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8013562:	2300      	movs	r3, #0
 8013564:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8013566:	68fb      	ldr	r3, [r7, #12]
 8013568:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801356c:	2b01      	cmp	r3, #1
 801356e:	d101      	bne.n	8013574 <HAL_SPI_TransmitReceive_DMA+0x20>
 8013570:	2302      	movs	r3, #2
 8013572:	e0e3      	b.n	801373c <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8013574:	68fb      	ldr	r3, [r7, #12]
 8013576:	2201      	movs	r2, #1
 8013578:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 801357c:	68fb      	ldr	r3, [r7, #12]
 801357e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8013582:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8013584:	68fb      	ldr	r3, [r7, #12]
 8013586:	685b      	ldr	r3, [r3, #4]
 8013588:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 801358a:	7dbb      	ldrb	r3, [r7, #22]
 801358c:	2b01      	cmp	r3, #1
 801358e:	d00d      	beq.n	80135ac <HAL_SPI_TransmitReceive_DMA+0x58>
 8013590:	693b      	ldr	r3, [r7, #16]
 8013592:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8013596:	d106      	bne.n	80135a6 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8013598:	68fb      	ldr	r3, [r7, #12]
 801359a:	689b      	ldr	r3, [r3, #8]
 801359c:	2b00      	cmp	r3, #0
 801359e:	d102      	bne.n	80135a6 <HAL_SPI_TransmitReceive_DMA+0x52>
 80135a0:	7dbb      	ldrb	r3, [r7, #22]
 80135a2:	2b04      	cmp	r3, #4
 80135a4:	d002      	beq.n	80135ac <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 80135a6:	2302      	movs	r3, #2
 80135a8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80135aa:	e0c2      	b.n	8013732 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80135ac:	68bb      	ldr	r3, [r7, #8]
 80135ae:	2b00      	cmp	r3, #0
 80135b0:	d005      	beq.n	80135be <HAL_SPI_TransmitReceive_DMA+0x6a>
 80135b2:	687b      	ldr	r3, [r7, #4]
 80135b4:	2b00      	cmp	r3, #0
 80135b6:	d002      	beq.n	80135be <HAL_SPI_TransmitReceive_DMA+0x6a>
 80135b8:	887b      	ldrh	r3, [r7, #2]
 80135ba:	2b00      	cmp	r3, #0
 80135bc:	d102      	bne.n	80135c4 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 80135be:	2301      	movs	r3, #1
 80135c0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80135c2:	e0b6      	b.n	8013732 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80135c4:	68fb      	ldr	r3, [r7, #12]
 80135c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80135ca:	b2db      	uxtb	r3, r3
 80135cc:	2b04      	cmp	r3, #4
 80135ce:	d003      	beq.n	80135d8 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80135d0:	68fb      	ldr	r3, [r7, #12]
 80135d2:	2205      	movs	r2, #5
 80135d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80135d8:	68fb      	ldr	r3, [r7, #12]
 80135da:	2200      	movs	r2, #0
 80135dc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80135de:	68fb      	ldr	r3, [r7, #12]
 80135e0:	68ba      	ldr	r2, [r7, #8]
 80135e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80135e4:	68fb      	ldr	r3, [r7, #12]
 80135e6:	887a      	ldrh	r2, [r7, #2]
 80135e8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80135ea:	68fb      	ldr	r3, [r7, #12]
 80135ec:	887a      	ldrh	r2, [r7, #2]
 80135ee:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80135f0:	68fb      	ldr	r3, [r7, #12]
 80135f2:	687a      	ldr	r2, [r7, #4]
 80135f4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80135f6:	68fb      	ldr	r3, [r7, #12]
 80135f8:	887a      	ldrh	r2, [r7, #2]
 80135fa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80135fc:	68fb      	ldr	r3, [r7, #12]
 80135fe:	887a      	ldrh	r2, [r7, #2]
 8013600:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8013602:	68fb      	ldr	r3, [r7, #12]
 8013604:	2200      	movs	r2, #0
 8013606:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8013608:	68fb      	ldr	r3, [r7, #12]
 801360a:	2200      	movs	r2, #0
 801360c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 801360e:	68fb      	ldr	r3, [r7, #12]
 8013610:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8013614:	b2db      	uxtb	r3, r3
 8013616:	2b04      	cmp	r3, #4
 8013618:	d108      	bne.n	801362c <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 801361a:	68fb      	ldr	r3, [r7, #12]
 801361c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801361e:	4a49      	ldr	r2, [pc, #292]	; (8013744 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8013620:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8013622:	68fb      	ldr	r3, [r7, #12]
 8013624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013626:	4a48      	ldr	r2, [pc, #288]	; (8013748 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8013628:	63da      	str	r2, [r3, #60]	; 0x3c
 801362a:	e007      	b.n	801363c <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 801362c:	68fb      	ldr	r3, [r7, #12]
 801362e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013630:	4a46      	ldr	r2, [pc, #280]	; (801374c <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 8013632:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8013634:	68fb      	ldr	r3, [r7, #12]
 8013636:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013638:	4a45      	ldr	r2, [pc, #276]	; (8013750 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 801363a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 801363c:	68fb      	ldr	r3, [r7, #12]
 801363e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013640:	4a44      	ldr	r2, [pc, #272]	; (8013754 <HAL_SPI_TransmitReceive_DMA+0x200>)
 8013642:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8013644:	68fb      	ldr	r3, [r7, #12]
 8013646:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013648:	2200      	movs	r2, #0
 801364a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 801364c:	68fb      	ldr	r3, [r7, #12]
 801364e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8013650:	68fb      	ldr	r3, [r7, #12]
 8013652:	681b      	ldr	r3, [r3, #0]
 8013654:	330c      	adds	r3, #12
 8013656:	4619      	mov	r1, r3
 8013658:	68fb      	ldr	r3, [r7, #12]
 801365a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801365c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 801365e:	68fb      	ldr	r3, [r7, #12]
 8013660:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013662:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8013664:	f7f4 f901 	bl	800786a <HAL_DMA_Start_IT>
 8013668:	4603      	mov	r3, r0
 801366a:	2b00      	cmp	r3, #0
 801366c:	d00c      	beq.n	8013688 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801366e:	68fb      	ldr	r3, [r7, #12]
 8013670:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013672:	f043 0210 	orr.w	r2, r3, #16
 8013676:	68fb      	ldr	r3, [r7, #12]
 8013678:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 801367a:	2301      	movs	r3, #1
 801367c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 801367e:	68fb      	ldr	r3, [r7, #12]
 8013680:	2201      	movs	r2, #1
 8013682:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8013686:	e054      	b.n	8013732 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8013688:	68fb      	ldr	r3, [r7, #12]
 801368a:	681b      	ldr	r3, [r3, #0]
 801368c:	685a      	ldr	r2, [r3, #4]
 801368e:	68fb      	ldr	r3, [r7, #12]
 8013690:	681b      	ldr	r3, [r3, #0]
 8013692:	f042 0201 	orr.w	r2, r2, #1
 8013696:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8013698:	68fb      	ldr	r3, [r7, #12]
 801369a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801369c:	2200      	movs	r2, #0
 801369e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80136a0:	68fb      	ldr	r3, [r7, #12]
 80136a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80136a4:	2200      	movs	r2, #0
 80136a6:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80136a8:	68fb      	ldr	r3, [r7, #12]
 80136aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80136ac:	2200      	movs	r2, #0
 80136ae:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80136b0:	68fb      	ldr	r3, [r7, #12]
 80136b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80136b4:	2200      	movs	r2, #0
 80136b6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80136b8:	68fb      	ldr	r3, [r7, #12]
 80136ba:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80136bc:	68fb      	ldr	r3, [r7, #12]
 80136be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80136c0:	4619      	mov	r1, r3
 80136c2:	68fb      	ldr	r3, [r7, #12]
 80136c4:	681b      	ldr	r3, [r3, #0]
 80136c6:	330c      	adds	r3, #12
 80136c8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80136ca:	68fb      	ldr	r3, [r7, #12]
 80136cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80136ce:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80136d0:	f7f4 f8cb 	bl	800786a <HAL_DMA_Start_IT>
 80136d4:	4603      	mov	r3, r0
 80136d6:	2b00      	cmp	r3, #0
 80136d8:	d00c      	beq.n	80136f4 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80136da:	68fb      	ldr	r3, [r7, #12]
 80136dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80136de:	f043 0210 	orr.w	r2, r3, #16
 80136e2:	68fb      	ldr	r3, [r7, #12]
 80136e4:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80136e6:	2301      	movs	r3, #1
 80136e8:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80136ea:	68fb      	ldr	r3, [r7, #12]
 80136ec:	2201      	movs	r2, #1
 80136ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80136f2:	e01e      	b.n	8013732 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80136f4:	68fb      	ldr	r3, [r7, #12]
 80136f6:	681b      	ldr	r3, [r3, #0]
 80136f8:	681b      	ldr	r3, [r3, #0]
 80136fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80136fe:	2b40      	cmp	r3, #64	; 0x40
 8013700:	d007      	beq.n	8013712 <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013702:	68fb      	ldr	r3, [r7, #12]
 8013704:	681b      	ldr	r3, [r3, #0]
 8013706:	681a      	ldr	r2, [r3, #0]
 8013708:	68fb      	ldr	r3, [r7, #12]
 801370a:	681b      	ldr	r3, [r3, #0]
 801370c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8013710:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8013712:	68fb      	ldr	r3, [r7, #12]
 8013714:	681b      	ldr	r3, [r3, #0]
 8013716:	685a      	ldr	r2, [r3, #4]
 8013718:	68fb      	ldr	r3, [r7, #12]
 801371a:	681b      	ldr	r3, [r3, #0]
 801371c:	f042 0220 	orr.w	r2, r2, #32
 8013720:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8013722:	68fb      	ldr	r3, [r7, #12]
 8013724:	681b      	ldr	r3, [r3, #0]
 8013726:	685a      	ldr	r2, [r3, #4]
 8013728:	68fb      	ldr	r3, [r7, #12]
 801372a:	681b      	ldr	r3, [r3, #0]
 801372c:	f042 0202 	orr.w	r2, r2, #2
 8013730:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8013732:	68fb      	ldr	r3, [r7, #12]
 8013734:	2200      	movs	r2, #0
 8013736:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 801373a:	7dfb      	ldrb	r3, [r7, #23]
}
 801373c:	4618      	mov	r0, r3
 801373e:	3718      	adds	r7, #24
 8013740:	46bd      	mov	sp, r7
 8013742:	bd80      	pop	{r7, pc}
 8013744:	080140f9 	.word	0x080140f9
 8013748:	08013fa5 	.word	0x08013fa5
 801374c:	08014115 	.word	0x08014115
 8013750:	0801404d 	.word	0x0801404d
 8013754:	08014131 	.word	0x08014131

08013758 <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 8013758:	b580      	push	{r7, lr}
 801375a:	b088      	sub	sp, #32
 801375c:	af00      	add	r7, sp, #0
 801375e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8013760:	2300      	movs	r3, #0
 8013762:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8013764:	4b6e      	ldr	r3, [pc, #440]	; (8013920 <HAL_SPI_Abort+0x1c8>)
 8013766:	681b      	ldr	r3, [r3, #0]
 8013768:	4a6e      	ldr	r2, [pc, #440]	; (8013924 <HAL_SPI_Abort+0x1cc>)
 801376a:	fba2 2303 	umull	r2, r3, r2, r3
 801376e:	0a5b      	lsrs	r3, r3, #9
 8013770:	2264      	movs	r2, #100	; 0x64
 8013772:	fb02 f303 	mul.w	r3, r2, r3
 8013776:	617b      	str	r3, [r7, #20]
  count = resetcount;
 8013778:	697b      	ldr	r3, [r7, #20]
 801377a:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 801377c:	687b      	ldr	r3, [r7, #4]
 801377e:	681b      	ldr	r3, [r3, #0]
 8013780:	685a      	ldr	r2, [r3, #4]
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	681b      	ldr	r3, [r3, #0]
 8013786:	f022 0220 	bic.w	r2, r2, #32
 801378a:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 801378c:	687b      	ldr	r3, [r7, #4]
 801378e:	681b      	ldr	r3, [r3, #0]
 8013790:	685b      	ldr	r3, [r3, #4]
 8013792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013796:	2b80      	cmp	r3, #128	; 0x80
 8013798:	d117      	bne.n	80137ca <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	4a62      	ldr	r2, [pc, #392]	; (8013928 <HAL_SPI_Abort+0x1d0>)
 801379e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 80137a0:	69bb      	ldr	r3, [r7, #24]
 80137a2:	2b00      	cmp	r3, #0
 80137a4:	d106      	bne.n	80137b4 <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80137aa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80137ae:	687b      	ldr	r3, [r7, #4]
 80137b0:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 80137b2:	e008      	b.n	80137c6 <HAL_SPI_Abort+0x6e>
      }
      count--;
 80137b4:	69bb      	ldr	r3, [r7, #24]
 80137b6:	3b01      	subs	r3, #1
 80137b8:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80137c0:	b2db      	uxtb	r3, r3
 80137c2:	2b07      	cmp	r3, #7
 80137c4:	d1ec      	bne.n	80137a0 <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 80137c6:	697b      	ldr	r3, [r7, #20]
 80137c8:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 80137ca:	687b      	ldr	r3, [r7, #4]
 80137cc:	681b      	ldr	r3, [r3, #0]
 80137ce:	685b      	ldr	r3, [r3, #4]
 80137d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80137d4:	2b40      	cmp	r3, #64	; 0x40
 80137d6:	d117      	bne.n	8013808 <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	4a54      	ldr	r2, [pc, #336]	; (801392c <HAL_SPI_Abort+0x1d4>)
 80137dc:	641a      	str	r2, [r3, #64]	; 0x40
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 80137de:	69bb      	ldr	r3, [r7, #24]
 80137e0:	2b00      	cmp	r3, #0
 80137e2:	d106      	bne.n	80137f2 <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80137e8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80137ec:	687b      	ldr	r3, [r7, #4]
 80137ee:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 80137f0:	e008      	b.n	8013804 <HAL_SPI_Abort+0xac>
      }
      count--;
 80137f2:	69bb      	ldr	r3, [r7, #24]
 80137f4:	3b01      	subs	r3, #1
 80137f6:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80137fe:	b2db      	uxtb	r3, r3
 8013800:	2b07      	cmp	r3, #7
 8013802:	d1ec      	bne.n	80137de <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 8013804:	697b      	ldr	r3, [r7, #20]
 8013806:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	681b      	ldr	r3, [r3, #0]
 801380c:	685b      	ldr	r3, [r3, #4]
 801380e:	f003 0302 	and.w	r3, r3, #2
 8013812:	2b02      	cmp	r3, #2
 8013814:	d12e      	bne.n	8013874 <HAL_SPI_Abort+0x11c>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 8013816:	687b      	ldr	r3, [r7, #4]
 8013818:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801381a:	2b00      	cmp	r3, #0
 801381c:	d02a      	beq.n	8013874 <HAL_SPI_Abort+0x11c>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013822:	2200      	movs	r2, #0
 8013824:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801382a:	4618      	mov	r0, r3
 801382c:	f7f4 f875 	bl	800791a <HAL_DMA_Abort>
 8013830:	4603      	mov	r3, r0
 8013832:	2b00      	cmp	r3, #0
 8013834:	d002      	beq.n	801383c <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	2240      	movs	r2, #64	; 0x40
 801383a:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 801383c:	687b      	ldr	r3, [r7, #4]
 801383e:	681b      	ldr	r3, [r3, #0]
 8013840:	685a      	ldr	r2, [r3, #4]
 8013842:	687b      	ldr	r3, [r7, #4]
 8013844:	681b      	ldr	r3, [r3, #0]
 8013846:	f022 0202 	bic.w	r2, r2, #2
 801384a:	605a      	str	r2, [r3, #4]

      /* Wait until TXE flag is set */
      do
      {
        if (count == 0U)
 801384c:	69bb      	ldr	r3, [r7, #24]
 801384e:	2b00      	cmp	r3, #0
 8013850:	d106      	bne.n	8013860 <HAL_SPI_Abort+0x108>
        {
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013856:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801385a:	687b      	ldr	r3, [r7, #4]
 801385c:	655a      	str	r2, [r3, #84]	; 0x54
          break;
 801385e:	e009      	b.n	8013874 <HAL_SPI_Abort+0x11c>
        }
        count--;
 8013860:	69bb      	ldr	r3, [r7, #24]
 8013862:	3b01      	subs	r3, #1
 8013864:	61bb      	str	r3, [r7, #24]
      } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8013866:	687b      	ldr	r3, [r7, #4]
 8013868:	681b      	ldr	r3, [r3, #0]
 801386a:	689b      	ldr	r3, [r3, #8]
 801386c:	f003 0302 	and.w	r3, r3, #2
 8013870:	2b00      	cmp	r3, #0
 8013872:	d0eb      	beq.n	801384c <HAL_SPI_Abort+0xf4>
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	681b      	ldr	r3, [r3, #0]
 8013878:	685b      	ldr	r3, [r3, #4]
 801387a:	f003 0301 	and.w	r3, r3, #1
 801387e:	2b01      	cmp	r3, #1
 8013880:	d122      	bne.n	80138c8 <HAL_SPI_Abort+0x170>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013886:	2b00      	cmp	r3, #0
 8013888:	d01e      	beq.n	80138c8 <HAL_SPI_Abort+0x170>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801388e:	2200      	movs	r2, #0
 8013890:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013896:	4618      	mov	r0, r3
 8013898:	f7f4 f83f 	bl	800791a <HAL_DMA_Abort>
 801389c:	4603      	mov	r3, r0
 801389e:	2b00      	cmp	r3, #0
 80138a0:	d002      	beq.n	80138a8 <HAL_SPI_Abort+0x150>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80138a2:	687b      	ldr	r3, [r7, #4]
 80138a4:	2240      	movs	r2, #64	; 0x40
 80138a6:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	681b      	ldr	r3, [r3, #0]
 80138ac:	681a      	ldr	r2, [r3, #0]
 80138ae:	687b      	ldr	r3, [r7, #4]
 80138b0:	681b      	ldr	r3, [r3, #0]
 80138b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80138b6:	601a      	str	r2, [r3, #0]

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	681b      	ldr	r3, [r3, #0]
 80138bc:	685a      	ldr	r2, [r3, #4]
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	681b      	ldr	r3, [r3, #0]
 80138c2:	f022 0201 	bic.w	r2, r2, #1
 80138c6:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	2200      	movs	r2, #0
 80138cc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80138ce:	687b      	ldr	r3, [r7, #4]
 80138d0:	2200      	movs	r2, #0
 80138d2:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80138d8:	2b40      	cmp	r3, #64	; 0x40
 80138da:	d102      	bne.n	80138e2 <HAL_SPI_Abort+0x18a>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 80138dc:	2301      	movs	r3, #1
 80138de:	77fb      	strb	r3, [r7, #31]
 80138e0:	e002      	b.n	80138e8 <HAL_SPI_Abort+0x190>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80138e2:	687b      	ldr	r3, [r7, #4]
 80138e4:	2200      	movs	r2, #0
 80138e6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80138e8:	2300      	movs	r3, #0
 80138ea:	60fb      	str	r3, [r7, #12]
 80138ec:	687b      	ldr	r3, [r7, #4]
 80138ee:	681b      	ldr	r3, [r3, #0]
 80138f0:	68db      	ldr	r3, [r3, #12]
 80138f2:	60fb      	str	r3, [r7, #12]
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	681b      	ldr	r3, [r3, #0]
 80138f8:	689b      	ldr	r3, [r3, #8]
 80138fa:	60fb      	str	r3, [r7, #12]
 80138fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 80138fe:	2300      	movs	r3, #0
 8013900:	613b      	str	r3, [r7, #16]
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	681b      	ldr	r3, [r3, #0]
 8013906:	689b      	ldr	r3, [r3, #8]
 8013908:	613b      	str	r3, [r7, #16]
 801390a:	693b      	ldr	r3, [r7, #16]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	2201      	movs	r2, #1
 8013910:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return errorcode;
 8013914:	7ffb      	ldrb	r3, [r7, #31]
}
 8013916:	4618      	mov	r0, r3
 8013918:	3720      	adds	r7, #32
 801391a:	46bd      	mov	sp, r7
 801391c:	bd80      	pop	{r7, pc}
 801391e:	bf00      	nop
 8013920:	20000058 	.word	0x20000058
 8013924:	057619f1 	.word	0x057619f1
 8013928:	08014add 	.word	0x08014add
 801392c:	08014a4d 	.word	0x08014a4d

08013930 <HAL_SPI_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi)
{
 8013930:	b580      	push	{r7, lr}
 8013932:	b088      	sub	sp, #32
 8013934:	af00      	add	r7, sp, #0
 8013936:	6078      	str	r0, [r7, #4]
  uint32_t abortcplt ;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8013938:	2300      	movs	r3, #0
 801393a:	77fb      	strb	r3, [r7, #31]
  abortcplt = 1U;
 801393c:	2301      	movs	r3, #1
 801393e:	61bb      	str	r3, [r7, #24]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8013940:	4b72      	ldr	r3, [pc, #456]	; (8013b0c <HAL_SPI_Abort_IT+0x1dc>)
 8013942:	681b      	ldr	r3, [r3, #0]
 8013944:	4a72      	ldr	r2, [pc, #456]	; (8013b10 <HAL_SPI_Abort_IT+0x1e0>)
 8013946:	fba2 2303 	umull	r2, r3, r2, r3
 801394a:	0a5b      	lsrs	r3, r3, #9
 801394c:	2264      	movs	r2, #100	; 0x64
 801394e:	fb02 f303 	mul.w	r3, r2, r3
 8013952:	613b      	str	r3, [r7, #16]
  count = resetcount;
 8013954:	693b      	ldr	r3, [r7, #16]
 8013956:	617b      	str	r3, [r7, #20]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	681b      	ldr	r3, [r3, #0]
 801395c:	685a      	ldr	r2, [r3, #4]
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	681b      	ldr	r3, [r3, #0]
 8013962:	f022 0220 	bic.w	r2, r2, #32
 8013966:	605a      	str	r2, [r3, #4]

  /* Change Rx and Tx Irq Handler to Disable TXEIE, RXNEIE and ERRIE interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8013968:	687b      	ldr	r3, [r7, #4]
 801396a:	681b      	ldr	r3, [r3, #0]
 801396c:	685b      	ldr	r3, [r3, #4]
 801396e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013972:	2b80      	cmp	r3, #128	; 0x80
 8013974:	d117      	bne.n	80139a6 <HAL_SPI_Abort_IT+0x76>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8013976:	687b      	ldr	r3, [r7, #4]
 8013978:	4a66      	ldr	r2, [pc, #408]	; (8013b14 <HAL_SPI_Abort_IT+0x1e4>)
 801397a:	645a      	str	r2, [r3, #68]	; 0x44
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 801397c:	697b      	ldr	r3, [r7, #20]
 801397e:	2b00      	cmp	r3, #0
 8013980:	d106      	bne.n	8013990 <HAL_SPI_Abort_IT+0x60>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013986:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 801398e:	e008      	b.n	80139a2 <HAL_SPI_Abort_IT+0x72>
      }
      count--;
 8013990:	697b      	ldr	r3, [r7, #20]
 8013992:	3b01      	subs	r3, #1
 8013994:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801399c:	b2db      	uxtb	r3, r3
 801399e:	2b07      	cmp	r3, #7
 80139a0:	d1ec      	bne.n	801397c <HAL_SPI_Abort_IT+0x4c>
    /* Reset Timeout Counter */
    count = resetcount;
 80139a2:	693b      	ldr	r3, [r7, #16]
 80139a4:	617b      	str	r3, [r7, #20]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 80139a6:	687b      	ldr	r3, [r7, #4]
 80139a8:	681b      	ldr	r3, [r3, #0]
 80139aa:	685b      	ldr	r3, [r3, #4]
 80139ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80139b0:	2b40      	cmp	r3, #64	; 0x40
 80139b2:	d117      	bne.n	80139e4 <HAL_SPI_Abort_IT+0xb4>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	4a58      	ldr	r2, [pc, #352]	; (8013b18 <HAL_SPI_Abort_IT+0x1e8>)
 80139b8:	641a      	str	r2, [r3, #64]	; 0x40
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 80139ba:	697b      	ldr	r3, [r7, #20]
 80139bc:	2b00      	cmp	r3, #0
 80139be:	d106      	bne.n	80139ce <HAL_SPI_Abort_IT+0x9e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80139c4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80139c8:	687b      	ldr	r3, [r7, #4]
 80139ca:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 80139cc:	e008      	b.n	80139e0 <HAL_SPI_Abort_IT+0xb0>
      }
      count--;
 80139ce:	697b      	ldr	r3, [r7, #20]
 80139d0:	3b01      	subs	r3, #1
 80139d2:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80139da:	b2db      	uxtb	r3, r3
 80139dc:	2b07      	cmp	r3, #7
 80139de:	d1ec      	bne.n	80139ba <HAL_SPI_Abort_IT+0x8a>
    /* Reset Timeout Counter */
    count = resetcount;
 80139e0:	693b      	ldr	r3, [r7, #16]
 80139e2:	617b      	str	r3, [r7, #20]
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to SPI Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (hspi->hdmatx != NULL)
 80139e4:	687b      	ldr	r3, [r7, #4]
 80139e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80139e8:	2b00      	cmp	r3, #0
 80139ea:	d00f      	beq.n	8013a0c <HAL_SPI_Abort_IT+0xdc>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	681b      	ldr	r3, [r3, #0]
 80139f0:	685b      	ldr	r3, [r3, #4]
 80139f2:	f003 0302 	and.w	r3, r3, #2
 80139f6:	2b02      	cmp	r3, #2
 80139f8:	d104      	bne.n	8013a04 <HAL_SPI_Abort_IT+0xd4>
    {
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80139fe:	4a47      	ldr	r2, [pc, #284]	; (8013b1c <HAL_SPI_Abort_IT+0x1ec>)
 8013a00:	651a      	str	r2, [r3, #80]	; 0x50
 8013a02:	e003      	b.n	8013a0c <HAL_SPI_Abort_IT+0xdc>
    }
    else
    {
      hspi->hdmatx->XferAbortCallback = NULL;
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013a08:	2200      	movs	r2, #0
 8013a0a:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (hspi->hdmarx != NULL)
 8013a0c:	687b      	ldr	r3, [r7, #4]
 8013a0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013a10:	2b00      	cmp	r3, #0
 8013a12:	d00f      	beq.n	8013a34 <HAL_SPI_Abort_IT+0x104>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8013a14:	687b      	ldr	r3, [r7, #4]
 8013a16:	681b      	ldr	r3, [r3, #0]
 8013a18:	685b      	ldr	r3, [r3, #4]
 8013a1a:	f003 0301 	and.w	r3, r3, #1
 8013a1e:	2b01      	cmp	r3, #1
 8013a20:	d104      	bne.n	8013a2c <HAL_SPI_Abort_IT+0xfc>
    {
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 8013a22:	687b      	ldr	r3, [r7, #4]
 8013a24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013a26:	4a3e      	ldr	r2, [pc, #248]	; (8013b20 <HAL_SPI_Abort_IT+0x1f0>)
 8013a28:	651a      	str	r2, [r3, #80]	; 0x50
 8013a2a:	e003      	b.n	8013a34 <HAL_SPI_Abort_IT+0x104>
    }
    else
    {
      hspi->hdmarx->XferAbortCallback = NULL;
 8013a2c:	687b      	ldr	r3, [r7, #4]
 8013a2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013a30:	2200      	movs	r2, #0
 8013a32:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8013a34:	687b      	ldr	r3, [r7, #4]
 8013a36:	681b      	ldr	r3, [r3, #0]
 8013a38:	685b      	ldr	r3, [r3, #4]
 8013a3a:	f003 0302 	and.w	r3, r3, #2
 8013a3e:	2b02      	cmp	r3, #2
 8013a40:	d115      	bne.n	8013a6e <HAL_SPI_Abort_IT+0x13e>
  {
    /* Abort the SPI DMA Tx Stream/Channel */
    if (hspi->hdmatx != NULL)
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	d011      	beq.n	8013a6e <HAL_SPI_Abort_IT+0x13e>
    {
      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013a4e:	4618      	mov	r0, r3
 8013a50:	f7f3 ffd3 	bl	80079fa <HAL_DMA_Abort_IT>
 8013a54:	4603      	mov	r3, r0
 8013a56:	2b00      	cmp	r3, #0
 8013a58:	d007      	beq.n	8013a6a <HAL_SPI_Abort_IT+0x13a>
      {
        hspi->hdmatx->XferAbortCallback = NULL;
 8013a5a:	687b      	ldr	r3, [r7, #4]
 8013a5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013a5e:	2200      	movs	r2, #0
 8013a60:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8013a62:	687b      	ldr	r3, [r7, #4]
 8013a64:	2240      	movs	r2, #64	; 0x40
 8013a66:	655a      	str	r2, [r3, #84]	; 0x54
 8013a68:	e001      	b.n	8013a6e <HAL_SPI_Abort_IT+0x13e>
      }
      else
      {
        abortcplt = 0U;
 8013a6a:	2300      	movs	r3, #0
 8013a6c:	61bb      	str	r3, [r7, #24]
      }
    }
  }
  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8013a6e:	687b      	ldr	r3, [r7, #4]
 8013a70:	681b      	ldr	r3, [r3, #0]
 8013a72:	685b      	ldr	r3, [r3, #4]
 8013a74:	f003 0301 	and.w	r3, r3, #1
 8013a78:	2b01      	cmp	r3, #1
 8013a7a:	d115      	bne.n	8013aa8 <HAL_SPI_Abort_IT+0x178>
  {
    /* Abort the SPI DMA Rx Stream/Channel */
    if (hspi->hdmarx != NULL)
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013a80:	2b00      	cmp	r3, #0
 8013a82:	d011      	beq.n	8013aa8 <HAL_SPI_Abort_IT+0x178>
    {
      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmarx) !=  HAL_OK)
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013a88:	4618      	mov	r0, r3
 8013a8a:	f7f3 ffb6 	bl	80079fa <HAL_DMA_Abort_IT>
 8013a8e:	4603      	mov	r3, r0
 8013a90:	2b00      	cmp	r3, #0
 8013a92:	d007      	beq.n	8013aa4 <HAL_SPI_Abort_IT+0x174>
      {
        hspi->hdmarx->XferAbortCallback = NULL;
 8013a94:	687b      	ldr	r3, [r7, #4]
 8013a96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013a98:	2200      	movs	r2, #0
 8013a9a:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	2240      	movs	r2, #64	; 0x40
 8013aa0:	655a      	str	r2, [r3, #84]	; 0x54
 8013aa2:	e001      	b.n	8013aa8 <HAL_SPI_Abort_IT+0x178>
      }
      else
      {
        abortcplt = 0U;
 8013aa4:	2300      	movs	r3, #0
 8013aa6:	61bb      	str	r3, [r7, #24]
      }
    }
  }

  if (abortcplt == 1U)
 8013aa8:	69bb      	ldr	r3, [r7, #24]
 8013aaa:	2b01      	cmp	r3, #1
 8013aac:	d128      	bne.n	8013b00 <HAL_SPI_Abort_IT+0x1d0>
  {
    /* Reset Tx and Rx transfer counters */
    hspi->RxXferCount = 0U;
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	2200      	movs	r2, #0
 8013ab2:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->TxXferCount = 0U;
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	2200      	movs	r2, #0
 8013ab8:	86da      	strh	r2, [r3, #54]	; 0x36

    /* Check error during Abort procedure */
    if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013abe:	2b40      	cmp	r3, #64	; 0x40
 8013ac0:	d102      	bne.n	8013ac8 <HAL_SPI_Abort_IT+0x198>
    {
      /* return HAL_Error in case of error during Abort procedure */
      errorcode = HAL_ERROR;
 8013ac2:	2301      	movs	r3, #1
 8013ac4:	77fb      	strb	r3, [r7, #31]
 8013ac6:	e002      	b.n	8013ace <HAL_SPI_Abort_IT+0x19e>
    }
    else
    {
      /* Reset errorCode */
      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8013ac8:	687b      	ldr	r3, [r7, #4]
 8013aca:	2200      	movs	r2, #0
 8013acc:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear the Error flags in the SR register */
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8013ace:	2300      	movs	r3, #0
 8013ad0:	60bb      	str	r3, [r7, #8]
 8013ad2:	687b      	ldr	r3, [r7, #4]
 8013ad4:	681b      	ldr	r3, [r3, #0]
 8013ad6:	68db      	ldr	r3, [r3, #12]
 8013ad8:	60bb      	str	r3, [r7, #8]
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	681b      	ldr	r3, [r3, #0]
 8013ade:	689b      	ldr	r3, [r3, #8]
 8013ae0:	60bb      	str	r3, [r7, #8]
 8013ae2:	68bb      	ldr	r3, [r7, #8]
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8013ae4:	2300      	movs	r3, #0
 8013ae6:	60fb      	str	r3, [r7, #12]
 8013ae8:	687b      	ldr	r3, [r7, #4]
 8013aea:	681b      	ldr	r3, [r3, #0]
 8013aec:	689b      	ldr	r3, [r3, #8]
 8013aee:	60fb      	str	r3, [r7, #12]
 8013af0:	68fb      	ldr	r3, [r7, #12]

    /* Restore hspi->State to Ready */
    hspi->State = HAL_SPI_STATE_READY;
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	2201      	movs	r2, #1
 8013af6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* As no DMA to be aborted, call directly user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->AbortCpltCallback(hspi);
#else
    HAL_SPI_AbortCpltCallback(hspi);
 8013afa:	6878      	ldr	r0, [r7, #4]
 8013afc:	f000 f9da 	bl	8013eb4 <HAL_SPI_AbortCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  return errorcode;
 8013b00:	7ffb      	ldrb	r3, [r7, #31]
}
 8013b02:	4618      	mov	r0, r3
 8013b04:	3720      	adds	r7, #32
 8013b06:	46bd      	mov	sp, r7
 8013b08:	bd80      	pop	{r7, pc}
 8013b0a:	bf00      	nop
 8013b0c:	20000058 	.word	0x20000058
 8013b10:	057619f1 	.word	0x057619f1
 8013b14:	08014add 	.word	0x08014add
 8013b18:	08014a4d 	.word	0x08014a4d
 8013b1c:	08014199 	.word	0x08014199
 8013b20:	0801426d 	.word	0x0801426d

08013b24 <HAL_SPI_DMAPause>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAPause(SPI_HandleTypeDef *hspi)
{
 8013b24:	b480      	push	{r7}
 8013b26:	b083      	sub	sp, #12
 8013b28:	af00      	add	r7, sp, #0
 8013b2a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hspi);
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8013b32:	2b01      	cmp	r3, #1
 8013b34:	d101      	bne.n	8013b3a <HAL_SPI_DMAPause+0x16>
 8013b36:	2302      	movs	r3, #2
 8013b38:	e010      	b.n	8013b5c <HAL_SPI_DMAPause+0x38>
 8013b3a:	687b      	ldr	r3, [r7, #4]
 8013b3c:	2201      	movs	r2, #1
 8013b3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	681b      	ldr	r3, [r3, #0]
 8013b46:	685a      	ldr	r2, [r3, #4]
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	681b      	ldr	r3, [r3, #0]
 8013b4c:	f022 0203 	bic.w	r2, r2, #3
 8013b50:	605a      	str	r2, [r3, #4]

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	2200      	movs	r2, #0
 8013b56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8013b5a:	2300      	movs	r3, #0
}
 8013b5c:	4618      	mov	r0, r3
 8013b5e:	370c      	adds	r7, #12
 8013b60:	46bd      	mov	sp, r7
 8013b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b66:	4770      	bx	lr

08013b68 <HAL_SPI_DMAResume>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAResume(SPI_HandleTypeDef *hspi)
{
 8013b68:	b480      	push	{r7}
 8013b6a:	b083      	sub	sp, #12
 8013b6c:	af00      	add	r7, sp, #0
 8013b6e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hspi);
 8013b70:	687b      	ldr	r3, [r7, #4]
 8013b72:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8013b76:	2b01      	cmp	r3, #1
 8013b78:	d101      	bne.n	8013b7e <HAL_SPI_DMAResume+0x16>
 8013b7a:	2302      	movs	r3, #2
 8013b7c:	e010      	b.n	8013ba0 <HAL_SPI_DMAResume+0x38>
 8013b7e:	687b      	ldr	r3, [r7, #4]
 8013b80:	2201      	movs	r2, #1
 8013b82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Enable the SPI DMA Tx & Rx requests */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	681b      	ldr	r3, [r3, #0]
 8013b8a:	685a      	ldr	r2, [r3, #4]
 8013b8c:	687b      	ldr	r3, [r7, #4]
 8013b8e:	681b      	ldr	r3, [r3, #0]
 8013b90:	f042 0203 	orr.w	r2, r2, #3
 8013b94:	605a      	str	r2, [r3, #4]

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8013b96:	687b      	ldr	r3, [r7, #4]
 8013b98:	2200      	movs	r2, #0
 8013b9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8013b9e:	2300      	movs	r3, #0
}
 8013ba0:	4618      	mov	r0, r3
 8013ba2:	370c      	adds	r7, #12
 8013ba4:	46bd      	mov	sp, r7
 8013ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013baa:	4770      	bx	lr

08013bac <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8013bac:	b580      	push	{r7, lr}
 8013bae:	b084      	sub	sp, #16
 8013bb0:	af00      	add	r7, sp, #0
 8013bb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8013bb4:	2300      	movs	r3, #0
 8013bb6:	73fb      	strb	r3, [r7, #15]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013bbc:	2b00      	cmp	r3, #0
 8013bbe:	d00f      	beq.n	8013be0 <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 8013bc0:	687b      	ldr	r3, [r7, #4]
 8013bc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013bc4:	4618      	mov	r0, r3
 8013bc6:	f7f3 fea8 	bl	800791a <HAL_DMA_Abort>
 8013bca:	4603      	mov	r3, r0
 8013bcc:	2b00      	cmp	r3, #0
 8013bce:	d007      	beq.n	8013be0 <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8013bd0:	687b      	ldr	r3, [r7, #4]
 8013bd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013bd4:	f043 0210 	orr.w	r2, r3, #16
 8013bd8:	687b      	ldr	r3, [r7, #4]
 8013bda:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_ERROR;
 8013bdc:	2301      	movs	r3, #1
 8013bde:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 8013be0:	687b      	ldr	r3, [r7, #4]
 8013be2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013be4:	2b00      	cmp	r3, #0
 8013be6:	d00f      	beq.n	8013c08 <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8013be8:	687b      	ldr	r3, [r7, #4]
 8013bea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013bec:	4618      	mov	r0, r3
 8013bee:	f7f3 fe94 	bl	800791a <HAL_DMA_Abort>
 8013bf2:	4603      	mov	r3, r0
 8013bf4:	2b00      	cmp	r3, #0
 8013bf6:	d007      	beq.n	8013c08 <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013bfc:	f043 0210 	orr.w	r2, r3, #16
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_ERROR;
 8013c04:	2301      	movs	r3, #1
 8013c06:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8013c08:	687b      	ldr	r3, [r7, #4]
 8013c0a:	681b      	ldr	r3, [r3, #0]
 8013c0c:	685a      	ldr	r2, [r3, #4]
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	681b      	ldr	r3, [r3, #0]
 8013c12:	f022 0203 	bic.w	r2, r2, #3
 8013c16:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	2201      	movs	r2, #1
 8013c1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  return errorcode;
 8013c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8013c22:	4618      	mov	r0, r3
 8013c24:	3710      	adds	r7, #16
 8013c26:	46bd      	mov	sp, r7
 8013c28:	bd80      	pop	{r7, pc}

08013c2a <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8013c2a:	b580      	push	{r7, lr}
 8013c2c:	b088      	sub	sp, #32
 8013c2e:	af00      	add	r7, sp, #0
 8013c30:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	681b      	ldr	r3, [r3, #0]
 8013c36:	685b      	ldr	r3, [r3, #4]
 8013c38:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	681b      	ldr	r3, [r3, #0]
 8013c3e:	689b      	ldr	r3, [r3, #8]
 8013c40:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8013c42:	69bb      	ldr	r3, [r7, #24]
 8013c44:	099b      	lsrs	r3, r3, #6
 8013c46:	f003 0301 	and.w	r3, r3, #1
 8013c4a:	2b00      	cmp	r3, #0
 8013c4c:	d10f      	bne.n	8013c6e <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8013c4e:	69bb      	ldr	r3, [r7, #24]
 8013c50:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d00a      	beq.n	8013c6e <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8013c58:	69fb      	ldr	r3, [r7, #28]
 8013c5a:	099b      	lsrs	r3, r3, #6
 8013c5c:	f003 0301 	and.w	r3, r3, #1
 8013c60:	2b00      	cmp	r3, #0
 8013c62:	d004      	beq.n	8013c6e <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8013c64:	687b      	ldr	r3, [r7, #4]
 8013c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013c68:	6878      	ldr	r0, [r7, #4]
 8013c6a:	4798      	blx	r3
    return;
 8013c6c:	e0d7      	b.n	8013e1e <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8013c6e:	69bb      	ldr	r3, [r7, #24]
 8013c70:	085b      	lsrs	r3, r3, #1
 8013c72:	f003 0301 	and.w	r3, r3, #1
 8013c76:	2b00      	cmp	r3, #0
 8013c78:	d00a      	beq.n	8013c90 <HAL_SPI_IRQHandler+0x66>
 8013c7a:	69fb      	ldr	r3, [r7, #28]
 8013c7c:	09db      	lsrs	r3, r3, #7
 8013c7e:	f003 0301 	and.w	r3, r3, #1
 8013c82:	2b00      	cmp	r3, #0
 8013c84:	d004      	beq.n	8013c90 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8013c86:	687b      	ldr	r3, [r7, #4]
 8013c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013c8a:	6878      	ldr	r0, [r7, #4]
 8013c8c:	4798      	blx	r3
    return;
 8013c8e:	e0c6      	b.n	8013e1e <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8013c90:	69bb      	ldr	r3, [r7, #24]
 8013c92:	095b      	lsrs	r3, r3, #5
 8013c94:	f003 0301 	and.w	r3, r3, #1
 8013c98:	2b00      	cmp	r3, #0
 8013c9a:	d10c      	bne.n	8013cb6 <HAL_SPI_IRQHandler+0x8c>
 8013c9c:	69bb      	ldr	r3, [r7, #24]
 8013c9e:	099b      	lsrs	r3, r3, #6
 8013ca0:	f003 0301 	and.w	r3, r3, #1
 8013ca4:	2b00      	cmp	r3, #0
 8013ca6:	d106      	bne.n	8013cb6 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8013ca8:	69bb      	ldr	r3, [r7, #24]
 8013caa:	0a1b      	lsrs	r3, r3, #8
 8013cac:	f003 0301 	and.w	r3, r3, #1
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	f000 80b4 	beq.w	8013e1e <HAL_SPI_IRQHandler+0x1f4>
 8013cb6:	69fb      	ldr	r3, [r7, #28]
 8013cb8:	095b      	lsrs	r3, r3, #5
 8013cba:	f003 0301 	and.w	r3, r3, #1
 8013cbe:	2b00      	cmp	r3, #0
 8013cc0:	f000 80ad 	beq.w	8013e1e <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8013cc4:	69bb      	ldr	r3, [r7, #24]
 8013cc6:	099b      	lsrs	r3, r3, #6
 8013cc8:	f003 0301 	and.w	r3, r3, #1
 8013ccc:	2b00      	cmp	r3, #0
 8013cce:	d023      	beq.n	8013d18 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8013cd6:	b2db      	uxtb	r3, r3
 8013cd8:	2b03      	cmp	r3, #3
 8013cda:	d011      	beq.n	8013d00 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013ce0:	f043 0204 	orr.w	r2, r3, #4
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8013ce8:	2300      	movs	r3, #0
 8013cea:	60bb      	str	r3, [r7, #8]
 8013cec:	687b      	ldr	r3, [r7, #4]
 8013cee:	681b      	ldr	r3, [r3, #0]
 8013cf0:	68db      	ldr	r3, [r3, #12]
 8013cf2:	60bb      	str	r3, [r7, #8]
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	681b      	ldr	r3, [r3, #0]
 8013cf8:	689b      	ldr	r3, [r3, #8]
 8013cfa:	60bb      	str	r3, [r7, #8]
 8013cfc:	68bb      	ldr	r3, [r7, #8]
 8013cfe:	e00b      	b.n	8013d18 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8013d00:	2300      	movs	r3, #0
 8013d02:	60fb      	str	r3, [r7, #12]
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	681b      	ldr	r3, [r3, #0]
 8013d08:	68db      	ldr	r3, [r3, #12]
 8013d0a:	60fb      	str	r3, [r7, #12]
 8013d0c:	687b      	ldr	r3, [r7, #4]
 8013d0e:	681b      	ldr	r3, [r3, #0]
 8013d10:	689b      	ldr	r3, [r3, #8]
 8013d12:	60fb      	str	r3, [r7, #12]
 8013d14:	68fb      	ldr	r3, [r7, #12]
        return;
 8013d16:	e082      	b.n	8013e1e <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8013d18:	69bb      	ldr	r3, [r7, #24]
 8013d1a:	095b      	lsrs	r3, r3, #5
 8013d1c:	f003 0301 	and.w	r3, r3, #1
 8013d20:	2b00      	cmp	r3, #0
 8013d22:	d014      	beq.n	8013d4e <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8013d24:	687b      	ldr	r3, [r7, #4]
 8013d26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013d28:	f043 0201 	orr.w	r2, r3, #1
 8013d2c:	687b      	ldr	r3, [r7, #4]
 8013d2e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8013d30:	2300      	movs	r3, #0
 8013d32:	613b      	str	r3, [r7, #16]
 8013d34:	687b      	ldr	r3, [r7, #4]
 8013d36:	681b      	ldr	r3, [r3, #0]
 8013d38:	689b      	ldr	r3, [r3, #8]
 8013d3a:	613b      	str	r3, [r7, #16]
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	681b      	ldr	r3, [r3, #0]
 8013d40:	681a      	ldr	r2, [r3, #0]
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	681b      	ldr	r3, [r3, #0]
 8013d46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8013d4a:	601a      	str	r2, [r3, #0]
 8013d4c:	693b      	ldr	r3, [r7, #16]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8013d4e:	69bb      	ldr	r3, [r7, #24]
 8013d50:	0a1b      	lsrs	r3, r3, #8
 8013d52:	f003 0301 	and.w	r3, r3, #1
 8013d56:	2b00      	cmp	r3, #0
 8013d58:	d00c      	beq.n	8013d74 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013d5e:	f043 0208 	orr.w	r2, r3, #8
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8013d66:	2300      	movs	r3, #0
 8013d68:	617b      	str	r3, [r7, #20]
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	681b      	ldr	r3, [r3, #0]
 8013d6e:	689b      	ldr	r3, [r3, #8]
 8013d70:	617b      	str	r3, [r7, #20]
 8013d72:	697b      	ldr	r3, [r7, #20]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d04f      	beq.n	8013e1c <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8013d7c:	687b      	ldr	r3, [r7, #4]
 8013d7e:	681b      	ldr	r3, [r3, #0]
 8013d80:	685a      	ldr	r2, [r3, #4]
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	681b      	ldr	r3, [r3, #0]
 8013d86:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8013d8a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8013d8c:	687b      	ldr	r3, [r7, #4]
 8013d8e:	2201      	movs	r2, #1
 8013d90:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8013d94:	69fb      	ldr	r3, [r7, #28]
 8013d96:	f003 0302 	and.w	r3, r3, #2
 8013d9a:	2b00      	cmp	r3, #0
 8013d9c:	d104      	bne.n	8013da8 <HAL_SPI_IRQHandler+0x17e>
 8013d9e:	69fb      	ldr	r3, [r7, #28]
 8013da0:	f003 0301 	and.w	r3, r3, #1
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	d034      	beq.n	8013e12 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8013da8:	687b      	ldr	r3, [r7, #4]
 8013daa:	681b      	ldr	r3, [r3, #0]
 8013dac:	685a      	ldr	r2, [r3, #4]
 8013dae:	687b      	ldr	r3, [r7, #4]
 8013db0:	681b      	ldr	r3, [r3, #0]
 8013db2:	f022 0203 	bic.w	r2, r2, #3
 8013db6:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8013db8:	687b      	ldr	r3, [r7, #4]
 8013dba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013dbc:	2b00      	cmp	r3, #0
 8013dbe:	d011      	beq.n	8013de4 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8013dc0:	687b      	ldr	r3, [r7, #4]
 8013dc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013dc4:	4a17      	ldr	r2, [pc, #92]	; (8013e24 <HAL_SPI_IRQHandler+0x1fa>)
 8013dc6:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8013dc8:	687b      	ldr	r3, [r7, #4]
 8013dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013dcc:	4618      	mov	r0, r3
 8013dce:	f7f3 fe14 	bl	80079fa <HAL_DMA_Abort_IT>
 8013dd2:	4603      	mov	r3, r0
 8013dd4:	2b00      	cmp	r3, #0
 8013dd6:	d005      	beq.n	8013de4 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8013dd8:	687b      	ldr	r3, [r7, #4]
 8013dda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013ddc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8013de0:	687b      	ldr	r3, [r7, #4]
 8013de2:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8013de4:	687b      	ldr	r3, [r7, #4]
 8013de6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013de8:	2b00      	cmp	r3, #0
 8013dea:	d016      	beq.n	8013e1a <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8013dec:	687b      	ldr	r3, [r7, #4]
 8013dee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013df0:	4a0c      	ldr	r2, [pc, #48]	; (8013e24 <HAL_SPI_IRQHandler+0x1fa>)
 8013df2:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8013df4:	687b      	ldr	r3, [r7, #4]
 8013df6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013df8:	4618      	mov	r0, r3
 8013dfa:	f7f3 fdfe 	bl	80079fa <HAL_DMA_Abort_IT>
 8013dfe:	4603      	mov	r3, r0
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	d00a      	beq.n	8013e1a <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8013e04:	687b      	ldr	r3, [r7, #4]
 8013e06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013e08:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8013e0c:	687b      	ldr	r3, [r7, #4]
 8013e0e:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8013e10:	e003      	b.n	8013e1a <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8013e12:	6878      	ldr	r0, [r7, #4]
 8013e14:	f000 f844 	bl	8013ea0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8013e18:	e000      	b.n	8013e1c <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8013e1a:	bf00      	nop
    return;
 8013e1c:	bf00      	nop
  }
}
 8013e1e:	3720      	adds	r7, #32
 8013e20:	46bd      	mov	sp, r7
 8013e22:	bd80      	pop	{r7, pc}
 8013e24:	08014171 	.word	0x08014171

08013e28 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8013e28:	b480      	push	{r7}
 8013e2a:	b083      	sub	sp, #12
 8013e2c:	af00      	add	r7, sp, #0
 8013e2e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8013e30:	bf00      	nop
 8013e32:	370c      	adds	r7, #12
 8013e34:	46bd      	mov	sp, r7
 8013e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e3a:	4770      	bx	lr

08013e3c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8013e3c:	b480      	push	{r7}
 8013e3e:	b083      	sub	sp, #12
 8013e40:	af00      	add	r7, sp, #0
 8013e42:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8013e44:	bf00      	nop
 8013e46:	370c      	adds	r7, #12
 8013e48:	46bd      	mov	sp, r7
 8013e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e4e:	4770      	bx	lr

08013e50 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8013e50:	b480      	push	{r7}
 8013e52:	b083      	sub	sp, #12
 8013e54:	af00      	add	r7, sp, #0
 8013e56:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8013e58:	bf00      	nop
 8013e5a:	370c      	adds	r7, #12
 8013e5c:	46bd      	mov	sp, r7
 8013e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e62:	4770      	bx	lr

08013e64 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8013e64:	b480      	push	{r7}
 8013e66:	b083      	sub	sp, #12
 8013e68:	af00      	add	r7, sp, #0
 8013e6a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8013e6c:	bf00      	nop
 8013e6e:	370c      	adds	r7, #12
 8013e70:	46bd      	mov	sp, r7
 8013e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e76:	4770      	bx	lr

08013e78 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8013e78:	b480      	push	{r7}
 8013e7a:	b083      	sub	sp, #12
 8013e7c:	af00      	add	r7, sp, #0
 8013e7e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8013e80:	bf00      	nop
 8013e82:	370c      	adds	r7, #12
 8013e84:	46bd      	mov	sp, r7
 8013e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e8a:	4770      	bx	lr

08013e8c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8013e8c:	b480      	push	{r7}
 8013e8e:	b083      	sub	sp, #12
 8013e90:	af00      	add	r7, sp, #0
 8013e92:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8013e94:	bf00      	nop
 8013e96:	370c      	adds	r7, #12
 8013e98:	46bd      	mov	sp, r7
 8013e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e9e:	4770      	bx	lr

08013ea0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8013ea0:	b480      	push	{r7}
 8013ea2:	b083      	sub	sp, #12
 8013ea4:	af00      	add	r7, sp, #0
 8013ea6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8013ea8:	bf00      	nop
 8013eaa:	370c      	adds	r7, #12
 8013eac:	46bd      	mov	sp, r7
 8013eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eb2:	4770      	bx	lr

08013eb4 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 8013eb4:	b480      	push	{r7}
 8013eb6:	b083      	sub	sp, #12
 8013eb8:	af00      	add	r7, sp, #0
 8013eba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 8013ebc:	bf00      	nop
 8013ebe:	370c      	adds	r7, #12
 8013ec0:	46bd      	mov	sp, r7
 8013ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ec6:	4770      	bx	lr

08013ec8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8013ec8:	b480      	push	{r7}
 8013eca:	b083      	sub	sp, #12
 8013ecc:	af00      	add	r7, sp, #0
 8013ece:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8013ed6:	b2db      	uxtb	r3, r3
}
 8013ed8:	4618      	mov	r0, r3
 8013eda:	370c      	adds	r7, #12
 8013edc:	46bd      	mov	sp, r7
 8013ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ee2:	4770      	bx	lr

08013ee4 <HAL_SPI_GetError>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI error code in bitmap format
  */
uint32_t HAL_SPI_GetError(SPI_HandleTypeDef *hspi)
{
 8013ee4:	b480      	push	{r7}
 8013ee6:	b083      	sub	sp, #12
 8013ee8:	af00      	add	r7, sp, #0
 8013eea:	6078      	str	r0, [r7, #4]
  /* Return SPI ErrorCode */
  return hspi->ErrorCode;
 8013eec:	687b      	ldr	r3, [r7, #4]
 8013eee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8013ef0:	4618      	mov	r0, r3
 8013ef2:	370c      	adds	r7, #12
 8013ef4:	46bd      	mov	sp, r7
 8013ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013efa:	4770      	bx	lr

08013efc <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8013efc:	b580      	push	{r7, lr}
 8013efe:	b086      	sub	sp, #24
 8013f00:	af00      	add	r7, sp, #0
 8013f02:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8013f04:	687b      	ldr	r3, [r7, #4]
 8013f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013f08:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8013f0a:	f7f2 fa45 	bl	8006398 <HAL_GetTick>
 8013f0e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	681b      	ldr	r3, [r3, #0]
 8013f14:	681b      	ldr	r3, [r3, #0]
 8013f16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013f1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013f1e:	d03b      	beq.n	8013f98 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8013f20:	697b      	ldr	r3, [r7, #20]
 8013f22:	681b      	ldr	r3, [r3, #0]
 8013f24:	685a      	ldr	r2, [r3, #4]
 8013f26:	697b      	ldr	r3, [r7, #20]
 8013f28:	681b      	ldr	r3, [r3, #0]
 8013f2a:	f022 0220 	bic.w	r2, r2, #32
 8013f2e:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8013f30:	697b      	ldr	r3, [r7, #20]
 8013f32:	681b      	ldr	r3, [r3, #0]
 8013f34:	685a      	ldr	r2, [r3, #4]
 8013f36:	697b      	ldr	r3, [r7, #20]
 8013f38:	681b      	ldr	r3, [r3, #0]
 8013f3a:	f022 0202 	bic.w	r2, r2, #2
 8013f3e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8013f40:	693a      	ldr	r2, [r7, #16]
 8013f42:	2164      	movs	r1, #100	; 0x64
 8013f44:	6978      	ldr	r0, [r7, #20]
 8013f46:	f000 fc2c 	bl	80147a2 <SPI_EndRxTxTransaction>
 8013f4a:	4603      	mov	r3, r0
 8013f4c:	2b00      	cmp	r3, #0
 8013f4e:	d005      	beq.n	8013f5c <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8013f50:	697b      	ldr	r3, [r7, #20]
 8013f52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013f54:	f043 0220 	orr.w	r2, r3, #32
 8013f58:	697b      	ldr	r3, [r7, #20]
 8013f5a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8013f5c:	697b      	ldr	r3, [r7, #20]
 8013f5e:	689b      	ldr	r3, [r3, #8]
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	d10a      	bne.n	8013f7a <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8013f64:	2300      	movs	r3, #0
 8013f66:	60fb      	str	r3, [r7, #12]
 8013f68:	697b      	ldr	r3, [r7, #20]
 8013f6a:	681b      	ldr	r3, [r3, #0]
 8013f6c:	68db      	ldr	r3, [r3, #12]
 8013f6e:	60fb      	str	r3, [r7, #12]
 8013f70:	697b      	ldr	r3, [r7, #20]
 8013f72:	681b      	ldr	r3, [r3, #0]
 8013f74:	689b      	ldr	r3, [r3, #8]
 8013f76:	60fb      	str	r3, [r7, #12]
 8013f78:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8013f7a:	697b      	ldr	r3, [r7, #20]
 8013f7c:	2200      	movs	r2, #0
 8013f7e:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8013f80:	697b      	ldr	r3, [r7, #20]
 8013f82:	2201      	movs	r2, #1
 8013f84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8013f88:	697b      	ldr	r3, [r7, #20]
 8013f8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013f8c:	2b00      	cmp	r3, #0
 8013f8e:	d003      	beq.n	8013f98 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8013f90:	6978      	ldr	r0, [r7, #20]
 8013f92:	f7ff ff85 	bl	8013ea0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8013f96:	e002      	b.n	8013f9e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8013f98:	6978      	ldr	r0, [r7, #20]
 8013f9a:	f7ff ff45 	bl	8013e28 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8013f9e:	3718      	adds	r7, #24
 8013fa0:	46bd      	mov	sp, r7
 8013fa2:	bd80      	pop	{r7, pc}

08013fa4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8013fa4:	b580      	push	{r7, lr}
 8013fa6:	b084      	sub	sp, #16
 8013fa8:	af00      	add	r7, sp, #0
 8013faa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013fb0:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8013fb2:	f7f2 f9f1 	bl	8006398 <HAL_GetTick>
 8013fb6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	681b      	ldr	r3, [r3, #0]
 8013fbc:	681b      	ldr	r3, [r3, #0]
 8013fbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013fc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013fc6:	d03b      	beq.n	8014040 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8013fc8:	68fb      	ldr	r3, [r7, #12]
 8013fca:	681b      	ldr	r3, [r3, #0]
 8013fcc:	685a      	ldr	r2, [r3, #4]
 8013fce:	68fb      	ldr	r3, [r7, #12]
 8013fd0:	681b      	ldr	r3, [r3, #0]
 8013fd2:	f022 0220 	bic.w	r2, r2, #32
 8013fd6:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8013fd8:	68fb      	ldr	r3, [r7, #12]
 8013fda:	689b      	ldr	r3, [r3, #8]
 8013fdc:	2b00      	cmp	r3, #0
 8013fde:	d10d      	bne.n	8013ffc <SPI_DMAReceiveCplt+0x58>
 8013fe0:	68fb      	ldr	r3, [r7, #12]
 8013fe2:	685b      	ldr	r3, [r3, #4]
 8013fe4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8013fe8:	d108      	bne.n	8013ffc <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8013fea:	68fb      	ldr	r3, [r7, #12]
 8013fec:	681b      	ldr	r3, [r3, #0]
 8013fee:	685a      	ldr	r2, [r3, #4]
 8013ff0:	68fb      	ldr	r3, [r7, #12]
 8013ff2:	681b      	ldr	r3, [r3, #0]
 8013ff4:	f022 0203 	bic.w	r2, r2, #3
 8013ff8:	605a      	str	r2, [r3, #4]
 8013ffa:	e007      	b.n	801400c <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8013ffc:	68fb      	ldr	r3, [r7, #12]
 8013ffe:	681b      	ldr	r3, [r3, #0]
 8014000:	685a      	ldr	r2, [r3, #4]
 8014002:	68fb      	ldr	r3, [r7, #12]
 8014004:	681b      	ldr	r3, [r3, #0]
 8014006:	f022 0201 	bic.w	r2, r2, #1
 801400a:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 801400c:	68ba      	ldr	r2, [r7, #8]
 801400e:	2164      	movs	r1, #100	; 0x64
 8014010:	68f8      	ldr	r0, [r7, #12]
 8014012:	f000 fb61 	bl	80146d8 <SPI_EndRxTransaction>
 8014016:	4603      	mov	r3, r0
 8014018:	2b00      	cmp	r3, #0
 801401a:	d002      	beq.n	8014022 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 801401c:	68fb      	ldr	r3, [r7, #12]
 801401e:	2220      	movs	r2, #32
 8014020:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8014022:	68fb      	ldr	r3, [r7, #12]
 8014024:	2200      	movs	r2, #0
 8014026:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8014028:	68fb      	ldr	r3, [r7, #12]
 801402a:	2201      	movs	r2, #1
 801402c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8014030:	68fb      	ldr	r3, [r7, #12]
 8014032:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014034:	2b00      	cmp	r3, #0
 8014036:	d003      	beq.n	8014040 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8014038:	68f8      	ldr	r0, [r7, #12]
 801403a:	f7ff ff31 	bl	8013ea0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 801403e:	e002      	b.n	8014046 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8014040:	68f8      	ldr	r0, [r7, #12]
 8014042:	f7ff fefb 	bl	8013e3c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8014046:	3710      	adds	r7, #16
 8014048:	46bd      	mov	sp, r7
 801404a:	bd80      	pop	{r7, pc}

0801404c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801404c:	b580      	push	{r7, lr}
 801404e:	b084      	sub	sp, #16
 8014050:	af00      	add	r7, sp, #0
 8014052:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8014054:	687b      	ldr	r3, [r7, #4]
 8014056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014058:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801405a:	f7f2 f99d 	bl	8006398 <HAL_GetTick>
 801405e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8014060:	687b      	ldr	r3, [r7, #4]
 8014062:	681b      	ldr	r3, [r3, #0]
 8014064:	681b      	ldr	r3, [r3, #0]
 8014066:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801406a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801406e:	d02f      	beq.n	80140d0 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8014070:	68fb      	ldr	r3, [r7, #12]
 8014072:	681b      	ldr	r3, [r3, #0]
 8014074:	685a      	ldr	r2, [r3, #4]
 8014076:	68fb      	ldr	r3, [r7, #12]
 8014078:	681b      	ldr	r3, [r3, #0]
 801407a:	f022 0220 	bic.w	r2, r2, #32
 801407e:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8014080:	68ba      	ldr	r2, [r7, #8]
 8014082:	2164      	movs	r1, #100	; 0x64
 8014084:	68f8      	ldr	r0, [r7, #12]
 8014086:	f000 fb8c 	bl	80147a2 <SPI_EndRxTxTransaction>
 801408a:	4603      	mov	r3, r0
 801408c:	2b00      	cmp	r3, #0
 801408e:	d005      	beq.n	801409c <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8014090:	68fb      	ldr	r3, [r7, #12]
 8014092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014094:	f043 0220 	orr.w	r2, r3, #32
 8014098:	68fb      	ldr	r3, [r7, #12]
 801409a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 801409c:	68fb      	ldr	r3, [r7, #12]
 801409e:	681b      	ldr	r3, [r3, #0]
 80140a0:	685a      	ldr	r2, [r3, #4]
 80140a2:	68fb      	ldr	r3, [r7, #12]
 80140a4:	681b      	ldr	r3, [r3, #0]
 80140a6:	f022 0203 	bic.w	r2, r2, #3
 80140aa:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80140ac:	68fb      	ldr	r3, [r7, #12]
 80140ae:	2200      	movs	r2, #0
 80140b0:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 80140b2:	68fb      	ldr	r3, [r7, #12]
 80140b4:	2200      	movs	r2, #0
 80140b6:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80140b8:	68fb      	ldr	r3, [r7, #12]
 80140ba:	2201      	movs	r2, #1
 80140bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80140c0:	68fb      	ldr	r3, [r7, #12]
 80140c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80140c4:	2b00      	cmp	r3, #0
 80140c6:	d003      	beq.n	80140d0 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80140c8:	68f8      	ldr	r0, [r7, #12]
 80140ca:	f7ff fee9 	bl	8013ea0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80140ce:	e002      	b.n	80140d6 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80140d0:	68f8      	ldr	r0, [r7, #12]
 80140d2:	f7ff febd 	bl	8013e50 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80140d6:	3710      	adds	r7, #16
 80140d8:	46bd      	mov	sp, r7
 80140da:	bd80      	pop	{r7, pc}

080140dc <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80140dc:	b580      	push	{r7, lr}
 80140de:	b084      	sub	sp, #16
 80140e0:	af00      	add	r7, sp, #0
 80140e2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80140e8:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80140ea:	68f8      	ldr	r0, [r7, #12]
 80140ec:	f7ff feba 	bl	8013e64 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80140f0:	bf00      	nop
 80140f2:	3710      	adds	r7, #16
 80140f4:	46bd      	mov	sp, r7
 80140f6:	bd80      	pop	{r7, pc}

080140f8 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80140f8:	b580      	push	{r7, lr}
 80140fa:	b084      	sub	sp, #16
 80140fc:	af00      	add	r7, sp, #0
 80140fe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8014100:	687b      	ldr	r3, [r7, #4]
 8014102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014104:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8014106:	68f8      	ldr	r0, [r7, #12]
 8014108:	f7ff feb6 	bl	8013e78 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801410c:	bf00      	nop
 801410e:	3710      	adds	r7, #16
 8014110:	46bd      	mov	sp, r7
 8014112:	bd80      	pop	{r7, pc}

08014114 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8014114:	b580      	push	{r7, lr}
 8014116:	b084      	sub	sp, #16
 8014118:	af00      	add	r7, sp, #0
 801411a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 801411c:	687b      	ldr	r3, [r7, #4]
 801411e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014120:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8014122:	68f8      	ldr	r0, [r7, #12]
 8014124:	f7ff feb2 	bl	8013e8c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8014128:	bf00      	nop
 801412a:	3710      	adds	r7, #16
 801412c:	46bd      	mov	sp, r7
 801412e:	bd80      	pop	{r7, pc}

08014130 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8014130:	b580      	push	{r7, lr}
 8014132:	b084      	sub	sp, #16
 8014134:	af00      	add	r7, sp, #0
 8014136:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8014138:	687b      	ldr	r3, [r7, #4]
 801413a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801413c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 801413e:	68fb      	ldr	r3, [r7, #12]
 8014140:	681b      	ldr	r3, [r3, #0]
 8014142:	685a      	ldr	r2, [r3, #4]
 8014144:	68fb      	ldr	r3, [r7, #12]
 8014146:	681b      	ldr	r3, [r3, #0]
 8014148:	f022 0203 	bic.w	r2, r2, #3
 801414c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801414e:	68fb      	ldr	r3, [r7, #12]
 8014150:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014152:	f043 0210 	orr.w	r2, r3, #16
 8014156:	68fb      	ldr	r3, [r7, #12]
 8014158:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 801415a:	68fb      	ldr	r3, [r7, #12]
 801415c:	2201      	movs	r2, #1
 801415e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8014162:	68f8      	ldr	r0, [r7, #12]
 8014164:	f7ff fe9c 	bl	8013ea0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8014168:	bf00      	nop
 801416a:	3710      	adds	r7, #16
 801416c:	46bd      	mov	sp, r7
 801416e:	bd80      	pop	{r7, pc}

08014170 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8014170:	b580      	push	{r7, lr}
 8014172:	b084      	sub	sp, #16
 8014174:	af00      	add	r7, sp, #0
 8014176:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8014178:	687b      	ldr	r3, [r7, #4]
 801417a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801417c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 801417e:	68fb      	ldr	r3, [r7, #12]
 8014180:	2200      	movs	r2, #0
 8014182:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8014184:	68fb      	ldr	r3, [r7, #12]
 8014186:	2200      	movs	r2, #0
 8014188:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 801418a:	68f8      	ldr	r0, [r7, #12]
 801418c:	f7ff fe88 	bl	8013ea0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8014190:	bf00      	nop
 8014192:	3710      	adds	r7, #16
 8014194:	46bd      	mov	sp, r7
 8014196:	bd80      	pop	{r7, pc}

08014198 <SPI_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8014198:	b580      	push	{r7, lr}
 801419a:	b086      	sub	sp, #24
 801419c:	af00      	add	r7, sp, #0
 801419e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80141a0:	687b      	ldr	r3, [r7, #4]
 80141a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80141a4:	617b      	str	r3, [r7, #20]
  __IO uint32_t count;

  hspi->hdmatx->XferAbortCallback = NULL;
 80141a6:	697b      	ldr	r3, [r7, #20]
 80141a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80141aa:	2200      	movs	r2, #0
 80141ac:	651a      	str	r2, [r3, #80]	; 0x50
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80141ae:	4b2d      	ldr	r3, [pc, #180]	; (8014264 <SPI_DMATxAbortCallback+0xcc>)
 80141b0:	681b      	ldr	r3, [r3, #0]
 80141b2:	4a2d      	ldr	r2, [pc, #180]	; (8014268 <SPI_DMATxAbortCallback+0xd0>)
 80141b4:	fba2 2303 	umull	r2, r3, r2, r3
 80141b8:	0a5b      	lsrs	r3, r3, #9
 80141ba:	2264      	movs	r2, #100	; 0x64
 80141bc:	fb02 f303 	mul.w	r3, r2, r3
 80141c0:	613b      	str	r3, [r7, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80141c2:	697b      	ldr	r3, [r7, #20]
 80141c4:	681b      	ldr	r3, [r3, #0]
 80141c6:	685a      	ldr	r2, [r3, #4]
 80141c8:	697b      	ldr	r3, [r7, #20]
 80141ca:	681b      	ldr	r3, [r3, #0]
 80141cc:	f022 0202 	bic.w	r2, r2, #2
 80141d0:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80141d2:	693b      	ldr	r3, [r7, #16]
 80141d4:	2b00      	cmp	r3, #0
 80141d6:	d106      	bne.n	80141e6 <SPI_DMATxAbortCallback+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80141d8:	697b      	ldr	r3, [r7, #20]
 80141da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80141dc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80141e0:	697b      	ldr	r3, [r7, #20]
 80141e2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80141e4:	e009      	b.n	80141fa <SPI_DMATxAbortCallback+0x62>
    }
    count--;
 80141e6:	693b      	ldr	r3, [r7, #16]
 80141e8:	3b01      	subs	r3, #1
 80141ea:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80141ec:	697b      	ldr	r3, [r7, #20]
 80141ee:	681b      	ldr	r3, [r3, #0]
 80141f0:	689b      	ldr	r3, [r3, #8]
 80141f2:	f003 0302 	and.w	r3, r3, #2
 80141f6:	2b00      	cmp	r3, #0
 80141f8:	d0eb      	beq.n	80141d2 <SPI_DMATxAbortCallback+0x3a>

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmarx != NULL)
 80141fa:	697b      	ldr	r3, [r7, #20]
 80141fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80141fe:	2b00      	cmp	r3, #0
 8014200:	d004      	beq.n	801420c <SPI_DMATxAbortCallback+0x74>
  {
    if (hspi->hdmarx->XferAbortCallback != NULL)
 8014202:	697b      	ldr	r3, [r7, #20]
 8014204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014206:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014208:	2b00      	cmp	r3, #0
 801420a:	d126      	bne.n	801425a <SPI_DMATxAbortCallback+0xc2>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 801420c:	697b      	ldr	r3, [r7, #20]
 801420e:	2200      	movs	r2, #0
 8014210:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8014212:	697b      	ldr	r3, [r7, #20]
 8014214:	2200      	movs	r2, #0
 8014216:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 8014218:	697b      	ldr	r3, [r7, #20]
 801421a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801421c:	2b40      	cmp	r3, #64	; 0x40
 801421e:	d002      	beq.n	8014226 <SPI_DMATxAbortCallback+0x8e>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8014220:	697b      	ldr	r3, [r7, #20]
 8014222:	2200      	movs	r2, #0
 8014224:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8014226:	2300      	movs	r3, #0
 8014228:	60bb      	str	r3, [r7, #8]
 801422a:	697b      	ldr	r3, [r7, #20]
 801422c:	681b      	ldr	r3, [r3, #0]
 801422e:	68db      	ldr	r3, [r3, #12]
 8014230:	60bb      	str	r3, [r7, #8]
 8014232:	697b      	ldr	r3, [r7, #20]
 8014234:	681b      	ldr	r3, [r3, #0]
 8014236:	689b      	ldr	r3, [r3, #8]
 8014238:	60bb      	str	r3, [r7, #8]
 801423a:	68bb      	ldr	r3, [r7, #8]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 801423c:	2300      	movs	r3, #0
 801423e:	60fb      	str	r3, [r7, #12]
 8014240:	697b      	ldr	r3, [r7, #20]
 8014242:	681b      	ldr	r3, [r3, #0]
 8014244:	689b      	ldr	r3, [r3, #8]
 8014246:	60fb      	str	r3, [r7, #12]
 8014248:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 801424a:	697b      	ldr	r3, [r7, #20]
 801424c:	2201      	movs	r2, #1
 801424e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 8014252:	6978      	ldr	r0, [r7, #20]
 8014254:	f7ff fe2e 	bl	8013eb4 <HAL_SPI_AbortCpltCallback>
 8014258:	e000      	b.n	801425c <SPI_DMATxAbortCallback+0xc4>
      return;
 801425a:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801425c:	3718      	adds	r7, #24
 801425e:	46bd      	mov	sp, r7
 8014260:	bd80      	pop	{r7, pc}
 8014262:	bf00      	nop
 8014264:	20000058 	.word	0x20000058
 8014268:	057619f1 	.word	0x057619f1

0801426c <SPI_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 801426c:	b580      	push	{r7, lr}
 801426e:	b086      	sub	sp, #24
 8014270:	af00      	add	r7, sp, #0
 8014272:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8014274:	687b      	ldr	r3, [r7, #4]
 8014276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014278:	617b      	str	r3, [r7, #20]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 801427a:	697b      	ldr	r3, [r7, #20]
 801427c:	681b      	ldr	r3, [r3, #0]
 801427e:	681a      	ldr	r2, [r3, #0]
 8014280:	697b      	ldr	r3, [r7, #20]
 8014282:	681b      	ldr	r3, [r3, #0]
 8014284:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8014288:	601a      	str	r2, [r3, #0]

  hspi->hdmarx->XferAbortCallback = NULL;
 801428a:	697b      	ldr	r3, [r7, #20]
 801428c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801428e:	2200      	movs	r2, #0
 8014290:	651a      	str	r2, [r3, #80]	; 0x50

  /* Disable Rx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8014292:	697b      	ldr	r3, [r7, #20]
 8014294:	681b      	ldr	r3, [r3, #0]
 8014296:	685a      	ldr	r2, [r3, #4]
 8014298:	697b      	ldr	r3, [r7, #20]
 801429a:	681b      	ldr	r3, [r3, #0]
 801429c:	f022 0201 	bic.w	r2, r2, #1
 80142a0:	605a      	str	r2, [r3, #4]

  /* Check Busy flag */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80142a2:	f7f2 f879 	bl	8006398 <HAL_GetTick>
 80142a6:	4603      	mov	r3, r0
 80142a8:	461a      	mov	r2, r3
 80142aa:	2164      	movs	r1, #100	; 0x64
 80142ac:	6978      	ldr	r0, [r7, #20]
 80142ae:	f000 fa78 	bl	80147a2 <SPI_EndRxTxTransaction>
 80142b2:	4603      	mov	r3, r0
 80142b4:	2b00      	cmp	r3, #0
 80142b6:	d005      	beq.n	80142c4 <SPI_DMARxAbortCallback+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80142b8:	697b      	ldr	r3, [r7, #20]
 80142ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80142bc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80142c0:	697b      	ldr	r3, [r7, #20]
 80142c2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmatx != NULL)
 80142c4:	697b      	ldr	r3, [r7, #20]
 80142c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80142c8:	2b00      	cmp	r3, #0
 80142ca:	d004      	beq.n	80142d6 <SPI_DMARxAbortCallback+0x6a>
  {
    if (hspi->hdmatx->XferAbortCallback != NULL)
 80142cc:	697b      	ldr	r3, [r7, #20]
 80142ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80142d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80142d2:	2b00      	cmp	r3, #0
 80142d4:	d126      	bne.n	8014324 <SPI_DMARxAbortCallback+0xb8>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 80142d6:	697b      	ldr	r3, [r7, #20]
 80142d8:	2200      	movs	r2, #0
 80142da:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80142dc:	697b      	ldr	r3, [r7, #20]
 80142de:	2200      	movs	r2, #0
 80142e0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 80142e2:	697b      	ldr	r3, [r7, #20]
 80142e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80142e6:	2b40      	cmp	r3, #64	; 0x40
 80142e8:	d002      	beq.n	80142f0 <SPI_DMARxAbortCallback+0x84>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80142ea:	697b      	ldr	r3, [r7, #20]
 80142ec:	2200      	movs	r2, #0
 80142ee:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80142f0:	2300      	movs	r3, #0
 80142f2:	60fb      	str	r3, [r7, #12]
 80142f4:	697b      	ldr	r3, [r7, #20]
 80142f6:	681b      	ldr	r3, [r3, #0]
 80142f8:	68db      	ldr	r3, [r3, #12]
 80142fa:	60fb      	str	r3, [r7, #12]
 80142fc:	697b      	ldr	r3, [r7, #20]
 80142fe:	681b      	ldr	r3, [r3, #0]
 8014300:	689b      	ldr	r3, [r3, #8]
 8014302:	60fb      	str	r3, [r7, #12]
 8014304:	68fb      	ldr	r3, [r7, #12]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8014306:	2300      	movs	r3, #0
 8014308:	613b      	str	r3, [r7, #16]
 801430a:	697b      	ldr	r3, [r7, #20]
 801430c:	681b      	ldr	r3, [r3, #0]
 801430e:	689b      	ldr	r3, [r3, #8]
 8014310:	613b      	str	r3, [r7, #16]
 8014312:	693b      	ldr	r3, [r7, #16]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 8014314:	697b      	ldr	r3, [r7, #20]
 8014316:	2201      	movs	r2, #1
 8014318:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 801431c:	6978      	ldr	r0, [r7, #20]
 801431e:	f7ff fdc9 	bl	8013eb4 <HAL_SPI_AbortCpltCallback>
 8014322:	e000      	b.n	8014326 <SPI_DMARxAbortCallback+0xba>
      return;
 8014324:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8014326:	3718      	adds	r7, #24
 8014328:	46bd      	mov	sp, r7
 801432a:	bd80      	pop	{r7, pc}

0801432c <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 801432c:	b580      	push	{r7, lr}
 801432e:	b082      	sub	sp, #8
 8014330:	af00      	add	r7, sp, #0
 8014332:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8014334:	687b      	ldr	r3, [r7, #4]
 8014336:	681b      	ldr	r3, [r3, #0]
 8014338:	f103 020c 	add.w	r2, r3, #12
 801433c:	687b      	ldr	r3, [r7, #4]
 801433e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014340:	7812      	ldrb	r2, [r2, #0]
 8014342:	b2d2      	uxtb	r2, r2
 8014344:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8014346:	687b      	ldr	r3, [r7, #4]
 8014348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801434a:	1c5a      	adds	r2, r3, #1
 801434c:	687b      	ldr	r3, [r7, #4]
 801434e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8014350:	687b      	ldr	r3, [r7, #4]
 8014352:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014354:	b29b      	uxth	r3, r3
 8014356:	3b01      	subs	r3, #1
 8014358:	b29a      	uxth	r2, r3
 801435a:	687b      	ldr	r3, [r7, #4]
 801435c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 801435e:	687b      	ldr	r3, [r7, #4]
 8014360:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014362:	b29b      	uxth	r3, r3
 8014364:	2b00      	cmp	r3, #0
 8014366:	d10f      	bne.n	8014388 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8014368:	687b      	ldr	r3, [r7, #4]
 801436a:	681b      	ldr	r3, [r3, #0]
 801436c:	685a      	ldr	r2, [r3, #4]
 801436e:	687b      	ldr	r3, [r7, #4]
 8014370:	681b      	ldr	r3, [r3, #0]
 8014372:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8014376:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801437c:	b29b      	uxth	r3, r3
 801437e:	2b00      	cmp	r3, #0
 8014380:	d102      	bne.n	8014388 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8014382:	6878      	ldr	r0, [r7, #4]
 8014384:	f000 fa4e 	bl	8014824 <SPI_CloseRxTx_ISR>
    }
  }
}
 8014388:	bf00      	nop
 801438a:	3708      	adds	r7, #8
 801438c:	46bd      	mov	sp, r7
 801438e:	bd80      	pop	{r7, pc}

08014390 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8014390:	b580      	push	{r7, lr}
 8014392:	b082      	sub	sp, #8
 8014394:	af00      	add	r7, sp, #0
 8014396:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8014398:	687b      	ldr	r3, [r7, #4]
 801439a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	681b      	ldr	r3, [r3, #0]
 80143a0:	330c      	adds	r3, #12
 80143a2:	7812      	ldrb	r2, [r2, #0]
 80143a4:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 80143a6:	687b      	ldr	r3, [r7, #4]
 80143a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80143aa:	1c5a      	adds	r2, r3, #1
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 80143b0:	687b      	ldr	r3, [r7, #4]
 80143b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80143b4:	b29b      	uxth	r3, r3
 80143b6:	3b01      	subs	r3, #1
 80143b8:	b29a      	uxth	r2, r3
 80143ba:	687b      	ldr	r3, [r7, #4]
 80143bc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 80143be:	687b      	ldr	r3, [r7, #4]
 80143c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80143c2:	b29b      	uxth	r3, r3
 80143c4:	2b00      	cmp	r3, #0
 80143c6:	d10f      	bne.n	80143e8 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80143c8:	687b      	ldr	r3, [r7, #4]
 80143ca:	681b      	ldr	r3, [r3, #0]
 80143cc:	685a      	ldr	r2, [r3, #4]
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	681b      	ldr	r3, [r3, #0]
 80143d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80143d6:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80143d8:	687b      	ldr	r3, [r7, #4]
 80143da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80143dc:	b29b      	uxth	r3, r3
 80143de:	2b00      	cmp	r3, #0
 80143e0:	d102      	bne.n	80143e8 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80143e2:	6878      	ldr	r0, [r7, #4]
 80143e4:	f000 fa1e 	bl	8014824 <SPI_CloseRxTx_ISR>
    }
  }
}
 80143e8:	bf00      	nop
 80143ea:	3708      	adds	r7, #8
 80143ec:	46bd      	mov	sp, r7
 80143ee:	bd80      	pop	{r7, pc}

080143f0 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80143f0:	b580      	push	{r7, lr}
 80143f2:	b082      	sub	sp, #8
 80143f4:	af00      	add	r7, sp, #0
 80143f6:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80143f8:	687b      	ldr	r3, [r7, #4]
 80143fa:	681b      	ldr	r3, [r3, #0]
 80143fc:	68da      	ldr	r2, [r3, #12]
 80143fe:	687b      	ldr	r3, [r7, #4]
 8014400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014402:	b292      	uxth	r2, r2
 8014404:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8014406:	687b      	ldr	r3, [r7, #4]
 8014408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801440a:	1c9a      	adds	r2, r3, #2
 801440c:	687b      	ldr	r3, [r7, #4]
 801440e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014414:	b29b      	uxth	r3, r3
 8014416:	3b01      	subs	r3, #1
 8014418:	b29a      	uxth	r2, r3
 801441a:	687b      	ldr	r3, [r7, #4]
 801441c:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014422:	b29b      	uxth	r3, r3
 8014424:	2b00      	cmp	r3, #0
 8014426:	d10f      	bne.n	8014448 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	681b      	ldr	r3, [r3, #0]
 801442c:	685a      	ldr	r2, [r3, #4]
 801442e:	687b      	ldr	r3, [r7, #4]
 8014430:	681b      	ldr	r3, [r3, #0]
 8014432:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8014436:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8014438:	687b      	ldr	r3, [r7, #4]
 801443a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801443c:	b29b      	uxth	r3, r3
 801443e:	2b00      	cmp	r3, #0
 8014440:	d102      	bne.n	8014448 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8014442:	6878      	ldr	r0, [r7, #4]
 8014444:	f000 f9ee 	bl	8014824 <SPI_CloseRxTx_ISR>
    }
  }
}
 8014448:	bf00      	nop
 801444a:	3708      	adds	r7, #8
 801444c:	46bd      	mov	sp, r7
 801444e:	bd80      	pop	{r7, pc}

08014450 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8014450:	b580      	push	{r7, lr}
 8014452:	b082      	sub	sp, #8
 8014454:	af00      	add	r7, sp, #0
 8014456:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801445c:	881a      	ldrh	r2, [r3, #0]
 801445e:	687b      	ldr	r3, [r7, #4]
 8014460:	681b      	ldr	r3, [r3, #0]
 8014462:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8014464:	687b      	ldr	r3, [r7, #4]
 8014466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014468:	1c9a      	adds	r2, r3, #2
 801446a:	687b      	ldr	r3, [r7, #4]
 801446c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 801446e:	687b      	ldr	r3, [r7, #4]
 8014470:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8014472:	b29b      	uxth	r3, r3
 8014474:	3b01      	subs	r3, #1
 8014476:	b29a      	uxth	r2, r3
 8014478:	687b      	ldr	r3, [r7, #4]
 801447a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 801447c:	687b      	ldr	r3, [r7, #4]
 801447e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8014480:	b29b      	uxth	r3, r3
 8014482:	2b00      	cmp	r3, #0
 8014484:	d10f      	bne.n	80144a6 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8014486:	687b      	ldr	r3, [r7, #4]
 8014488:	681b      	ldr	r3, [r3, #0]
 801448a:	685a      	ldr	r2, [r3, #4]
 801448c:	687b      	ldr	r3, [r7, #4]
 801448e:	681b      	ldr	r3, [r3, #0]
 8014490:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8014494:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8014496:	687b      	ldr	r3, [r7, #4]
 8014498:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801449a:	b29b      	uxth	r3, r3
 801449c:	2b00      	cmp	r3, #0
 801449e:	d102      	bne.n	80144a6 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 80144a0:	6878      	ldr	r0, [r7, #4]
 80144a2:	f000 f9bf 	bl	8014824 <SPI_CloseRxTx_ISR>
    }
  }
}
 80144a6:	bf00      	nop
 80144a8:	3708      	adds	r7, #8
 80144aa:	46bd      	mov	sp, r7
 80144ac:	bd80      	pop	{r7, pc}

080144ae <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80144ae:	b580      	push	{r7, lr}
 80144b0:	b082      	sub	sp, #8
 80144b2:	af00      	add	r7, sp, #0
 80144b4:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 80144b6:	687b      	ldr	r3, [r7, #4]
 80144b8:	681b      	ldr	r3, [r3, #0]
 80144ba:	f103 020c 	add.w	r2, r3, #12
 80144be:	687b      	ldr	r3, [r7, #4]
 80144c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80144c2:	7812      	ldrb	r2, [r2, #0]
 80144c4:	b2d2      	uxtb	r2, r2
 80144c6:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 80144c8:	687b      	ldr	r3, [r7, #4]
 80144ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80144cc:	1c5a      	adds	r2, r3, #1
 80144ce:	687b      	ldr	r3, [r7, #4]
 80144d0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80144d2:	687b      	ldr	r3, [r7, #4]
 80144d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80144d6:	b29b      	uxth	r3, r3
 80144d8:	3b01      	subs	r3, #1
 80144da:	b29a      	uxth	r2, r3
 80144dc:	687b      	ldr	r3, [r7, #4]
 80144de:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 80144e0:	687b      	ldr	r3, [r7, #4]
 80144e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80144e4:	b29b      	uxth	r3, r3
 80144e6:	2b00      	cmp	r3, #0
 80144e8:	d102      	bne.n	80144f0 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80144ea:	6878      	ldr	r0, [r7, #4]
 80144ec:	f000 fa0e 	bl	801490c <SPI_CloseRx_ISR>
  }
}
 80144f0:	bf00      	nop
 80144f2:	3708      	adds	r7, #8
 80144f4:	46bd      	mov	sp, r7
 80144f6:	bd80      	pop	{r7, pc}

080144f8 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80144f8:	b580      	push	{r7, lr}
 80144fa:	b082      	sub	sp, #8
 80144fc:	af00      	add	r7, sp, #0
 80144fe:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8014500:	687b      	ldr	r3, [r7, #4]
 8014502:	681b      	ldr	r3, [r3, #0]
 8014504:	68da      	ldr	r2, [r3, #12]
 8014506:	687b      	ldr	r3, [r7, #4]
 8014508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801450a:	b292      	uxth	r2, r2
 801450c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 801450e:	687b      	ldr	r3, [r7, #4]
 8014510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014512:	1c9a      	adds	r2, r3, #2
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8014518:	687b      	ldr	r3, [r7, #4]
 801451a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801451c:	b29b      	uxth	r3, r3
 801451e:	3b01      	subs	r3, #1
 8014520:	b29a      	uxth	r2, r3
 8014522:	687b      	ldr	r3, [r7, #4]
 8014524:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801452a:	b29b      	uxth	r3, r3
 801452c:	2b00      	cmp	r3, #0
 801452e:	d102      	bne.n	8014536 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8014530:	6878      	ldr	r0, [r7, #4]
 8014532:	f000 f9eb 	bl	801490c <SPI_CloseRx_ISR>
  }
}
 8014536:	bf00      	nop
 8014538:	3708      	adds	r7, #8
 801453a:	46bd      	mov	sp, r7
 801453c:	bd80      	pop	{r7, pc}

0801453e <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 801453e:	b580      	push	{r7, lr}
 8014540:	b082      	sub	sp, #8
 8014542:	af00      	add	r7, sp, #0
 8014544:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8014546:	687b      	ldr	r3, [r7, #4]
 8014548:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801454a:	687b      	ldr	r3, [r7, #4]
 801454c:	681b      	ldr	r3, [r3, #0]
 801454e:	330c      	adds	r3, #12
 8014550:	7812      	ldrb	r2, [r2, #0]
 8014552:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8014554:	687b      	ldr	r3, [r7, #4]
 8014556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014558:	1c5a      	adds	r2, r3, #1
 801455a:	687b      	ldr	r3, [r7, #4]
 801455c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 801455e:	687b      	ldr	r3, [r7, #4]
 8014560:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8014562:	b29b      	uxth	r3, r3
 8014564:	3b01      	subs	r3, #1
 8014566:	b29a      	uxth	r2, r3
 8014568:	687b      	ldr	r3, [r7, #4]
 801456a:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 801456c:	687b      	ldr	r3, [r7, #4]
 801456e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8014570:	b29b      	uxth	r3, r3
 8014572:	2b00      	cmp	r3, #0
 8014574:	d102      	bne.n	801457c <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8014576:	6878      	ldr	r0, [r7, #4]
 8014578:	f000 fa07 	bl	801498a <SPI_CloseTx_ISR>
  }
}
 801457c:	bf00      	nop
 801457e:	3708      	adds	r7, #8
 8014580:	46bd      	mov	sp, r7
 8014582:	bd80      	pop	{r7, pc}

08014584 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8014584:	b580      	push	{r7, lr}
 8014586:	b082      	sub	sp, #8
 8014588:	af00      	add	r7, sp, #0
 801458a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014590:	881a      	ldrh	r2, [r3, #0]
 8014592:	687b      	ldr	r3, [r7, #4]
 8014594:	681b      	ldr	r3, [r3, #0]
 8014596:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8014598:	687b      	ldr	r3, [r7, #4]
 801459a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801459c:	1c9a      	adds	r2, r3, #2
 801459e:	687b      	ldr	r3, [r7, #4]
 80145a0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 80145a2:	687b      	ldr	r3, [r7, #4]
 80145a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80145a6:	b29b      	uxth	r3, r3
 80145a8:	3b01      	subs	r3, #1
 80145aa:	b29a      	uxth	r2, r3
 80145ac:	687b      	ldr	r3, [r7, #4]
 80145ae:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 80145b0:	687b      	ldr	r3, [r7, #4]
 80145b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80145b4:	b29b      	uxth	r3, r3
 80145b6:	2b00      	cmp	r3, #0
 80145b8:	d102      	bne.n	80145c0 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80145ba:	6878      	ldr	r0, [r7, #4]
 80145bc:	f000 f9e5 	bl	801498a <SPI_CloseTx_ISR>
  }
}
 80145c0:	bf00      	nop
 80145c2:	3708      	adds	r7, #8
 80145c4:	46bd      	mov	sp, r7
 80145c6:	bd80      	pop	{r7, pc}

080145c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80145c8:	b580      	push	{r7, lr}
 80145ca:	b088      	sub	sp, #32
 80145cc:	af00      	add	r7, sp, #0
 80145ce:	60f8      	str	r0, [r7, #12]
 80145d0:	60b9      	str	r1, [r7, #8]
 80145d2:	603b      	str	r3, [r7, #0]
 80145d4:	4613      	mov	r3, r2
 80145d6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80145d8:	f7f1 fede 	bl	8006398 <HAL_GetTick>
 80145dc:	4602      	mov	r2, r0
 80145de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80145e0:	1a9b      	subs	r3, r3, r2
 80145e2:	683a      	ldr	r2, [r7, #0]
 80145e4:	4413      	add	r3, r2
 80145e6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80145e8:	f7f1 fed6 	bl	8006398 <HAL_GetTick>
 80145ec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80145ee:	4b39      	ldr	r3, [pc, #228]	; (80146d4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80145f0:	681b      	ldr	r3, [r3, #0]
 80145f2:	015b      	lsls	r3, r3, #5
 80145f4:	0d1b      	lsrs	r3, r3, #20
 80145f6:	69fa      	ldr	r2, [r7, #28]
 80145f8:	fb02 f303 	mul.w	r3, r2, r3
 80145fc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80145fe:	e054      	b.n	80146aa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8014600:	683b      	ldr	r3, [r7, #0]
 8014602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014606:	d050      	beq.n	80146aa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8014608:	f7f1 fec6 	bl	8006398 <HAL_GetTick>
 801460c:	4602      	mov	r2, r0
 801460e:	69bb      	ldr	r3, [r7, #24]
 8014610:	1ad3      	subs	r3, r2, r3
 8014612:	69fa      	ldr	r2, [r7, #28]
 8014614:	429a      	cmp	r2, r3
 8014616:	d902      	bls.n	801461e <SPI_WaitFlagStateUntilTimeout+0x56>
 8014618:	69fb      	ldr	r3, [r7, #28]
 801461a:	2b00      	cmp	r3, #0
 801461c:	d13d      	bne.n	801469a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 801461e:	68fb      	ldr	r3, [r7, #12]
 8014620:	681b      	ldr	r3, [r3, #0]
 8014622:	685a      	ldr	r2, [r3, #4]
 8014624:	68fb      	ldr	r3, [r7, #12]
 8014626:	681b      	ldr	r3, [r3, #0]
 8014628:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 801462c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801462e:	68fb      	ldr	r3, [r7, #12]
 8014630:	685b      	ldr	r3, [r3, #4]
 8014632:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8014636:	d111      	bne.n	801465c <SPI_WaitFlagStateUntilTimeout+0x94>
 8014638:	68fb      	ldr	r3, [r7, #12]
 801463a:	689b      	ldr	r3, [r3, #8]
 801463c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8014640:	d004      	beq.n	801464c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8014642:	68fb      	ldr	r3, [r7, #12]
 8014644:	689b      	ldr	r3, [r3, #8]
 8014646:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801464a:	d107      	bne.n	801465c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 801464c:	68fb      	ldr	r3, [r7, #12]
 801464e:	681b      	ldr	r3, [r3, #0]
 8014650:	681a      	ldr	r2, [r3, #0]
 8014652:	68fb      	ldr	r3, [r7, #12]
 8014654:	681b      	ldr	r3, [r3, #0]
 8014656:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801465a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 801465c:	68fb      	ldr	r3, [r7, #12]
 801465e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014660:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8014664:	d10f      	bne.n	8014686 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8014666:	68fb      	ldr	r3, [r7, #12]
 8014668:	681b      	ldr	r3, [r3, #0]
 801466a:	681a      	ldr	r2, [r3, #0]
 801466c:	68fb      	ldr	r3, [r7, #12]
 801466e:	681b      	ldr	r3, [r3, #0]
 8014670:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8014674:	601a      	str	r2, [r3, #0]
 8014676:	68fb      	ldr	r3, [r7, #12]
 8014678:	681b      	ldr	r3, [r3, #0]
 801467a:	681a      	ldr	r2, [r3, #0]
 801467c:	68fb      	ldr	r3, [r7, #12]
 801467e:	681b      	ldr	r3, [r3, #0]
 8014680:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8014684:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8014686:	68fb      	ldr	r3, [r7, #12]
 8014688:	2201      	movs	r2, #1
 801468a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 801468e:	68fb      	ldr	r3, [r7, #12]
 8014690:	2200      	movs	r2, #0
 8014692:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8014696:	2303      	movs	r3, #3
 8014698:	e017      	b.n	80146ca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 801469a:	697b      	ldr	r3, [r7, #20]
 801469c:	2b00      	cmp	r3, #0
 801469e:	d101      	bne.n	80146a4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80146a0:	2300      	movs	r3, #0
 80146a2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80146a4:	697b      	ldr	r3, [r7, #20]
 80146a6:	3b01      	subs	r3, #1
 80146a8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80146aa:	68fb      	ldr	r3, [r7, #12]
 80146ac:	681b      	ldr	r3, [r3, #0]
 80146ae:	689a      	ldr	r2, [r3, #8]
 80146b0:	68bb      	ldr	r3, [r7, #8]
 80146b2:	4013      	ands	r3, r2
 80146b4:	68ba      	ldr	r2, [r7, #8]
 80146b6:	429a      	cmp	r2, r3
 80146b8:	bf0c      	ite	eq
 80146ba:	2301      	moveq	r3, #1
 80146bc:	2300      	movne	r3, #0
 80146be:	b2db      	uxtb	r3, r3
 80146c0:	461a      	mov	r2, r3
 80146c2:	79fb      	ldrb	r3, [r7, #7]
 80146c4:	429a      	cmp	r2, r3
 80146c6:	d19b      	bne.n	8014600 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80146c8:	2300      	movs	r3, #0
}
 80146ca:	4618      	mov	r0, r3
 80146cc:	3720      	adds	r7, #32
 80146ce:	46bd      	mov	sp, r7
 80146d0:	bd80      	pop	{r7, pc}
 80146d2:	bf00      	nop
 80146d4:	20000058 	.word	0x20000058

080146d8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80146d8:	b580      	push	{r7, lr}
 80146da:	b086      	sub	sp, #24
 80146dc:	af02      	add	r7, sp, #8
 80146de:	60f8      	str	r0, [r7, #12]
 80146e0:	60b9      	str	r1, [r7, #8]
 80146e2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80146e4:	68fb      	ldr	r3, [r7, #12]
 80146e6:	685b      	ldr	r3, [r3, #4]
 80146e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80146ec:	d111      	bne.n	8014712 <SPI_EndRxTransaction+0x3a>
 80146ee:	68fb      	ldr	r3, [r7, #12]
 80146f0:	689b      	ldr	r3, [r3, #8]
 80146f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80146f6:	d004      	beq.n	8014702 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80146f8:	68fb      	ldr	r3, [r7, #12]
 80146fa:	689b      	ldr	r3, [r3, #8]
 80146fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8014700:	d107      	bne.n	8014712 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8014702:	68fb      	ldr	r3, [r7, #12]
 8014704:	681b      	ldr	r3, [r3, #0]
 8014706:	681a      	ldr	r2, [r3, #0]
 8014708:	68fb      	ldr	r3, [r7, #12]
 801470a:	681b      	ldr	r3, [r3, #0]
 801470c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8014710:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8014712:	68fb      	ldr	r3, [r7, #12]
 8014714:	685b      	ldr	r3, [r3, #4]
 8014716:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801471a:	d12a      	bne.n	8014772 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 801471c:	68fb      	ldr	r3, [r7, #12]
 801471e:	689b      	ldr	r3, [r3, #8]
 8014720:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8014724:	d012      	beq.n	801474c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8014726:	687b      	ldr	r3, [r7, #4]
 8014728:	9300      	str	r3, [sp, #0]
 801472a:	68bb      	ldr	r3, [r7, #8]
 801472c:	2200      	movs	r2, #0
 801472e:	2180      	movs	r1, #128	; 0x80
 8014730:	68f8      	ldr	r0, [r7, #12]
 8014732:	f7ff ff49 	bl	80145c8 <SPI_WaitFlagStateUntilTimeout>
 8014736:	4603      	mov	r3, r0
 8014738:	2b00      	cmp	r3, #0
 801473a:	d02d      	beq.n	8014798 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801473c:	68fb      	ldr	r3, [r7, #12]
 801473e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014740:	f043 0220 	orr.w	r2, r3, #32
 8014744:	68fb      	ldr	r3, [r7, #12]
 8014746:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8014748:	2303      	movs	r3, #3
 801474a:	e026      	b.n	801479a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	9300      	str	r3, [sp, #0]
 8014750:	68bb      	ldr	r3, [r7, #8]
 8014752:	2200      	movs	r2, #0
 8014754:	2101      	movs	r1, #1
 8014756:	68f8      	ldr	r0, [r7, #12]
 8014758:	f7ff ff36 	bl	80145c8 <SPI_WaitFlagStateUntilTimeout>
 801475c:	4603      	mov	r3, r0
 801475e:	2b00      	cmp	r3, #0
 8014760:	d01a      	beq.n	8014798 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8014762:	68fb      	ldr	r3, [r7, #12]
 8014764:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014766:	f043 0220 	orr.w	r2, r3, #32
 801476a:	68fb      	ldr	r3, [r7, #12]
 801476c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 801476e:	2303      	movs	r3, #3
 8014770:	e013      	b.n	801479a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8014772:	687b      	ldr	r3, [r7, #4]
 8014774:	9300      	str	r3, [sp, #0]
 8014776:	68bb      	ldr	r3, [r7, #8]
 8014778:	2200      	movs	r2, #0
 801477a:	2101      	movs	r1, #1
 801477c:	68f8      	ldr	r0, [r7, #12]
 801477e:	f7ff ff23 	bl	80145c8 <SPI_WaitFlagStateUntilTimeout>
 8014782:	4603      	mov	r3, r0
 8014784:	2b00      	cmp	r3, #0
 8014786:	d007      	beq.n	8014798 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8014788:	68fb      	ldr	r3, [r7, #12]
 801478a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801478c:	f043 0220 	orr.w	r2, r3, #32
 8014790:	68fb      	ldr	r3, [r7, #12]
 8014792:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8014794:	2303      	movs	r3, #3
 8014796:	e000      	b.n	801479a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8014798:	2300      	movs	r3, #0
}
 801479a:	4618      	mov	r0, r3
 801479c:	3710      	adds	r7, #16
 801479e:	46bd      	mov	sp, r7
 80147a0:	bd80      	pop	{r7, pc}

080147a2 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80147a2:	b580      	push	{r7, lr}
 80147a4:	b088      	sub	sp, #32
 80147a6:	af02      	add	r7, sp, #8
 80147a8:	60f8      	str	r0, [r7, #12]
 80147aa:	60b9      	str	r1, [r7, #8]
 80147ac:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80147ae:	4b1b      	ldr	r3, [pc, #108]	; (801481c <SPI_EndRxTxTransaction+0x7a>)
 80147b0:	681b      	ldr	r3, [r3, #0]
 80147b2:	4a1b      	ldr	r2, [pc, #108]	; (8014820 <SPI_EndRxTxTransaction+0x7e>)
 80147b4:	fba2 2303 	umull	r2, r3, r2, r3
 80147b8:	0d5b      	lsrs	r3, r3, #21
 80147ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80147be:	fb02 f303 	mul.w	r3, r2, r3
 80147c2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80147c4:	68fb      	ldr	r3, [r7, #12]
 80147c6:	685b      	ldr	r3, [r3, #4]
 80147c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80147cc:	d112      	bne.n	80147f4 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	9300      	str	r3, [sp, #0]
 80147d2:	68bb      	ldr	r3, [r7, #8]
 80147d4:	2200      	movs	r2, #0
 80147d6:	2180      	movs	r1, #128	; 0x80
 80147d8:	68f8      	ldr	r0, [r7, #12]
 80147da:	f7ff fef5 	bl	80145c8 <SPI_WaitFlagStateUntilTimeout>
 80147de:	4603      	mov	r3, r0
 80147e0:	2b00      	cmp	r3, #0
 80147e2:	d016      	beq.n	8014812 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80147e4:	68fb      	ldr	r3, [r7, #12]
 80147e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80147e8:	f043 0220 	orr.w	r2, r3, #32
 80147ec:	68fb      	ldr	r3, [r7, #12]
 80147ee:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80147f0:	2303      	movs	r3, #3
 80147f2:	e00f      	b.n	8014814 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80147f4:	697b      	ldr	r3, [r7, #20]
 80147f6:	2b00      	cmp	r3, #0
 80147f8:	d00a      	beq.n	8014810 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80147fa:	697b      	ldr	r3, [r7, #20]
 80147fc:	3b01      	subs	r3, #1
 80147fe:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8014800:	68fb      	ldr	r3, [r7, #12]
 8014802:	681b      	ldr	r3, [r3, #0]
 8014804:	689b      	ldr	r3, [r3, #8]
 8014806:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801480a:	2b80      	cmp	r3, #128	; 0x80
 801480c:	d0f2      	beq.n	80147f4 <SPI_EndRxTxTransaction+0x52>
 801480e:	e000      	b.n	8014812 <SPI_EndRxTxTransaction+0x70>
        break;
 8014810:	bf00      	nop
  }

  return HAL_OK;
 8014812:	2300      	movs	r3, #0
}
 8014814:	4618      	mov	r0, r3
 8014816:	3718      	adds	r7, #24
 8014818:	46bd      	mov	sp, r7
 801481a:	bd80      	pop	{r7, pc}
 801481c:	20000058 	.word	0x20000058
 8014820:	165e9f81 	.word	0x165e9f81

08014824 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8014824:	b580      	push	{r7, lr}
 8014826:	b086      	sub	sp, #24
 8014828:	af00      	add	r7, sp, #0
 801482a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 801482c:	4b35      	ldr	r3, [pc, #212]	; (8014904 <SPI_CloseRxTx_ISR+0xe0>)
 801482e:	681b      	ldr	r3, [r3, #0]
 8014830:	4a35      	ldr	r2, [pc, #212]	; (8014908 <SPI_CloseRxTx_ISR+0xe4>)
 8014832:	fba2 2303 	umull	r2, r3, r2, r3
 8014836:	0a5b      	lsrs	r3, r3, #9
 8014838:	2264      	movs	r2, #100	; 0x64
 801483a:	fb02 f303 	mul.w	r3, r2, r3
 801483e:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8014840:	f7f1 fdaa 	bl	8006398 <HAL_GetTick>
 8014844:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	681b      	ldr	r3, [r3, #0]
 801484a:	685a      	ldr	r2, [r3, #4]
 801484c:	687b      	ldr	r3, [r7, #4]
 801484e:	681b      	ldr	r3, [r3, #0]
 8014850:	f022 0220 	bic.w	r2, r2, #32
 8014854:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8014856:	693b      	ldr	r3, [r7, #16]
 8014858:	2b00      	cmp	r3, #0
 801485a:	d106      	bne.n	801486a <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801485c:	687b      	ldr	r3, [r7, #4]
 801485e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014860:	f043 0220 	orr.w	r2, r3, #32
 8014864:	687b      	ldr	r3, [r7, #4]
 8014866:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8014868:	e009      	b.n	801487e <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 801486a:	693b      	ldr	r3, [r7, #16]
 801486c:	3b01      	subs	r3, #1
 801486e:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8014870:	687b      	ldr	r3, [r7, #4]
 8014872:	681b      	ldr	r3, [r3, #0]
 8014874:	689b      	ldr	r3, [r3, #8]
 8014876:	f003 0302 	and.w	r3, r3, #2
 801487a:	2b00      	cmp	r3, #0
 801487c:	d0eb      	beq.n	8014856 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 801487e:	697a      	ldr	r2, [r7, #20]
 8014880:	2164      	movs	r1, #100	; 0x64
 8014882:	6878      	ldr	r0, [r7, #4]
 8014884:	f7ff ff8d 	bl	80147a2 <SPI_EndRxTxTransaction>
 8014888:	4603      	mov	r3, r0
 801488a:	2b00      	cmp	r3, #0
 801488c:	d005      	beq.n	801489a <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801488e:	687b      	ldr	r3, [r7, #4]
 8014890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014892:	f043 0220 	orr.w	r2, r3, #32
 8014896:	687b      	ldr	r3, [r7, #4]
 8014898:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 801489a:	687b      	ldr	r3, [r7, #4]
 801489c:	689b      	ldr	r3, [r3, #8]
 801489e:	2b00      	cmp	r3, #0
 80148a0:	d10a      	bne.n	80148b8 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80148a2:	2300      	movs	r3, #0
 80148a4:	60fb      	str	r3, [r7, #12]
 80148a6:	687b      	ldr	r3, [r7, #4]
 80148a8:	681b      	ldr	r3, [r3, #0]
 80148aa:	68db      	ldr	r3, [r3, #12]
 80148ac:	60fb      	str	r3, [r7, #12]
 80148ae:	687b      	ldr	r3, [r7, #4]
 80148b0:	681b      	ldr	r3, [r3, #0]
 80148b2:	689b      	ldr	r3, [r3, #8]
 80148b4:	60fb      	str	r3, [r7, #12]
 80148b6:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80148b8:	687b      	ldr	r3, [r7, #4]
 80148ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80148bc:	2b00      	cmp	r3, #0
 80148be:	d115      	bne.n	80148ec <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80148c6:	b2db      	uxtb	r3, r3
 80148c8:	2b04      	cmp	r3, #4
 80148ca:	d107      	bne.n	80148dc <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80148cc:	687b      	ldr	r3, [r7, #4]
 80148ce:	2201      	movs	r2, #1
 80148d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 80148d4:	6878      	ldr	r0, [r7, #4]
 80148d6:	f7ff fab1 	bl	8013e3c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80148da:	e00e      	b.n	80148fa <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 80148dc:	687b      	ldr	r3, [r7, #4]
 80148de:	2201      	movs	r2, #1
 80148e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 80148e4:	6878      	ldr	r0, [r7, #4]
 80148e6:	f7ff fab3 	bl	8013e50 <HAL_SPI_TxRxCpltCallback>
}
 80148ea:	e006      	b.n	80148fa <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 80148ec:	687b      	ldr	r3, [r7, #4]
 80148ee:	2201      	movs	r2, #1
 80148f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 80148f4:	6878      	ldr	r0, [r7, #4]
 80148f6:	f7ff fad3 	bl	8013ea0 <HAL_SPI_ErrorCallback>
}
 80148fa:	bf00      	nop
 80148fc:	3718      	adds	r7, #24
 80148fe:	46bd      	mov	sp, r7
 8014900:	bd80      	pop	{r7, pc}
 8014902:	bf00      	nop
 8014904:	20000058 	.word	0x20000058
 8014908:	057619f1 	.word	0x057619f1

0801490c <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 801490c:	b580      	push	{r7, lr}
 801490e:	b084      	sub	sp, #16
 8014910:	af00      	add	r7, sp, #0
 8014912:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8014914:	687b      	ldr	r3, [r7, #4]
 8014916:	681b      	ldr	r3, [r3, #0]
 8014918:	685a      	ldr	r2, [r3, #4]
 801491a:	687b      	ldr	r3, [r7, #4]
 801491c:	681b      	ldr	r3, [r3, #0]
 801491e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8014922:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8014924:	f7f1 fd38 	bl	8006398 <HAL_GetTick>
 8014928:	4603      	mov	r3, r0
 801492a:	461a      	mov	r2, r3
 801492c:	2164      	movs	r1, #100	; 0x64
 801492e:	6878      	ldr	r0, [r7, #4]
 8014930:	f7ff fed2 	bl	80146d8 <SPI_EndRxTransaction>
 8014934:	4603      	mov	r3, r0
 8014936:	2b00      	cmp	r3, #0
 8014938:	d005      	beq.n	8014946 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801493e:	f043 0220 	orr.w	r2, r3, #32
 8014942:	687b      	ldr	r3, [r7, #4]
 8014944:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8014946:	687b      	ldr	r3, [r7, #4]
 8014948:	689b      	ldr	r3, [r3, #8]
 801494a:	2b00      	cmp	r3, #0
 801494c:	d10a      	bne.n	8014964 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801494e:	2300      	movs	r3, #0
 8014950:	60fb      	str	r3, [r7, #12]
 8014952:	687b      	ldr	r3, [r7, #4]
 8014954:	681b      	ldr	r3, [r3, #0]
 8014956:	68db      	ldr	r3, [r3, #12]
 8014958:	60fb      	str	r3, [r7, #12]
 801495a:	687b      	ldr	r3, [r7, #4]
 801495c:	681b      	ldr	r3, [r3, #0]
 801495e:	689b      	ldr	r3, [r3, #8]
 8014960:	60fb      	str	r3, [r7, #12]
 8014962:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8014964:	687b      	ldr	r3, [r7, #4]
 8014966:	2201      	movs	r2, #1
 8014968:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 801496c:	687b      	ldr	r3, [r7, #4]
 801496e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014970:	2b00      	cmp	r3, #0
 8014972:	d103      	bne.n	801497c <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8014974:	6878      	ldr	r0, [r7, #4]
 8014976:	f7ff fa61 	bl	8013e3c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 801497a:	e002      	b.n	8014982 <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 801497c:	6878      	ldr	r0, [r7, #4]
 801497e:	f7ff fa8f 	bl	8013ea0 <HAL_SPI_ErrorCallback>
}
 8014982:	bf00      	nop
 8014984:	3710      	adds	r7, #16
 8014986:	46bd      	mov	sp, r7
 8014988:	bd80      	pop	{r7, pc}

0801498a <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 801498a:	b580      	push	{r7, lr}
 801498c:	b086      	sub	sp, #24
 801498e:	af00      	add	r7, sp, #0
 8014990:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8014992:	4b2c      	ldr	r3, [pc, #176]	; (8014a44 <SPI_CloseTx_ISR+0xba>)
 8014994:	681b      	ldr	r3, [r3, #0]
 8014996:	4a2c      	ldr	r2, [pc, #176]	; (8014a48 <SPI_CloseTx_ISR+0xbe>)
 8014998:	fba2 2303 	umull	r2, r3, r2, r3
 801499c:	0a5b      	lsrs	r3, r3, #9
 801499e:	2264      	movs	r2, #100	; 0x64
 80149a0:	fb02 f303 	mul.w	r3, r2, r3
 80149a4:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80149a6:	f7f1 fcf7 	bl	8006398 <HAL_GetTick>
 80149aa:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80149ac:	693b      	ldr	r3, [r7, #16]
 80149ae:	2b00      	cmp	r3, #0
 80149b0:	d106      	bne.n	80149c0 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80149b6:	f043 0220 	orr.w	r2, r3, #32
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80149be:	e009      	b.n	80149d4 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 80149c0:	693b      	ldr	r3, [r7, #16]
 80149c2:	3b01      	subs	r3, #1
 80149c4:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80149c6:	687b      	ldr	r3, [r7, #4]
 80149c8:	681b      	ldr	r3, [r3, #0]
 80149ca:	689b      	ldr	r3, [r3, #8]
 80149cc:	f003 0302 	and.w	r3, r3, #2
 80149d0:	2b00      	cmp	r3, #0
 80149d2:	d0eb      	beq.n	80149ac <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80149d4:	687b      	ldr	r3, [r7, #4]
 80149d6:	681b      	ldr	r3, [r3, #0]
 80149d8:	685a      	ldr	r2, [r3, #4]
 80149da:	687b      	ldr	r3, [r7, #4]
 80149dc:	681b      	ldr	r3, [r3, #0]
 80149de:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80149e2:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80149e4:	697a      	ldr	r2, [r7, #20]
 80149e6:	2164      	movs	r1, #100	; 0x64
 80149e8:	6878      	ldr	r0, [r7, #4]
 80149ea:	f7ff feda 	bl	80147a2 <SPI_EndRxTxTransaction>
 80149ee:	4603      	mov	r3, r0
 80149f0:	2b00      	cmp	r3, #0
 80149f2:	d005      	beq.n	8014a00 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80149f4:	687b      	ldr	r3, [r7, #4]
 80149f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80149f8:	f043 0220 	orr.w	r2, r3, #32
 80149fc:	687b      	ldr	r3, [r7, #4]
 80149fe:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8014a00:	687b      	ldr	r3, [r7, #4]
 8014a02:	689b      	ldr	r3, [r3, #8]
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	d10a      	bne.n	8014a1e <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8014a08:	2300      	movs	r3, #0
 8014a0a:	60fb      	str	r3, [r7, #12]
 8014a0c:	687b      	ldr	r3, [r7, #4]
 8014a0e:	681b      	ldr	r3, [r3, #0]
 8014a10:	68db      	ldr	r3, [r3, #12]
 8014a12:	60fb      	str	r3, [r7, #12]
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	681b      	ldr	r3, [r3, #0]
 8014a18:	689b      	ldr	r3, [r3, #8]
 8014a1a:	60fb      	str	r3, [r7, #12]
 8014a1c:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8014a1e:	687b      	ldr	r3, [r7, #4]
 8014a20:	2201      	movs	r2, #1
 8014a22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8014a26:	687b      	ldr	r3, [r7, #4]
 8014a28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014a2a:	2b00      	cmp	r3, #0
 8014a2c:	d003      	beq.n	8014a36 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8014a2e:	6878      	ldr	r0, [r7, #4]
 8014a30:	f7ff fa36 	bl	8013ea0 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8014a34:	e002      	b.n	8014a3c <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8014a36:	6878      	ldr	r0, [r7, #4]
 8014a38:	f7ff f9f6 	bl	8013e28 <HAL_SPI_TxCpltCallback>
}
 8014a3c:	bf00      	nop
 8014a3e:	3718      	adds	r7, #24
 8014a40:	46bd      	mov	sp, r7
 8014a42:	bd80      	pop	{r7, pc}
 8014a44:	20000058 	.word	0x20000058
 8014a48:	057619f1 	.word	0x057619f1

08014a4c <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8014a4c:	b480      	push	{r7}
 8014a4e:	b085      	sub	sp, #20
 8014a50:	af00      	add	r7, sp, #0
 8014a52:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8014a54:	2300      	movs	r3, #0
 8014a56:	60fb      	str	r3, [r7, #12]
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8014a58:	4b1e      	ldr	r3, [pc, #120]	; (8014ad4 <SPI_AbortRx_ISR+0x88>)
 8014a5a:	681b      	ldr	r3, [r3, #0]
 8014a5c:	4a1e      	ldr	r2, [pc, #120]	; (8014ad8 <SPI_AbortRx_ISR+0x8c>)
 8014a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8014a62:	0a5b      	lsrs	r3, r3, #9
 8014a64:	2264      	movs	r2, #100	; 0x64
 8014a66:	fb02 f303 	mul.w	r3, r2, r3
 8014a6a:	60bb      	str	r3, [r7, #8]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8014a6c:	68bb      	ldr	r3, [r7, #8]
 8014a6e:	2b00      	cmp	r3, #0
 8014a70:	d106      	bne.n	8014a80 <SPI_AbortRx_ISR+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8014a72:	687b      	ldr	r3, [r7, #4]
 8014a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014a76:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8014a7a:	687b      	ldr	r3, [r7, #4]
 8014a7c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8014a7e:	e009      	b.n	8014a94 <SPI_AbortRx_ISR+0x48>
    }
    count--;
 8014a80:	68bb      	ldr	r3, [r7, #8]
 8014a82:	3b01      	subs	r3, #1
 8014a84:	60bb      	str	r3, [r7, #8]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8014a86:	687b      	ldr	r3, [r7, #4]
 8014a88:	681b      	ldr	r3, [r3, #0]
 8014a8a:	689b      	ldr	r3, [r3, #8]
 8014a8c:	f003 0302 	and.w	r3, r3, #2
 8014a90:	2b00      	cmp	r3, #0
 8014a92:	d0eb      	beq.n	8014a6c <SPI_AbortRx_ISR+0x20>

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8014a94:	687b      	ldr	r3, [r7, #4]
 8014a96:	681b      	ldr	r3, [r3, #0]
 8014a98:	681a      	ldr	r2, [r3, #0]
 8014a9a:	687b      	ldr	r3, [r7, #4]
 8014a9c:	681b      	ldr	r3, [r3, #0]
 8014a9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8014aa2:	601a      	str	r2, [r3, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 8014aa4:	687b      	ldr	r3, [r7, #4]
 8014aa6:	681b      	ldr	r3, [r3, #0]
 8014aa8:	685a      	ldr	r2, [r3, #4]
 8014aaa:	687b      	ldr	r3, [r7, #4]
 8014aac:	681b      	ldr	r3, [r3, #0]
 8014aae:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8014ab2:	605a      	str	r2, [r3, #4]

  /* Flush Data Register by a blank read */
  tmpreg = READ_REG(hspi->Instance->DR);
 8014ab4:	687b      	ldr	r3, [r7, #4]
 8014ab6:	681b      	ldr	r3, [r3, #0]
 8014ab8:	68db      	ldr	r3, [r3, #12]
 8014aba:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 8014abc:	68fb      	ldr	r3, [r7, #12]

  hspi->State = HAL_SPI_STATE_ABORT;
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	2207      	movs	r2, #7
 8014ac2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 8014ac6:	bf00      	nop
 8014ac8:	3714      	adds	r7, #20
 8014aca:	46bd      	mov	sp, r7
 8014acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ad0:	4770      	bx	lr
 8014ad2:	bf00      	nop
 8014ad4:	20000058 	.word	0x20000058
 8014ad8:	057619f1 	.word	0x057619f1

08014adc <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 8014adc:	b480      	push	{r7}
 8014ade:	b083      	sub	sp, #12
 8014ae0:	af00      	add	r7, sp, #0
 8014ae2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8014ae4:	687b      	ldr	r3, [r7, #4]
 8014ae6:	681b      	ldr	r3, [r3, #0]
 8014ae8:	685a      	ldr	r2, [r3, #4]
 8014aea:	687b      	ldr	r3, [r7, #4]
 8014aec:	681b      	ldr	r3, [r3, #0]
 8014aee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8014af2:	605a      	str	r2, [r3, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8014af4:	687b      	ldr	r3, [r7, #4]
 8014af6:	681b      	ldr	r3, [r3, #0]
 8014af8:	681a      	ldr	r2, [r3, #0]
 8014afa:	687b      	ldr	r3, [r7, #4]
 8014afc:	681b      	ldr	r3, [r3, #0]
 8014afe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8014b02:	601a      	str	r2, [r3, #0]

  hspi->State = HAL_SPI_STATE_ABORT;
 8014b04:	687b      	ldr	r3, [r7, #4]
 8014b06:	2207      	movs	r2, #7
 8014b08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 8014b0c:	bf00      	nop
 8014b0e:	370c      	adds	r7, #12
 8014b10:	46bd      	mov	sp, r7
 8014b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b16:	4770      	bx	lr

08014b18 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8014b18:	b580      	push	{r7, lr}
 8014b1a:	b084      	sub	sp, #16
 8014b1c:	af00      	add	r7, sp, #0
 8014b1e:	60f8      	str	r0, [r7, #12]
 8014b20:	60b9      	str	r1, [r7, #8]
 8014b22:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8014b24:	68fb      	ldr	r3, [r7, #12]
 8014b26:	2b00      	cmp	r3, #0
 8014b28:	d101      	bne.n	8014b2e <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8014b2a:	2301      	movs	r3, #1
 8014b2c:	e034      	b.n	8014b98 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8014b2e:	68fb      	ldr	r3, [r7, #12]
 8014b30:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8014b34:	b2db      	uxtb	r3, r3
 8014b36:	2b00      	cmp	r3, #0
 8014b38:	d106      	bne.n	8014b48 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8014b3a:	68fb      	ldr	r3, [r7, #12]
 8014b3c:	2200      	movs	r2, #0
 8014b3e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8014b42:	68f8      	ldr	r0, [r7, #12]
 8014b44:	f7f1 f804 	bl	8005b50 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8014b48:	68fb      	ldr	r3, [r7, #12]
 8014b4a:	681a      	ldr	r2, [r3, #0]
 8014b4c:	68fb      	ldr	r3, [r7, #12]
 8014b4e:	3308      	adds	r3, #8
 8014b50:	4619      	mov	r1, r3
 8014b52:	4610      	mov	r0, r2
 8014b54:	f003 f9a0 	bl	8017e98 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8014b58:	68fb      	ldr	r3, [r7, #12]
 8014b5a:	6818      	ldr	r0, [r3, #0]
 8014b5c:	68fb      	ldr	r3, [r7, #12]
 8014b5e:	689b      	ldr	r3, [r3, #8]
 8014b60:	461a      	mov	r2, r3
 8014b62:	68b9      	ldr	r1, [r7, #8]
 8014b64:	f003 fa1e 	bl	8017fa4 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8014b68:	68fb      	ldr	r3, [r7, #12]
 8014b6a:	6858      	ldr	r0, [r3, #4]
 8014b6c:	68fb      	ldr	r3, [r7, #12]
 8014b6e:	689a      	ldr	r2, [r3, #8]
 8014b70:	68fb      	ldr	r3, [r7, #12]
 8014b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014b74:	6879      	ldr	r1, [r7, #4]
 8014b76:	f003 fa52 	bl	801801e <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8014b7a:	68fb      	ldr	r3, [r7, #12]
 8014b7c:	681b      	ldr	r3, [r3, #0]
 8014b7e:	68fa      	ldr	r2, [r7, #12]
 8014b80:	6892      	ldr	r2, [r2, #8]
 8014b82:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014b86:	68fb      	ldr	r3, [r7, #12]
 8014b88:	681b      	ldr	r3, [r3, #0]
 8014b8a:	68fa      	ldr	r2, [r7, #12]
 8014b8c:	6892      	ldr	r2, [r2, #8]
 8014b8e:	f041 0101 	orr.w	r1, r1, #1
 8014b92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8014b96:	2300      	movs	r3, #0
}
 8014b98:	4618      	mov	r0, r3
 8014b9a:	3710      	adds	r7, #16
 8014b9c:	46bd      	mov	sp, r7
 8014b9e:	bd80      	pop	{r7, pc}

08014ba0 <HAL_SRAM_DeInit>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram)
{ 
 8014ba0:	b580      	push	{r7, lr}
 8014ba2:	b082      	sub	sp, #8
 8014ba4:	af00      	add	r7, sp, #0
 8014ba6:	6078      	str	r0, [r7, #4]

  /* DeInit the low level hardware */
  hsram->MspDeInitCallback(hsram);
#else
  /* De-Initialize the low level hardware (MSP) */
  HAL_SRAM_MspDeInit(hsram);
 8014ba8:	6878      	ldr	r0, [r7, #4]
 8014baa:	f7f0 ffff 	bl	8005bac <HAL_SRAM_MspDeInit>
#endif

  /* Configure the SRAM registers with their reset values */
  FMC_NORSRAM_DeInit(hsram->Instance, hsram->Extended, hsram->Init.NSBank);
 8014bae:	687b      	ldr	r3, [r7, #4]
 8014bb0:	6818      	ldr	r0, [r3, #0]
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	6859      	ldr	r1, [r3, #4]
 8014bb6:	687b      	ldr	r3, [r7, #4]
 8014bb8:	689b      	ldr	r3, [r3, #8]
 8014bba:	461a      	mov	r2, r3
 8014bbc:	f003 f9be 	bl	8017f3c <FSMC_NORSRAM_DeInit>

  hsram->State = HAL_SRAM_STATE_RESET;
 8014bc0:	687b      	ldr	r3, [r7, #4]
 8014bc2:	2200      	movs	r2, #0
 8014bc4:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Release Lock */
  __HAL_UNLOCK(hsram);
 8014bc8:	687b      	ldr	r3, [r7, #4]
 8014bca:	2200      	movs	r2, #0
 8014bcc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  return HAL_OK;
 8014bd0:	2300      	movs	r3, #0
}
 8014bd2:	4618      	mov	r0, r3
 8014bd4:	3708      	adds	r7, #8
 8014bd6:	46bd      	mov	sp, r7
 8014bd8:	bd80      	pop	{r7, pc}

08014bda <HAL_SRAM_DMA_XferCpltCallback>:
  * @param  hdma pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval None
  */
__weak void HAL_SRAM_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma)
{
 8014bda:	b480      	push	{r7}
 8014bdc:	b083      	sub	sp, #12
 8014bde:	af00      	add	r7, sp, #0
 8014be0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdma);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SRAM_DMA_XferCpltCallback could be implemented in the user file
   */ 
}
 8014be2:	bf00      	nop
 8014be4:	370c      	adds	r7, #12
 8014be6:	46bd      	mov	sp, r7
 8014be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bec:	4770      	bx	lr

08014bee <HAL_SRAM_DMA_XferErrorCallback>:
  * @param  hdma pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval None
  */
__weak void HAL_SRAM_DMA_XferErrorCallback(DMA_HandleTypeDef *hdma)
{
 8014bee:	b480      	push	{r7}
 8014bf0:	b083      	sub	sp, #12
 8014bf2:	af00      	add	r7, sp, #0
 8014bf4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdma);
    /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SRAM_DMA_XferErrorCallback could be implemented in the user file
   */ 
}
 8014bf6:	bf00      	nop
 8014bf8:	370c      	adds	r7, #12
 8014bfa:	46bd      	mov	sp, r7
 8014bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c00:	4770      	bx	lr

08014c02 <HAL_SRAM_Read_8b>:
  * @param  pDstBuffer Pointer to destination buffer  
  * @param  BufferSize Size of the buffer to read from memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Read_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pDstBuffer, uint32_t BufferSize)
{
 8014c02:	b480      	push	{r7}
 8014c04:	b087      	sub	sp, #28
 8014c06:	af00      	add	r7, sp, #0
 8014c08:	60f8      	str	r0, [r7, #12]
 8014c0a:	60b9      	str	r1, [r7, #8]
 8014c0c:	607a      	str	r2, [r7, #4]
 8014c0e:	603b      	str	r3, [r7, #0]
  __IO uint8_t * pSramAddress = (uint8_t *)pAddress;
 8014c10:	68bb      	ldr	r3, [r7, #8]
 8014c12:	617b      	str	r3, [r7, #20]
  
  /* Process Locked */
  __HAL_LOCK(hsram);
 8014c14:	68fb      	ldr	r3, [r7, #12]
 8014c16:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8014c1a:	2b01      	cmp	r3, #1
 8014c1c:	d101      	bne.n	8014c22 <HAL_SRAM_Read_8b+0x20>
 8014c1e:	2302      	movs	r3, #2
 8014c20:	e022      	b.n	8014c68 <HAL_SRAM_Read_8b+0x66>
 8014c22:	68fb      	ldr	r3, [r7, #12]
 8014c24:	2201      	movs	r2, #1
 8014c26:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_BUSY;  
 8014c2a:	68fb      	ldr	r3, [r7, #12]
 8014c2c:	2202      	movs	r2, #2
 8014c2e:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Read data from memory */
  for(; BufferSize != 0U; BufferSize--)
 8014c32:	e00d      	b.n	8014c50 <HAL_SRAM_Read_8b+0x4e>
  {
    *pDstBuffer = *(__IO uint8_t *)pSramAddress;
 8014c34:	697b      	ldr	r3, [r7, #20]
 8014c36:	781b      	ldrb	r3, [r3, #0]
 8014c38:	b2da      	uxtb	r2, r3
 8014c3a:	687b      	ldr	r3, [r7, #4]
 8014c3c:	701a      	strb	r2, [r3, #0]
    pDstBuffer++;
 8014c3e:	687b      	ldr	r3, [r7, #4]
 8014c40:	3301      	adds	r3, #1
 8014c42:	607b      	str	r3, [r7, #4]
    pSramAddress++;
 8014c44:	697b      	ldr	r3, [r7, #20]
 8014c46:	3301      	adds	r3, #1
 8014c48:	617b      	str	r3, [r7, #20]
  for(; BufferSize != 0U; BufferSize--)
 8014c4a:	683b      	ldr	r3, [r7, #0]
 8014c4c:	3b01      	subs	r3, #1
 8014c4e:	603b      	str	r3, [r7, #0]
 8014c50:	683b      	ldr	r3, [r7, #0]
 8014c52:	2b00      	cmp	r3, #0
 8014c54:	d1ee      	bne.n	8014c34 <HAL_SRAM_Read_8b+0x32>
  }
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;    
 8014c56:	68fb      	ldr	r3, [r7, #12]
 8014c58:	2201      	movs	r2, #1
 8014c5a:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  /* Process unlocked */
  __HAL_UNLOCK(hsram); 
 8014c5e:	68fb      	ldr	r3, [r7, #12]
 8014c60:	2200      	movs	r2, #0
 8014c62:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
  return HAL_OK;   
 8014c66:	2300      	movs	r3, #0
}
 8014c68:	4618      	mov	r0, r3
 8014c6a:	371c      	adds	r7, #28
 8014c6c:	46bd      	mov	sp, r7
 8014c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c72:	4770      	bx	lr

08014c74 <HAL_SRAM_Write_8b>:
  * @param  pSrcBuffer Pointer to source buffer to write  
  * @param  BufferSize Size of the buffer to write to memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Write_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pSrcBuffer, uint32_t BufferSize)
{
 8014c74:	b480      	push	{r7}
 8014c76:	b087      	sub	sp, #28
 8014c78:	af00      	add	r7, sp, #0
 8014c7a:	60f8      	str	r0, [r7, #12]
 8014c7c:	60b9      	str	r1, [r7, #8]
 8014c7e:	607a      	str	r2, [r7, #4]
 8014c80:	603b      	str	r3, [r7, #0]
  __IO uint8_t * pSramAddress = (uint8_t *)pAddress;
 8014c82:	68bb      	ldr	r3, [r7, #8]
 8014c84:	617b      	str	r3, [r7, #20]
  
  /* Check the SRAM controller state */
  if(hsram->State == HAL_SRAM_STATE_PROTECTED)
 8014c86:	68fb      	ldr	r3, [r7, #12]
 8014c88:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8014c8c:	b2db      	uxtb	r3, r3
 8014c8e:	2b04      	cmp	r3, #4
 8014c90:	d101      	bne.n	8014c96 <HAL_SRAM_Write_8b+0x22>
  {
    return  HAL_ERROR; 
 8014c92:	2301      	movs	r3, #1
 8014c94:	e028      	b.n	8014ce8 <HAL_SRAM_Write_8b+0x74>
  }
  
  /* Process Locked */
  __HAL_LOCK(hsram);
 8014c96:	68fb      	ldr	r3, [r7, #12]
 8014c98:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8014c9c:	2b01      	cmp	r3, #1
 8014c9e:	d101      	bne.n	8014ca4 <HAL_SRAM_Write_8b+0x30>
 8014ca0:	2302      	movs	r3, #2
 8014ca2:	e021      	b.n	8014ce8 <HAL_SRAM_Write_8b+0x74>
 8014ca4:	68fb      	ldr	r3, [r7, #12]
 8014ca6:	2201      	movs	r2, #1
 8014ca8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_BUSY; 
 8014cac:	68fb      	ldr	r3, [r7, #12]
 8014cae:	2202      	movs	r2, #2
 8014cb0:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  /* Write data to memory */
  for(; BufferSize != 0U; BufferSize--)
 8014cb4:	e00c      	b.n	8014cd0 <HAL_SRAM_Write_8b+0x5c>
  {
    *(__IO uint8_t *)pSramAddress = *pSrcBuffer; 
 8014cb6:	687b      	ldr	r3, [r7, #4]
 8014cb8:	781a      	ldrb	r2, [r3, #0]
 8014cba:	697b      	ldr	r3, [r7, #20]
 8014cbc:	701a      	strb	r2, [r3, #0]
    pSrcBuffer++;
 8014cbe:	687b      	ldr	r3, [r7, #4]
 8014cc0:	3301      	adds	r3, #1
 8014cc2:	607b      	str	r3, [r7, #4]
    pSramAddress++;    
 8014cc4:	697b      	ldr	r3, [r7, #20]
 8014cc6:	3301      	adds	r3, #1
 8014cc8:	617b      	str	r3, [r7, #20]
  for(; BufferSize != 0U; BufferSize--)
 8014cca:	683b      	ldr	r3, [r7, #0]
 8014ccc:	3b01      	subs	r3, #1
 8014cce:	603b      	str	r3, [r7, #0]
 8014cd0:	683b      	ldr	r3, [r7, #0]
 8014cd2:	2b00      	cmp	r3, #0
 8014cd4:	d1ef      	bne.n	8014cb6 <HAL_SRAM_Write_8b+0x42>
  }    

  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY; 
 8014cd6:	68fb      	ldr	r3, [r7, #12]
 8014cd8:	2201      	movs	r2, #1
 8014cda:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Process unlocked */
  __HAL_UNLOCK(hsram);
 8014cde:	68fb      	ldr	r3, [r7, #12]
 8014ce0:	2200      	movs	r2, #0
 8014ce2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
  return HAL_OK;   
 8014ce6:	2300      	movs	r3, #0
}
 8014ce8:	4618      	mov	r0, r3
 8014cea:	371c      	adds	r7, #28
 8014cec:	46bd      	mov	sp, r7
 8014cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cf2:	4770      	bx	lr

08014cf4 <HAL_SRAM_Read_16b>:
  * @param  pDstBuffer Pointer to destination buffer  
  * @param  BufferSize Size of the buffer to read from memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Read_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pDstBuffer, uint32_t BufferSize)
{
 8014cf4:	b480      	push	{r7}
 8014cf6:	b087      	sub	sp, #28
 8014cf8:	af00      	add	r7, sp, #0
 8014cfa:	60f8      	str	r0, [r7, #12]
 8014cfc:	60b9      	str	r1, [r7, #8]
 8014cfe:	607a      	str	r2, [r7, #4]
 8014d00:	603b      	str	r3, [r7, #0]
  __IO uint16_t * pSramAddress = (uint16_t *)pAddress;
 8014d02:	68bb      	ldr	r3, [r7, #8]
 8014d04:	617b      	str	r3, [r7, #20]
  
  /* Process Locked */
  __HAL_LOCK(hsram);
 8014d06:	68fb      	ldr	r3, [r7, #12]
 8014d08:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8014d0c:	2b01      	cmp	r3, #1
 8014d0e:	d101      	bne.n	8014d14 <HAL_SRAM_Read_16b+0x20>
 8014d10:	2302      	movs	r3, #2
 8014d12:	e022      	b.n	8014d5a <HAL_SRAM_Read_16b+0x66>
 8014d14:	68fb      	ldr	r3, [r7, #12]
 8014d16:	2201      	movs	r2, #1
 8014d18:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_BUSY;  
 8014d1c:	68fb      	ldr	r3, [r7, #12]
 8014d1e:	2202      	movs	r2, #2
 8014d20:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Read data from memory */
  for(; BufferSize != 0U; BufferSize--)
 8014d24:	e00d      	b.n	8014d42 <HAL_SRAM_Read_16b+0x4e>
  {
    *pDstBuffer = *(__IO uint16_t *)pSramAddress;
 8014d26:	697b      	ldr	r3, [r7, #20]
 8014d28:	881b      	ldrh	r3, [r3, #0]
 8014d2a:	b29a      	uxth	r2, r3
 8014d2c:	687b      	ldr	r3, [r7, #4]
 8014d2e:	801a      	strh	r2, [r3, #0]
    pDstBuffer++;
 8014d30:	687b      	ldr	r3, [r7, #4]
 8014d32:	3302      	adds	r3, #2
 8014d34:	607b      	str	r3, [r7, #4]
    pSramAddress++;
 8014d36:	697b      	ldr	r3, [r7, #20]
 8014d38:	3302      	adds	r3, #2
 8014d3a:	617b      	str	r3, [r7, #20]
  for(; BufferSize != 0U; BufferSize--)
 8014d3c:	683b      	ldr	r3, [r7, #0]
 8014d3e:	3b01      	subs	r3, #1
 8014d40:	603b      	str	r3, [r7, #0]
 8014d42:	683b      	ldr	r3, [r7, #0]
 8014d44:	2b00      	cmp	r3, #0
 8014d46:	d1ee      	bne.n	8014d26 <HAL_SRAM_Read_16b+0x32>
  }
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;    
 8014d48:	68fb      	ldr	r3, [r7, #12]
 8014d4a:	2201      	movs	r2, #1
 8014d4c:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  /* Process unlocked */
  __HAL_UNLOCK(hsram); 
 8014d50:	68fb      	ldr	r3, [r7, #12]
 8014d52:	2200      	movs	r2, #0
 8014d54:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
  return HAL_OK;  
 8014d58:	2300      	movs	r3, #0
}
 8014d5a:	4618      	mov	r0, r3
 8014d5c:	371c      	adds	r7, #28
 8014d5e:	46bd      	mov	sp, r7
 8014d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d64:	4770      	bx	lr

08014d66 <HAL_SRAM_Write_16b>:
  * @param  pSrcBuffer Pointer to source buffer to write  
  * @param  BufferSize Size of the buffer to write to memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Write_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pSrcBuffer, uint32_t BufferSize)
{
 8014d66:	b480      	push	{r7}
 8014d68:	b087      	sub	sp, #28
 8014d6a:	af00      	add	r7, sp, #0
 8014d6c:	60f8      	str	r0, [r7, #12]
 8014d6e:	60b9      	str	r1, [r7, #8]
 8014d70:	607a      	str	r2, [r7, #4]
 8014d72:	603b      	str	r3, [r7, #0]
  __IO uint16_t * pSramAddress = (uint16_t *)pAddress; 
 8014d74:	68bb      	ldr	r3, [r7, #8]
 8014d76:	617b      	str	r3, [r7, #20]
  
  /* Check the SRAM controller state */
  if(hsram->State == HAL_SRAM_STATE_PROTECTED)
 8014d78:	68fb      	ldr	r3, [r7, #12]
 8014d7a:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8014d7e:	b2db      	uxtb	r3, r3
 8014d80:	2b04      	cmp	r3, #4
 8014d82:	d101      	bne.n	8014d88 <HAL_SRAM_Write_16b+0x22>
  {
    return  HAL_ERROR; 
 8014d84:	2301      	movs	r3, #1
 8014d86:	e028      	b.n	8014dda <HAL_SRAM_Write_16b+0x74>
  }
  
  /* Process Locked */
  __HAL_LOCK(hsram);
 8014d88:	68fb      	ldr	r3, [r7, #12]
 8014d8a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8014d8e:	2b01      	cmp	r3, #1
 8014d90:	d101      	bne.n	8014d96 <HAL_SRAM_Write_16b+0x30>
 8014d92:	2302      	movs	r3, #2
 8014d94:	e021      	b.n	8014dda <HAL_SRAM_Write_16b+0x74>
 8014d96:	68fb      	ldr	r3, [r7, #12]
 8014d98:	2201      	movs	r2, #1
 8014d9a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_BUSY; 
 8014d9e:	68fb      	ldr	r3, [r7, #12]
 8014da0:	2202      	movs	r2, #2
 8014da2:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  /* Write data to memory */
  for(; BufferSize != 0U; BufferSize--)
 8014da6:	e00c      	b.n	8014dc2 <HAL_SRAM_Write_16b+0x5c>
  {
    *(__IO uint16_t *)pSramAddress = *pSrcBuffer; 
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	881a      	ldrh	r2, [r3, #0]
 8014dac:	697b      	ldr	r3, [r7, #20]
 8014dae:	801a      	strh	r2, [r3, #0]
    pSrcBuffer++;
 8014db0:	687b      	ldr	r3, [r7, #4]
 8014db2:	3302      	adds	r3, #2
 8014db4:	607b      	str	r3, [r7, #4]
    pSramAddress++;    
 8014db6:	697b      	ldr	r3, [r7, #20]
 8014db8:	3302      	adds	r3, #2
 8014dba:	617b      	str	r3, [r7, #20]
  for(; BufferSize != 0U; BufferSize--)
 8014dbc:	683b      	ldr	r3, [r7, #0]
 8014dbe:	3b01      	subs	r3, #1
 8014dc0:	603b      	str	r3, [r7, #0]
 8014dc2:	683b      	ldr	r3, [r7, #0]
 8014dc4:	2b00      	cmp	r3, #0
 8014dc6:	d1ef      	bne.n	8014da8 <HAL_SRAM_Write_16b+0x42>
  }    

  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY; 
 8014dc8:	68fb      	ldr	r3, [r7, #12]
 8014dca:	2201      	movs	r2, #1
 8014dcc:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Process unlocked */
  __HAL_UNLOCK(hsram);
 8014dd0:	68fb      	ldr	r3, [r7, #12]
 8014dd2:	2200      	movs	r2, #0
 8014dd4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
  return HAL_OK;  
 8014dd8:	2300      	movs	r3, #0
}
 8014dda:	4618      	mov	r0, r3
 8014ddc:	371c      	adds	r7, #28
 8014dde:	46bd      	mov	sp, r7
 8014de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014de4:	4770      	bx	lr

08014de6 <HAL_SRAM_Read_32b>:
  * @param  pDstBuffer Pointer to destination buffer  
  * @param  BufferSize Size of the buffer to read from memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Read_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)
{
 8014de6:	b480      	push	{r7}
 8014de8:	b085      	sub	sp, #20
 8014dea:	af00      	add	r7, sp, #0
 8014dec:	60f8      	str	r0, [r7, #12]
 8014dee:	60b9      	str	r1, [r7, #8]
 8014df0:	607a      	str	r2, [r7, #4]
 8014df2:	603b      	str	r3, [r7, #0]
  /* Process Locked */
  __HAL_LOCK(hsram);
 8014df4:	68fb      	ldr	r3, [r7, #12]
 8014df6:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8014dfa:	2b01      	cmp	r3, #1
 8014dfc:	d101      	bne.n	8014e02 <HAL_SRAM_Read_32b+0x1c>
 8014dfe:	2302      	movs	r3, #2
 8014e00:	e021      	b.n	8014e46 <HAL_SRAM_Read_32b+0x60>
 8014e02:	68fb      	ldr	r3, [r7, #12]
 8014e04:	2201      	movs	r2, #1
 8014e06:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_BUSY;  
 8014e0a:	68fb      	ldr	r3, [r7, #12]
 8014e0c:	2202      	movs	r2, #2
 8014e0e:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Read data from memory */
  for(; BufferSize != 0U; BufferSize--)
 8014e12:	e00c      	b.n	8014e2e <HAL_SRAM_Read_32b+0x48>
  {
    *pDstBuffer = *(__IO uint32_t *)pAddress;
 8014e14:	68bb      	ldr	r3, [r7, #8]
 8014e16:	681a      	ldr	r2, [r3, #0]
 8014e18:	687b      	ldr	r3, [r7, #4]
 8014e1a:	601a      	str	r2, [r3, #0]
    pDstBuffer++;
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	3304      	adds	r3, #4
 8014e20:	607b      	str	r3, [r7, #4]
    pAddress++;
 8014e22:	68bb      	ldr	r3, [r7, #8]
 8014e24:	3304      	adds	r3, #4
 8014e26:	60bb      	str	r3, [r7, #8]
  for(; BufferSize != 0U; BufferSize--)
 8014e28:	683b      	ldr	r3, [r7, #0]
 8014e2a:	3b01      	subs	r3, #1
 8014e2c:	603b      	str	r3, [r7, #0]
 8014e2e:	683b      	ldr	r3, [r7, #0]
 8014e30:	2b00      	cmp	r3, #0
 8014e32:	d1ef      	bne.n	8014e14 <HAL_SRAM_Read_32b+0x2e>
  }
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;    
 8014e34:	68fb      	ldr	r3, [r7, #12]
 8014e36:	2201      	movs	r2, #1
 8014e38:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  /* Process unlocked */
  __HAL_UNLOCK(hsram); 
 8014e3c:	68fb      	ldr	r3, [r7, #12]
 8014e3e:	2200      	movs	r2, #0
 8014e40:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
  return HAL_OK;  
 8014e44:	2300      	movs	r3, #0
}
 8014e46:	4618      	mov	r0, r3
 8014e48:	3714      	adds	r7, #20
 8014e4a:	46bd      	mov	sp, r7
 8014e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e50:	4770      	bx	lr

08014e52 <HAL_SRAM_Write_32b>:
  * @param  pSrcBuffer Pointer to source buffer to write  
  * @param  BufferSize Size of the buffer to write to memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Write_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)
{
 8014e52:	b480      	push	{r7}
 8014e54:	b085      	sub	sp, #20
 8014e56:	af00      	add	r7, sp, #0
 8014e58:	60f8      	str	r0, [r7, #12]
 8014e5a:	60b9      	str	r1, [r7, #8]
 8014e5c:	607a      	str	r2, [r7, #4]
 8014e5e:	603b      	str	r3, [r7, #0]
  /* Check the SRAM controller state */
  if(hsram->State == HAL_SRAM_STATE_PROTECTED)
 8014e60:	68fb      	ldr	r3, [r7, #12]
 8014e62:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8014e66:	b2db      	uxtb	r3, r3
 8014e68:	2b04      	cmp	r3, #4
 8014e6a:	d101      	bne.n	8014e70 <HAL_SRAM_Write_32b+0x1e>
  {
    return  HAL_ERROR; 
 8014e6c:	2301      	movs	r3, #1
 8014e6e:	e028      	b.n	8014ec2 <HAL_SRAM_Write_32b+0x70>
  }
  
  /* Process Locked */
  __HAL_LOCK(hsram);
 8014e70:	68fb      	ldr	r3, [r7, #12]
 8014e72:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8014e76:	2b01      	cmp	r3, #1
 8014e78:	d101      	bne.n	8014e7e <HAL_SRAM_Write_32b+0x2c>
 8014e7a:	2302      	movs	r3, #2
 8014e7c:	e021      	b.n	8014ec2 <HAL_SRAM_Write_32b+0x70>
 8014e7e:	68fb      	ldr	r3, [r7, #12]
 8014e80:	2201      	movs	r2, #1
 8014e82:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_BUSY; 
 8014e86:	68fb      	ldr	r3, [r7, #12]
 8014e88:	2202      	movs	r2, #2
 8014e8a:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  /* Write data to memory */
  for(; BufferSize != 0U; BufferSize--)
 8014e8e:	e00c      	b.n	8014eaa <HAL_SRAM_Write_32b+0x58>
  {
    *(__IO uint32_t *)pAddress = *pSrcBuffer; 
 8014e90:	687b      	ldr	r3, [r7, #4]
 8014e92:	681a      	ldr	r2, [r3, #0]
 8014e94:	68bb      	ldr	r3, [r7, #8]
 8014e96:	601a      	str	r2, [r3, #0]
    pSrcBuffer++;
 8014e98:	687b      	ldr	r3, [r7, #4]
 8014e9a:	3304      	adds	r3, #4
 8014e9c:	607b      	str	r3, [r7, #4]
    pAddress++;    
 8014e9e:	68bb      	ldr	r3, [r7, #8]
 8014ea0:	3304      	adds	r3, #4
 8014ea2:	60bb      	str	r3, [r7, #8]
  for(; BufferSize != 0U; BufferSize--)
 8014ea4:	683b      	ldr	r3, [r7, #0]
 8014ea6:	3b01      	subs	r3, #1
 8014ea8:	603b      	str	r3, [r7, #0]
 8014eaa:	683b      	ldr	r3, [r7, #0]
 8014eac:	2b00      	cmp	r3, #0
 8014eae:	d1ef      	bne.n	8014e90 <HAL_SRAM_Write_32b+0x3e>
  }    

  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY; 
 8014eb0:	68fb      	ldr	r3, [r7, #12]
 8014eb2:	2201      	movs	r2, #1
 8014eb4:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Process unlocked */
  __HAL_UNLOCK(hsram);
 8014eb8:	68fb      	ldr	r3, [r7, #12]
 8014eba:	2200      	movs	r2, #0
 8014ebc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
  return HAL_OK;   
 8014ec0:	2300      	movs	r3, #0
}
 8014ec2:	4618      	mov	r0, r3
 8014ec4:	3714      	adds	r7, #20
 8014ec6:	46bd      	mov	sp, r7
 8014ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ecc:	4770      	bx	lr

08014ece <HAL_SRAM_Read_DMA>:
  * @param  pDstBuffer Pointer to destination buffer  
  * @param  BufferSize Size of the buffer to read from memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Read_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)
{
 8014ece:	b580      	push	{r7, lr}
 8014ed0:	b084      	sub	sp, #16
 8014ed2:	af00      	add	r7, sp, #0
 8014ed4:	60f8      	str	r0, [r7, #12]
 8014ed6:	60b9      	str	r1, [r7, #8]
 8014ed8:	607a      	str	r2, [r7, #4]
 8014eda:	603b      	str	r3, [r7, #0]
  /* Process Locked */
  __HAL_LOCK(hsram);  
 8014edc:	68fb      	ldr	r3, [r7, #12]
 8014ede:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8014ee2:	2b01      	cmp	r3, #1
 8014ee4:	d101      	bne.n	8014eea <HAL_SRAM_Read_DMA+0x1c>
 8014ee6:	2302      	movs	r3, #2
 8014ee8:	e01f      	b.n	8014f2a <HAL_SRAM_Read_DMA+0x5c>
 8014eea:	68fb      	ldr	r3, [r7, #12]
 8014eec:	2201      	movs	r2, #1
 8014eee:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_BUSY;   
 8014ef2:	68fb      	ldr	r3, [r7, #12]
 8014ef4:	2202      	movs	r2, #2
 8014ef6:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Configure DMA user callbacks */
  hsram->hdma->XferCpltCallback  = HAL_SRAM_DMA_XferCpltCallback;
 8014efa:	68fb      	ldr	r3, [r7, #12]
 8014efc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014efe:	4a0d      	ldr	r2, [pc, #52]	; (8014f34 <HAL_SRAM_Read_DMA+0x66>)
 8014f00:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram->hdma->XferErrorCallback = HAL_SRAM_DMA_XferErrorCallback;
 8014f02:	68fb      	ldr	r3, [r7, #12]
 8014f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014f06:	4a0c      	ldr	r2, [pc, #48]	; (8014f38 <HAL_SRAM_Read_DMA+0x6a>)
 8014f08:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the DMA Stream */
  HAL_DMA_Start_IT(hsram->hdma, (uint32_t)pAddress, (uint32_t)pDstBuffer, (uint32_t)BufferSize);
 8014f0a:	68fb      	ldr	r3, [r7, #12]
 8014f0c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8014f0e:	68b9      	ldr	r1, [r7, #8]
 8014f10:	687a      	ldr	r2, [r7, #4]
 8014f12:	683b      	ldr	r3, [r7, #0]
 8014f14:	f7f2 fca9 	bl	800786a <HAL_DMA_Start_IT>
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY; 
 8014f18:	68fb      	ldr	r3, [r7, #12]
 8014f1a:	2201      	movs	r2, #1
 8014f1c:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Process unlocked */
  __HAL_UNLOCK(hsram);  
 8014f20:	68fb      	ldr	r3, [r7, #12]
 8014f22:	2200      	movs	r2, #0
 8014f24:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  return HAL_OK; 
 8014f28:	2300      	movs	r3, #0
}
 8014f2a:	4618      	mov	r0, r3
 8014f2c:	3710      	adds	r7, #16
 8014f2e:	46bd      	mov	sp, r7
 8014f30:	bd80      	pop	{r7, pc}
 8014f32:	bf00      	nop
 8014f34:	08014bdb 	.word	0x08014bdb
 8014f38:	08014bef 	.word	0x08014bef

08014f3c <HAL_SRAM_Write_DMA>:
  * @param  pSrcBuffer Pointer to source buffer to write  
  * @param  BufferSize Size of the buffer to write to memory
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Write_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)
{
 8014f3c:	b580      	push	{r7, lr}
 8014f3e:	b084      	sub	sp, #16
 8014f40:	af00      	add	r7, sp, #0
 8014f42:	60f8      	str	r0, [r7, #12]
 8014f44:	60b9      	str	r1, [r7, #8]
 8014f46:	607a      	str	r2, [r7, #4]
 8014f48:	603b      	str	r3, [r7, #0]
  /* Check the SRAM controller state */
  if(hsram->State == HAL_SRAM_STATE_PROTECTED)
 8014f4a:	68fb      	ldr	r3, [r7, #12]
 8014f4c:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8014f50:	b2db      	uxtb	r3, r3
 8014f52:	2b04      	cmp	r3, #4
 8014f54:	d101      	bne.n	8014f5a <HAL_SRAM_Write_DMA+0x1e>
  {
    return  HAL_ERROR; 
 8014f56:	2301      	movs	r3, #1
 8014f58:	e026      	b.n	8014fa8 <HAL_SRAM_Write_DMA+0x6c>
  }
  
  /* Process Locked */
  __HAL_LOCK(hsram);
 8014f5a:	68fb      	ldr	r3, [r7, #12]
 8014f5c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8014f60:	2b01      	cmp	r3, #1
 8014f62:	d101      	bne.n	8014f68 <HAL_SRAM_Write_DMA+0x2c>
 8014f64:	2302      	movs	r3, #2
 8014f66:	e01f      	b.n	8014fa8 <HAL_SRAM_Write_DMA+0x6c>
 8014f68:	68fb      	ldr	r3, [r7, #12]
 8014f6a:	2201      	movs	r2, #1
 8014f6c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_BUSY; 
 8014f70:	68fb      	ldr	r3, [r7, #12]
 8014f72:	2202      	movs	r2, #2
 8014f74:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Configure DMA user callbacks */
  hsram->hdma->XferCpltCallback  = HAL_SRAM_DMA_XferCpltCallback;
 8014f78:	68fb      	ldr	r3, [r7, #12]
 8014f7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014f7c:	4a0c      	ldr	r2, [pc, #48]	; (8014fb0 <HAL_SRAM_Write_DMA+0x74>)
 8014f7e:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram->hdma->XferErrorCallback = HAL_SRAM_DMA_XferErrorCallback;
 8014f80:	68fb      	ldr	r3, [r7, #12]
 8014f82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014f84:	4a0b      	ldr	r2, [pc, #44]	; (8014fb4 <HAL_SRAM_Write_DMA+0x78>)
 8014f86:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the DMA Stream */
  HAL_DMA_Start_IT(hsram->hdma, (uint32_t)pSrcBuffer, (uint32_t)pAddress, (uint32_t)BufferSize);
 8014f88:	68fb      	ldr	r3, [r7, #12]
 8014f8a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8014f8c:	6879      	ldr	r1, [r7, #4]
 8014f8e:	68ba      	ldr	r2, [r7, #8]
 8014f90:	683b      	ldr	r3, [r7, #0]
 8014f92:	f7f2 fc6a 	bl	800786a <HAL_DMA_Start_IT>
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;  
 8014f96:	68fb      	ldr	r3, [r7, #12]
 8014f98:	2201      	movs	r2, #1
 8014f9a:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Process unlocked */
  __HAL_UNLOCK(hsram);  
 8014f9e:	68fb      	ldr	r3, [r7, #12]
 8014fa0:	2200      	movs	r2, #0
 8014fa2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  return HAL_OK;
 8014fa6:	2300      	movs	r3, #0
}
 8014fa8:	4618      	mov	r0, r3
 8014faa:	3710      	adds	r7, #16
 8014fac:	46bd      	mov	sp, r7
 8014fae:	bd80      	pop	{r7, pc}
 8014fb0:	08014bdb 	.word	0x08014bdb
 8014fb4:	08014bef 	.word	0x08014bef

08014fb8 <HAL_SRAM_WriteOperation_Enable>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_WriteOperation_Enable(SRAM_HandleTypeDef *hsram)
{
 8014fb8:	b580      	push	{r7, lr}
 8014fba:	b082      	sub	sp, #8
 8014fbc:	af00      	add	r7, sp, #0
 8014fbe:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hsram);
 8014fc0:	687b      	ldr	r3, [r7, #4]
 8014fc2:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8014fc6:	2b01      	cmp	r3, #1
 8014fc8:	d101      	bne.n	8014fce <HAL_SRAM_WriteOperation_Enable+0x16>
 8014fca:	2302      	movs	r3, #2
 8014fcc:	e014      	b.n	8014ff8 <HAL_SRAM_WriteOperation_Enable+0x40>
 8014fce:	687b      	ldr	r3, [r7, #4]
 8014fd0:	2201      	movs	r2, #1
 8014fd2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Enable write operation */
  FMC_NORSRAM_WriteOperation_Enable(hsram->Instance, hsram->Init.NSBank); 
 8014fd6:	687b      	ldr	r3, [r7, #4]
 8014fd8:	681a      	ldr	r2, [r3, #0]
 8014fda:	687b      	ldr	r3, [r7, #4]
 8014fdc:	689b      	ldr	r3, [r3, #8]
 8014fde:	4619      	mov	r1, r3
 8014fe0:	4610      	mov	r0, r2
 8014fe2:	f003 f85b 	bl	801809c <FSMC_NORSRAM_WriteOperation_Enable>
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8014fe6:	687b      	ldr	r3, [r7, #4]
 8014fe8:	2201      	movs	r2, #1
 8014fea:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Process unlocked */
  __HAL_UNLOCK(hsram); 
 8014fee:	687b      	ldr	r3, [r7, #4]
 8014ff0:	2200      	movs	r2, #0
 8014ff2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  return HAL_OK;  
 8014ff6:	2300      	movs	r3, #0
}
 8014ff8:	4618      	mov	r0, r3
 8014ffa:	3708      	adds	r7, #8
 8014ffc:	46bd      	mov	sp, r7
 8014ffe:	bd80      	pop	{r7, pc}

08015000 <HAL_SRAM_WriteOperation_Disable>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_WriteOperation_Disable(SRAM_HandleTypeDef *hsram)
{
 8015000:	b580      	push	{r7, lr}
 8015002:	b082      	sub	sp, #8
 8015004:	af00      	add	r7, sp, #0
 8015006:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hsram);
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 801500e:	2b01      	cmp	r3, #1
 8015010:	d101      	bne.n	8015016 <HAL_SRAM_WriteOperation_Disable+0x16>
 8015012:	2302      	movs	r3, #2
 8015014:	e018      	b.n	8015048 <HAL_SRAM_WriteOperation_Disable+0x48>
 8015016:	687b      	ldr	r3, [r7, #4]
 8015018:	2201      	movs	r2, #1
 801501a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_BUSY;
 801501e:	687b      	ldr	r3, [r7, #4]
 8015020:	2202      	movs	r2, #2
 8015022:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
    
  /* Disable write operation */
  FMC_NORSRAM_WriteOperation_Disable(hsram->Instance, hsram->Init.NSBank); 
 8015026:	687b      	ldr	r3, [r7, #4]
 8015028:	681a      	ldr	r2, [r3, #0]
 801502a:	687b      	ldr	r3, [r7, #4]
 801502c:	689b      	ldr	r3, [r3, #8]
 801502e:	4619      	mov	r1, r3
 8015030:	4610      	mov	r0, r2
 8015032:	f003 f849 	bl	80180c8 <FSMC_NORSRAM_WriteOperation_Disable>
  
  /* Update the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_PROTECTED;
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	2204      	movs	r2, #4
 801503a:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  /* Process unlocked */
  __HAL_UNLOCK(hsram); 
 801503e:	687b      	ldr	r3, [r7, #4]
 8015040:	2200      	movs	r2, #0
 8015042:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  return HAL_OK;  
 8015046:	2300      	movs	r3, #0
}
 8015048:	4618      	mov	r0, r3
 801504a:	3708      	adds	r7, #8
 801504c:	46bd      	mov	sp, r7
 801504e:	bd80      	pop	{r7, pc}

08015050 <HAL_SRAM_GetState>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL state
  */
HAL_SRAM_StateTypeDef HAL_SRAM_GetState(SRAM_HandleTypeDef *hsram)
{
 8015050:	b480      	push	{r7}
 8015052:	b083      	sub	sp, #12
 8015054:	af00      	add	r7, sp, #0
 8015056:	6078      	str	r0, [r7, #4]
  return hsram->State;
 8015058:	687b      	ldr	r3, [r7, #4]
 801505a:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 801505e:	b2db      	uxtb	r3, r3
}
 8015060:	4618      	mov	r0, r3
 8015062:	370c      	adds	r7, #12
 8015064:	46bd      	mov	sp, r7
 8015066:	f85d 7b04 	ldr.w	r7, [sp], #4
 801506a:	4770      	bx	lr

0801506c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801506c:	b580      	push	{r7, lr}
 801506e:	b082      	sub	sp, #8
 8015070:	af00      	add	r7, sp, #0
 8015072:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8015074:	687b      	ldr	r3, [r7, #4]
 8015076:	2b00      	cmp	r3, #0
 8015078:	d101      	bne.n	801507e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801507a:	2301      	movs	r3, #1
 801507c:	e03f      	b.n	80150fe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 801507e:	687b      	ldr	r3, [r7, #4]
 8015080:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8015084:	b2db      	uxtb	r3, r3
 8015086:	2b00      	cmp	r3, #0
 8015088:	d106      	bne.n	8015098 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801508a:	687b      	ldr	r3, [r7, #4]
 801508c:	2200      	movs	r2, #0
 801508e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8015092:	6878      	ldr	r0, [r7, #4]
 8015094:	f7f0 fc9e 	bl	80059d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8015098:	687b      	ldr	r3, [r7, #4]
 801509a:	2224      	movs	r2, #36	; 0x24
 801509c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80150a0:	687b      	ldr	r3, [r7, #4]
 80150a2:	681b      	ldr	r3, [r3, #0]
 80150a4:	68da      	ldr	r2, [r3, #12]
 80150a6:	687b      	ldr	r3, [r7, #4]
 80150a8:	681b      	ldr	r3, [r3, #0]
 80150aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80150ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80150b0:	6878      	ldr	r0, [r7, #4]
 80150b2:	f002 fc7e 	bl	80179b2 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	681b      	ldr	r3, [r3, #0]
 80150ba:	691a      	ldr	r2, [r3, #16]
 80150bc:	687b      	ldr	r3, [r7, #4]
 80150be:	681b      	ldr	r3, [r3, #0]
 80150c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80150c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80150c6:	687b      	ldr	r3, [r7, #4]
 80150c8:	681b      	ldr	r3, [r3, #0]
 80150ca:	695a      	ldr	r2, [r3, #20]
 80150cc:	687b      	ldr	r3, [r7, #4]
 80150ce:	681b      	ldr	r3, [r3, #0]
 80150d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80150d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80150d6:	687b      	ldr	r3, [r7, #4]
 80150d8:	681b      	ldr	r3, [r3, #0]
 80150da:	68da      	ldr	r2, [r3, #12]
 80150dc:	687b      	ldr	r3, [r7, #4]
 80150de:	681b      	ldr	r3, [r3, #0]
 80150e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80150e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80150e6:	687b      	ldr	r3, [r7, #4]
 80150e8:	2200      	movs	r2, #0
 80150ea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80150ec:	687b      	ldr	r3, [r7, #4]
 80150ee:	2220      	movs	r2, #32
 80150f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80150f4:	687b      	ldr	r3, [r7, #4]
 80150f6:	2220      	movs	r2, #32
 80150f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80150fc:	2300      	movs	r3, #0
}
 80150fe:	4618      	mov	r0, r3
 8015100:	3708      	adds	r7, #8
 8015102:	46bd      	mov	sp, r7
 8015104:	bd80      	pop	{r7, pc}

08015106 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8015106:	b580      	push	{r7, lr}
 8015108:	b082      	sub	sp, #8
 801510a:	af00      	add	r7, sp, #0
 801510c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801510e:	687b      	ldr	r3, [r7, #4]
 8015110:	2b00      	cmp	r3, #0
 8015112:	d101      	bne.n	8015118 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8015114:	2301      	movs	r3, #1
 8015116:	e047      	b.n	80151a8 <HAL_HalfDuplex_Init+0xa2>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8015118:	687b      	ldr	r3, [r7, #4]
 801511a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801511e:	b2db      	uxtb	r3, r3
 8015120:	2b00      	cmp	r3, #0
 8015122:	d106      	bne.n	8015132 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8015124:	687b      	ldr	r3, [r7, #4]
 8015126:	2200      	movs	r2, #0
 8015128:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801512c:	6878      	ldr	r0, [r7, #4]
 801512e:	f7f0 fc51 	bl	80059d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8015132:	687b      	ldr	r3, [r7, #4]
 8015134:	2224      	movs	r2, #36	; 0x24
 8015136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 801513a:	687b      	ldr	r3, [r7, #4]
 801513c:	681b      	ldr	r3, [r3, #0]
 801513e:	68da      	ldr	r2, [r3, #12]
 8015140:	687b      	ldr	r3, [r7, #4]
 8015142:	681b      	ldr	r3, [r3, #0]
 8015144:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8015148:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 801514a:	6878      	ldr	r0, [r7, #4]
 801514c:	f002 fc31 	bl	80179b2 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8015150:	687b      	ldr	r3, [r7, #4]
 8015152:	681b      	ldr	r3, [r3, #0]
 8015154:	691a      	ldr	r2, [r3, #16]
 8015156:	687b      	ldr	r3, [r7, #4]
 8015158:	681b      	ldr	r3, [r3, #0]
 801515a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 801515e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8015160:	687b      	ldr	r3, [r7, #4]
 8015162:	681b      	ldr	r3, [r3, #0]
 8015164:	695a      	ldr	r2, [r3, #20]
 8015166:	687b      	ldr	r3, [r7, #4]
 8015168:	681b      	ldr	r3, [r3, #0]
 801516a:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 801516e:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8015170:	687b      	ldr	r3, [r7, #4]
 8015172:	681b      	ldr	r3, [r3, #0]
 8015174:	695a      	ldr	r2, [r3, #20]
 8015176:	687b      	ldr	r3, [r7, #4]
 8015178:	681b      	ldr	r3, [r3, #0]
 801517a:	f042 0208 	orr.w	r2, r2, #8
 801517e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8015180:	687b      	ldr	r3, [r7, #4]
 8015182:	681b      	ldr	r3, [r3, #0]
 8015184:	68da      	ldr	r2, [r3, #12]
 8015186:	687b      	ldr	r3, [r7, #4]
 8015188:	681b      	ldr	r3, [r3, #0]
 801518a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 801518e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015190:	687b      	ldr	r3, [r7, #4]
 8015192:	2200      	movs	r2, #0
 8015194:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8015196:	687b      	ldr	r3, [r7, #4]
 8015198:	2220      	movs	r2, #32
 801519a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 801519e:	687b      	ldr	r3, [r7, #4]
 80151a0:	2220      	movs	r2, #32
 80151a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80151a6:	2300      	movs	r3, #0
}
 80151a8:	4618      	mov	r0, r3
 80151aa:	3708      	adds	r7, #8
 80151ac:	46bd      	mov	sp, r7
 80151ae:	bd80      	pop	{r7, pc}

080151b0 <HAL_LIN_Init>:
  *            @arg UART_LINBREAKDETECTLENGTH_10B: 10-bit break detection
  *            @arg UART_LINBREAKDETECTLENGTH_11B: 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
 80151b0:	b580      	push	{r7, lr}
 80151b2:	b082      	sub	sp, #8
 80151b4:	af00      	add	r7, sp, #0
 80151b6:	6078      	str	r0, [r7, #4]
 80151b8:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80151ba:	687b      	ldr	r3, [r7, #4]
 80151bc:	2b00      	cmp	r3, #0
 80151be:	d101      	bne.n	80151c4 <HAL_LIN_Init+0x14>
  {
    return HAL_ERROR;
 80151c0:	2301      	movs	r3, #1
 80151c2:	e057      	b.n	8015274 <HAL_LIN_Init+0xc4>
  /* Check the Break detection length parameter */
  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));
  assert_param(IS_UART_LIN_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_LIN_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80151c4:	687b      	ldr	r3, [r7, #4]
 80151c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80151ca:	b2db      	uxtb	r3, r3
 80151cc:	2b00      	cmp	r3, #0
 80151ce:	d106      	bne.n	80151de <HAL_LIN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80151d0:	687b      	ldr	r3, [r7, #4]
 80151d2:	2200      	movs	r2, #0
 80151d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80151d8:	6878      	ldr	r0, [r7, #4]
 80151da:	f7f0 fbfb 	bl	80059d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80151de:	687b      	ldr	r3, [r7, #4]
 80151e0:	2224      	movs	r2, #36	; 0x24
 80151e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80151e6:	687b      	ldr	r3, [r7, #4]
 80151e8:	681b      	ldr	r3, [r3, #0]
 80151ea:	68da      	ldr	r2, [r3, #12]
 80151ec:	687b      	ldr	r3, [r7, #4]
 80151ee:	681b      	ldr	r3, [r3, #0]
 80151f0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80151f4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80151f6:	6878      	ldr	r0, [r7, #4]
 80151f8:	f002 fbdb 	bl	80179b2 <UART_SetConfig>

  /* In LIN mode, the following bits must be kept cleared:
     - CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_CLKEN));
 80151fc:	687b      	ldr	r3, [r7, #4]
 80151fe:	681b      	ldr	r3, [r3, #0]
 8015200:	691a      	ldr	r2, [r3, #16]
 8015202:	687b      	ldr	r3, [r7, #4]
 8015204:	681b      	ldr	r3, [r3, #0]
 8015206:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 801520a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 801520c:	687b      	ldr	r3, [r7, #4]
 801520e:	681b      	ldr	r3, [r3, #0]
 8015210:	695a      	ldr	r2, [r3, #20]
 8015212:	687b      	ldr	r3, [r7, #4]
 8015214:	681b      	ldr	r3, [r3, #0]
 8015216:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 801521a:	615a      	str	r2, [r3, #20]

  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 801521c:	687b      	ldr	r3, [r7, #4]
 801521e:	681b      	ldr	r3, [r3, #0]
 8015220:	691a      	ldr	r2, [r3, #16]
 8015222:	687b      	ldr	r3, [r7, #4]
 8015224:	681b      	ldr	r3, [r3, #0]
 8015226:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 801522a:	611a      	str	r2, [r3, #16]

  /* Set the USART LIN Break detection length. */
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_LBDL);
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	681b      	ldr	r3, [r3, #0]
 8015230:	691a      	ldr	r2, [r3, #16]
 8015232:	687b      	ldr	r3, [r7, #4]
 8015234:	681b      	ldr	r3, [r3, #0]
 8015236:	f022 0220 	bic.w	r2, r2, #32
 801523a:	611a      	str	r2, [r3, #16]
  SET_BIT(huart->Instance->CR2, BreakDetectLength);
 801523c:	687b      	ldr	r3, [r7, #4]
 801523e:	681b      	ldr	r3, [r3, #0]
 8015240:	6919      	ldr	r1, [r3, #16]
 8015242:	687b      	ldr	r3, [r7, #4]
 8015244:	681b      	ldr	r3, [r3, #0]
 8015246:	683a      	ldr	r2, [r7, #0]
 8015248:	430a      	orrs	r2, r1
 801524a:	611a      	str	r2, [r3, #16]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 801524c:	687b      	ldr	r3, [r7, #4]
 801524e:	681b      	ldr	r3, [r3, #0]
 8015250:	68da      	ldr	r2, [r3, #12]
 8015252:	687b      	ldr	r3, [r7, #4]
 8015254:	681b      	ldr	r3, [r3, #0]
 8015256:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 801525a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801525c:	687b      	ldr	r3, [r7, #4]
 801525e:	2200      	movs	r2, #0
 8015260:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8015262:	687b      	ldr	r3, [r7, #4]
 8015264:	2220      	movs	r2, #32
 8015266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 801526a:	687b      	ldr	r3, [r7, #4]
 801526c:	2220      	movs	r2, #32
 801526e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8015272:	2300      	movs	r3, #0
}
 8015274:	4618      	mov	r0, r3
 8015276:	3708      	adds	r7, #8
 8015278:	46bd      	mov	sp, r7
 801527a:	bd80      	pop	{r7, pc}

0801527c <HAL_MultiProcessor_Init>:
  *            @arg UART_WAKEUPMETHOD_IDLELINE: Wake-up by an idle line detection
  *            @arg UART_WAKEUPMETHOD_ADDRESSMARK: Wake-up by an address mark
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
 801527c:	b580      	push	{r7, lr}
 801527e:	b084      	sub	sp, #16
 8015280:	af00      	add	r7, sp, #0
 8015282:	60f8      	str	r0, [r7, #12]
 8015284:	460b      	mov	r3, r1
 8015286:	607a      	str	r2, [r7, #4]
 8015288:	72fb      	strb	r3, [r7, #11]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801528a:	68fb      	ldr	r3, [r7, #12]
 801528c:	2b00      	cmp	r3, #0
 801528e:	d101      	bne.n	8015294 <HAL_MultiProcessor_Init+0x18>
  {
    return HAL_ERROR;
 8015290:	2301      	movs	r3, #1
 8015292:	e05f      	b.n	8015354 <HAL_MultiProcessor_Init+0xd8>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
  assert_param(IS_UART_ADDRESS(Address));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8015294:	68fb      	ldr	r3, [r7, #12]
 8015296:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801529a:	b2db      	uxtb	r3, r3
 801529c:	2b00      	cmp	r3, #0
 801529e:	d106      	bne.n	80152ae <HAL_MultiProcessor_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80152a0:	68fb      	ldr	r3, [r7, #12]
 80152a2:	2200      	movs	r2, #0
 80152a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80152a8:	68f8      	ldr	r0, [r7, #12]
 80152aa:	f7f0 fb93 	bl	80059d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80152ae:	68fb      	ldr	r3, [r7, #12]
 80152b0:	2224      	movs	r2, #36	; 0x24
 80152b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80152b6:	68fb      	ldr	r3, [r7, #12]
 80152b8:	681b      	ldr	r3, [r3, #0]
 80152ba:	68da      	ldr	r2, [r3, #12]
 80152bc:	68fb      	ldr	r3, [r7, #12]
 80152be:	681b      	ldr	r3, [r3, #0]
 80152c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80152c4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80152c6:	68f8      	ldr	r0, [r7, #12]
 80152c8:	f002 fb73 	bl	80179b2 <UART_SetConfig>

  /* In Multi-Processor mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80152cc:	68fb      	ldr	r3, [r7, #12]
 80152ce:	681b      	ldr	r3, [r3, #0]
 80152d0:	691a      	ldr	r2, [r3, #16]
 80152d2:	68fb      	ldr	r3, [r7, #12]
 80152d4:	681b      	ldr	r3, [r3, #0]
 80152d6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80152da:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80152dc:	68fb      	ldr	r3, [r7, #12]
 80152de:	681b      	ldr	r3, [r3, #0]
 80152e0:	695a      	ldr	r2, [r3, #20]
 80152e2:	68fb      	ldr	r3, [r7, #12]
 80152e4:	681b      	ldr	r3, [r3, #0]
 80152e6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80152ea:	615a      	str	r2, [r3, #20]

  /* Set the USART address node */
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_ADD);
 80152ec:	68fb      	ldr	r3, [r7, #12]
 80152ee:	681b      	ldr	r3, [r3, #0]
 80152f0:	691a      	ldr	r2, [r3, #16]
 80152f2:	68fb      	ldr	r3, [r7, #12]
 80152f4:	681b      	ldr	r3, [r3, #0]
 80152f6:	f022 020f 	bic.w	r2, r2, #15
 80152fa:	611a      	str	r2, [r3, #16]
  SET_BIT(huart->Instance->CR2, Address);
 80152fc:	68fb      	ldr	r3, [r7, #12]
 80152fe:	681b      	ldr	r3, [r3, #0]
 8015300:	6919      	ldr	r1, [r3, #16]
 8015302:	7afa      	ldrb	r2, [r7, #11]
 8015304:	68fb      	ldr	r3, [r7, #12]
 8015306:	681b      	ldr	r3, [r3, #0]
 8015308:	430a      	orrs	r2, r1
 801530a:	611a      	str	r2, [r3, #16]

  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_WAKE);
 801530c:	68fb      	ldr	r3, [r7, #12]
 801530e:	681b      	ldr	r3, [r3, #0]
 8015310:	68da      	ldr	r2, [r3, #12]
 8015312:	68fb      	ldr	r3, [r7, #12]
 8015314:	681b      	ldr	r3, [r3, #0]
 8015316:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 801531a:	60da      	str	r2, [r3, #12]
  SET_BIT(huart->Instance->CR1, WakeUpMethod);
 801531c:	68fb      	ldr	r3, [r7, #12]
 801531e:	681b      	ldr	r3, [r3, #0]
 8015320:	68d9      	ldr	r1, [r3, #12]
 8015322:	68fb      	ldr	r3, [r7, #12]
 8015324:	681b      	ldr	r3, [r3, #0]
 8015326:	687a      	ldr	r2, [r7, #4]
 8015328:	430a      	orrs	r2, r1
 801532a:	60da      	str	r2, [r3, #12]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 801532c:	68fb      	ldr	r3, [r7, #12]
 801532e:	681b      	ldr	r3, [r3, #0]
 8015330:	68da      	ldr	r2, [r3, #12]
 8015332:	68fb      	ldr	r3, [r7, #12]
 8015334:	681b      	ldr	r3, [r3, #0]
 8015336:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 801533a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801533c:	68fb      	ldr	r3, [r7, #12]
 801533e:	2200      	movs	r2, #0
 8015340:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8015342:	68fb      	ldr	r3, [r7, #12]
 8015344:	2220      	movs	r2, #32
 8015346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 801534a:	68fb      	ldr	r3, [r7, #12]
 801534c:	2220      	movs	r2, #32
 801534e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8015352:	2300      	movs	r3, #0
}
 8015354:	4618      	mov	r0, r3
 8015356:	3710      	adds	r7, #16
 8015358:	46bd      	mov	sp, r7
 801535a:	bd80      	pop	{r7, pc}

0801535c <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 801535c:	b580      	push	{r7, lr}
 801535e:	b082      	sub	sp, #8
 8015360:	af00      	add	r7, sp, #0
 8015362:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	2b00      	cmp	r3, #0
 8015368:	d101      	bne.n	801536e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 801536a:	2301      	movs	r3, #1
 801536c:	e021      	b.n	80153b2 <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 801536e:	687b      	ldr	r3, [r7, #4]
 8015370:	2224      	movs	r2, #36	; 0x24
 8015372:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8015376:	687b      	ldr	r3, [r7, #4]
 8015378:	681b      	ldr	r3, [r3, #0]
 801537a:	68da      	ldr	r2, [r3, #12]
 801537c:	687b      	ldr	r3, [r7, #4]
 801537e:	681b      	ldr	r3, [r3, #0]
 8015380:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8015384:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8015386:	6878      	ldr	r0, [r7, #4]
 8015388:	f7f0 fb74 	bl	8005a74 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	2200      	movs	r2, #0
 8015390:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8015392:	687b      	ldr	r3, [r7, #4]
 8015394:	2200      	movs	r2, #0
 8015396:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 801539a:	687b      	ldr	r3, [r7, #4]
 801539c:	2200      	movs	r2, #0
 801539e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80153a2:	687b      	ldr	r3, [r7, #4]
 80153a4:	2200      	movs	r2, #0
 80153a6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80153a8:	687b      	ldr	r3, [r7, #4]
 80153aa:	2200      	movs	r2, #0
 80153ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80153b0:	2300      	movs	r3, #0
}
 80153b2:	4618      	mov	r0, r3
 80153b4:	3708      	adds	r7, #8
 80153b6:	46bd      	mov	sp, r7
 80153b8:	bd80      	pop	{r7, pc}

080153ba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80153ba:	b580      	push	{r7, lr}
 80153bc:	b08a      	sub	sp, #40	; 0x28
 80153be:	af02      	add	r7, sp, #8
 80153c0:	60f8      	str	r0, [r7, #12]
 80153c2:	60b9      	str	r1, [r7, #8]
 80153c4:	603b      	str	r3, [r7, #0]
 80153c6:	4613      	mov	r3, r2
 80153c8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80153ca:	2300      	movs	r3, #0
 80153cc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80153ce:	68fb      	ldr	r3, [r7, #12]
 80153d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80153d4:	b2db      	uxtb	r3, r3
 80153d6:	2b20      	cmp	r3, #32
 80153d8:	d17c      	bne.n	80154d4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80153da:	68bb      	ldr	r3, [r7, #8]
 80153dc:	2b00      	cmp	r3, #0
 80153de:	d002      	beq.n	80153e6 <HAL_UART_Transmit+0x2c>
 80153e0:	88fb      	ldrh	r3, [r7, #6]
 80153e2:	2b00      	cmp	r3, #0
 80153e4:	d101      	bne.n	80153ea <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80153e6:	2301      	movs	r3, #1
 80153e8:	e075      	b.n	80154d6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80153ea:	68fb      	ldr	r3, [r7, #12]
 80153ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80153f0:	2b01      	cmp	r3, #1
 80153f2:	d101      	bne.n	80153f8 <HAL_UART_Transmit+0x3e>
 80153f4:	2302      	movs	r3, #2
 80153f6:	e06e      	b.n	80154d6 <HAL_UART_Transmit+0x11c>
 80153f8:	68fb      	ldr	r3, [r7, #12]
 80153fa:	2201      	movs	r2, #1
 80153fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015400:	68fb      	ldr	r3, [r7, #12]
 8015402:	2200      	movs	r2, #0
 8015404:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8015406:	68fb      	ldr	r3, [r7, #12]
 8015408:	2221      	movs	r2, #33	; 0x21
 801540a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801540e:	f7f0 ffc3 	bl	8006398 <HAL_GetTick>
 8015412:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8015414:	68fb      	ldr	r3, [r7, #12]
 8015416:	88fa      	ldrh	r2, [r7, #6]
 8015418:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 801541a:	68fb      	ldr	r3, [r7, #12]
 801541c:	88fa      	ldrh	r2, [r7, #6]
 801541e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8015420:	68fb      	ldr	r3, [r7, #12]
 8015422:	689b      	ldr	r3, [r3, #8]
 8015424:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8015428:	d108      	bne.n	801543c <HAL_UART_Transmit+0x82>
 801542a:	68fb      	ldr	r3, [r7, #12]
 801542c:	691b      	ldr	r3, [r3, #16]
 801542e:	2b00      	cmp	r3, #0
 8015430:	d104      	bne.n	801543c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8015432:	2300      	movs	r3, #0
 8015434:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8015436:	68bb      	ldr	r3, [r7, #8]
 8015438:	61bb      	str	r3, [r7, #24]
 801543a:	e003      	b.n	8015444 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 801543c:	68bb      	ldr	r3, [r7, #8]
 801543e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8015440:	2300      	movs	r3, #0
 8015442:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8015444:	68fb      	ldr	r3, [r7, #12]
 8015446:	2200      	movs	r2, #0
 8015448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 801544c:	e02a      	b.n	80154a4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801544e:	683b      	ldr	r3, [r7, #0]
 8015450:	9300      	str	r3, [sp, #0]
 8015452:	697b      	ldr	r3, [r7, #20]
 8015454:	2200      	movs	r2, #0
 8015456:	2180      	movs	r1, #128	; 0x80
 8015458:	68f8      	ldr	r0, [r7, #12]
 801545a:	f001 ff19 	bl	8017290 <UART_WaitOnFlagUntilTimeout>
 801545e:	4603      	mov	r3, r0
 8015460:	2b00      	cmp	r3, #0
 8015462:	d001      	beq.n	8015468 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8015464:	2303      	movs	r3, #3
 8015466:	e036      	b.n	80154d6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8015468:	69fb      	ldr	r3, [r7, #28]
 801546a:	2b00      	cmp	r3, #0
 801546c:	d10b      	bne.n	8015486 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 801546e:	69bb      	ldr	r3, [r7, #24]
 8015470:	881b      	ldrh	r3, [r3, #0]
 8015472:	461a      	mov	r2, r3
 8015474:	68fb      	ldr	r3, [r7, #12]
 8015476:	681b      	ldr	r3, [r3, #0]
 8015478:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801547c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 801547e:	69bb      	ldr	r3, [r7, #24]
 8015480:	3302      	adds	r3, #2
 8015482:	61bb      	str	r3, [r7, #24]
 8015484:	e007      	b.n	8015496 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8015486:	69fb      	ldr	r3, [r7, #28]
 8015488:	781a      	ldrb	r2, [r3, #0]
 801548a:	68fb      	ldr	r3, [r7, #12]
 801548c:	681b      	ldr	r3, [r3, #0]
 801548e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8015490:	69fb      	ldr	r3, [r7, #28]
 8015492:	3301      	adds	r3, #1
 8015494:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8015496:	68fb      	ldr	r3, [r7, #12]
 8015498:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801549a:	b29b      	uxth	r3, r3
 801549c:	3b01      	subs	r3, #1
 801549e:	b29a      	uxth	r2, r3
 80154a0:	68fb      	ldr	r3, [r7, #12]
 80154a2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80154a4:	68fb      	ldr	r3, [r7, #12]
 80154a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80154a8:	b29b      	uxth	r3, r3
 80154aa:	2b00      	cmp	r3, #0
 80154ac:	d1cf      	bne.n	801544e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80154ae:	683b      	ldr	r3, [r7, #0]
 80154b0:	9300      	str	r3, [sp, #0]
 80154b2:	697b      	ldr	r3, [r7, #20]
 80154b4:	2200      	movs	r2, #0
 80154b6:	2140      	movs	r1, #64	; 0x40
 80154b8:	68f8      	ldr	r0, [r7, #12]
 80154ba:	f001 fee9 	bl	8017290 <UART_WaitOnFlagUntilTimeout>
 80154be:	4603      	mov	r3, r0
 80154c0:	2b00      	cmp	r3, #0
 80154c2:	d001      	beq.n	80154c8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80154c4:	2303      	movs	r3, #3
 80154c6:	e006      	b.n	80154d6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80154c8:	68fb      	ldr	r3, [r7, #12]
 80154ca:	2220      	movs	r2, #32
 80154cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80154d0:	2300      	movs	r3, #0
 80154d2:	e000      	b.n	80154d6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80154d4:	2302      	movs	r3, #2
  }
}
 80154d6:	4618      	mov	r0, r3
 80154d8:	3720      	adds	r7, #32
 80154da:	46bd      	mov	sp, r7
 80154dc:	bd80      	pop	{r7, pc}

080154de <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80154de:	b580      	push	{r7, lr}
 80154e0:	b08a      	sub	sp, #40	; 0x28
 80154e2:	af02      	add	r7, sp, #8
 80154e4:	60f8      	str	r0, [r7, #12]
 80154e6:	60b9      	str	r1, [r7, #8]
 80154e8:	603b      	str	r3, [r7, #0]
 80154ea:	4613      	mov	r3, r2
 80154ec:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80154ee:	2300      	movs	r3, #0
 80154f0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80154f2:	68fb      	ldr	r3, [r7, #12]
 80154f4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80154f8:	b2db      	uxtb	r3, r3
 80154fa:	2b20      	cmp	r3, #32
 80154fc:	f040 808c 	bne.w	8015618 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8015500:	68bb      	ldr	r3, [r7, #8]
 8015502:	2b00      	cmp	r3, #0
 8015504:	d002      	beq.n	801550c <HAL_UART_Receive+0x2e>
 8015506:	88fb      	ldrh	r3, [r7, #6]
 8015508:	2b00      	cmp	r3, #0
 801550a:	d101      	bne.n	8015510 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 801550c:	2301      	movs	r3, #1
 801550e:	e084      	b.n	801561a <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8015510:	68fb      	ldr	r3, [r7, #12]
 8015512:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8015516:	2b01      	cmp	r3, #1
 8015518:	d101      	bne.n	801551e <HAL_UART_Receive+0x40>
 801551a:	2302      	movs	r3, #2
 801551c:	e07d      	b.n	801561a <HAL_UART_Receive+0x13c>
 801551e:	68fb      	ldr	r3, [r7, #12]
 8015520:	2201      	movs	r2, #1
 8015522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015526:	68fb      	ldr	r3, [r7, #12]
 8015528:	2200      	movs	r2, #0
 801552a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 801552c:	68fb      	ldr	r3, [r7, #12]
 801552e:	2222      	movs	r2, #34	; 0x22
 8015530:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015534:	68fb      	ldr	r3, [r7, #12]
 8015536:	2200      	movs	r2, #0
 8015538:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801553a:	f7f0 ff2d 	bl	8006398 <HAL_GetTick>
 801553e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8015540:	68fb      	ldr	r3, [r7, #12]
 8015542:	88fa      	ldrh	r2, [r7, #6]
 8015544:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8015546:	68fb      	ldr	r3, [r7, #12]
 8015548:	88fa      	ldrh	r2, [r7, #6]
 801554a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801554c:	68fb      	ldr	r3, [r7, #12]
 801554e:	689b      	ldr	r3, [r3, #8]
 8015550:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8015554:	d108      	bne.n	8015568 <HAL_UART_Receive+0x8a>
 8015556:	68fb      	ldr	r3, [r7, #12]
 8015558:	691b      	ldr	r3, [r3, #16]
 801555a:	2b00      	cmp	r3, #0
 801555c:	d104      	bne.n	8015568 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 801555e:	2300      	movs	r3, #0
 8015560:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8015562:	68bb      	ldr	r3, [r7, #8]
 8015564:	61bb      	str	r3, [r7, #24]
 8015566:	e003      	b.n	8015570 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8015568:	68bb      	ldr	r3, [r7, #8]
 801556a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 801556c:	2300      	movs	r3, #0
 801556e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8015570:	68fb      	ldr	r3, [r7, #12]
 8015572:	2200      	movs	r2, #0
 8015574:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8015578:	e043      	b.n	8015602 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 801557a:	683b      	ldr	r3, [r7, #0]
 801557c:	9300      	str	r3, [sp, #0]
 801557e:	697b      	ldr	r3, [r7, #20]
 8015580:	2200      	movs	r2, #0
 8015582:	2120      	movs	r1, #32
 8015584:	68f8      	ldr	r0, [r7, #12]
 8015586:	f001 fe83 	bl	8017290 <UART_WaitOnFlagUntilTimeout>
 801558a:	4603      	mov	r3, r0
 801558c:	2b00      	cmp	r3, #0
 801558e:	d001      	beq.n	8015594 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8015590:	2303      	movs	r3, #3
 8015592:	e042      	b.n	801561a <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8015594:	69fb      	ldr	r3, [r7, #28]
 8015596:	2b00      	cmp	r3, #0
 8015598:	d10c      	bne.n	80155b4 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 801559a:	68fb      	ldr	r3, [r7, #12]
 801559c:	681b      	ldr	r3, [r3, #0]
 801559e:	685b      	ldr	r3, [r3, #4]
 80155a0:	b29b      	uxth	r3, r3
 80155a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80155a6:	b29a      	uxth	r2, r3
 80155a8:	69bb      	ldr	r3, [r7, #24]
 80155aa:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80155ac:	69bb      	ldr	r3, [r7, #24]
 80155ae:	3302      	adds	r3, #2
 80155b0:	61bb      	str	r3, [r7, #24]
 80155b2:	e01f      	b.n	80155f4 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80155b4:	68fb      	ldr	r3, [r7, #12]
 80155b6:	689b      	ldr	r3, [r3, #8]
 80155b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80155bc:	d007      	beq.n	80155ce <HAL_UART_Receive+0xf0>
 80155be:	68fb      	ldr	r3, [r7, #12]
 80155c0:	689b      	ldr	r3, [r3, #8]
 80155c2:	2b00      	cmp	r3, #0
 80155c4:	d10a      	bne.n	80155dc <HAL_UART_Receive+0xfe>
 80155c6:	68fb      	ldr	r3, [r7, #12]
 80155c8:	691b      	ldr	r3, [r3, #16]
 80155ca:	2b00      	cmp	r3, #0
 80155cc:	d106      	bne.n	80155dc <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80155ce:	68fb      	ldr	r3, [r7, #12]
 80155d0:	681b      	ldr	r3, [r3, #0]
 80155d2:	685b      	ldr	r3, [r3, #4]
 80155d4:	b2da      	uxtb	r2, r3
 80155d6:	69fb      	ldr	r3, [r7, #28]
 80155d8:	701a      	strb	r2, [r3, #0]
 80155da:	e008      	b.n	80155ee <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80155dc:	68fb      	ldr	r3, [r7, #12]
 80155de:	681b      	ldr	r3, [r3, #0]
 80155e0:	685b      	ldr	r3, [r3, #4]
 80155e2:	b2db      	uxtb	r3, r3
 80155e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80155e8:	b2da      	uxtb	r2, r3
 80155ea:	69fb      	ldr	r3, [r7, #28]
 80155ec:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80155ee:	69fb      	ldr	r3, [r7, #28]
 80155f0:	3301      	adds	r3, #1
 80155f2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80155f4:	68fb      	ldr	r3, [r7, #12]
 80155f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80155f8:	b29b      	uxth	r3, r3
 80155fa:	3b01      	subs	r3, #1
 80155fc:	b29a      	uxth	r2, r3
 80155fe:	68fb      	ldr	r3, [r7, #12]
 8015600:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8015602:	68fb      	ldr	r3, [r7, #12]
 8015604:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8015606:	b29b      	uxth	r3, r3
 8015608:	2b00      	cmp	r3, #0
 801560a:	d1b6      	bne.n	801557a <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801560c:	68fb      	ldr	r3, [r7, #12]
 801560e:	2220      	movs	r2, #32
 8015610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8015614:	2300      	movs	r3, #0
 8015616:	e000      	b.n	801561a <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8015618:	2302      	movs	r3, #2
  }
}
 801561a:	4618      	mov	r0, r3
 801561c:	3720      	adds	r7, #32
 801561e:	46bd      	mov	sp, r7
 8015620:	bd80      	pop	{r7, pc}

08015622 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8015622:	b480      	push	{r7}
 8015624:	b085      	sub	sp, #20
 8015626:	af00      	add	r7, sp, #0
 8015628:	60f8      	str	r0, [r7, #12]
 801562a:	60b9      	str	r1, [r7, #8]
 801562c:	4613      	mov	r3, r2
 801562e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8015630:	68fb      	ldr	r3, [r7, #12]
 8015632:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8015636:	b2db      	uxtb	r3, r3
 8015638:	2b20      	cmp	r3, #32
 801563a:	d130      	bne.n	801569e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 801563c:	68bb      	ldr	r3, [r7, #8]
 801563e:	2b00      	cmp	r3, #0
 8015640:	d002      	beq.n	8015648 <HAL_UART_Transmit_IT+0x26>
 8015642:	88fb      	ldrh	r3, [r7, #6]
 8015644:	2b00      	cmp	r3, #0
 8015646:	d101      	bne.n	801564c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8015648:	2301      	movs	r3, #1
 801564a:	e029      	b.n	80156a0 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 801564c:	68fb      	ldr	r3, [r7, #12]
 801564e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8015652:	2b01      	cmp	r3, #1
 8015654:	d101      	bne.n	801565a <HAL_UART_Transmit_IT+0x38>
 8015656:	2302      	movs	r3, #2
 8015658:	e022      	b.n	80156a0 <HAL_UART_Transmit_IT+0x7e>
 801565a:	68fb      	ldr	r3, [r7, #12]
 801565c:	2201      	movs	r2, #1
 801565e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8015662:	68fb      	ldr	r3, [r7, #12]
 8015664:	68ba      	ldr	r2, [r7, #8]
 8015666:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8015668:	68fb      	ldr	r3, [r7, #12]
 801566a:	88fa      	ldrh	r2, [r7, #6]
 801566c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 801566e:	68fb      	ldr	r3, [r7, #12]
 8015670:	88fa      	ldrh	r2, [r7, #6]
 8015672:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015674:	68fb      	ldr	r3, [r7, #12]
 8015676:	2200      	movs	r2, #0
 8015678:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801567a:	68fb      	ldr	r3, [r7, #12]
 801567c:	2221      	movs	r2, #33	; 0x21
 801567e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8015682:	68fb      	ldr	r3, [r7, #12]
 8015684:	2200      	movs	r2, #0
 8015686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 801568a:	68fb      	ldr	r3, [r7, #12]
 801568c:	681b      	ldr	r3, [r3, #0]
 801568e:	68da      	ldr	r2, [r3, #12]
 8015690:	68fb      	ldr	r3, [r7, #12]
 8015692:	681b      	ldr	r3, [r3, #0]
 8015694:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8015698:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 801569a:	2300      	movs	r3, #0
 801569c:	e000      	b.n	80156a0 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 801569e:	2302      	movs	r3, #2
  }
}
 80156a0:	4618      	mov	r0, r3
 80156a2:	3714      	adds	r7, #20
 80156a4:	46bd      	mov	sp, r7
 80156a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156aa:	4770      	bx	lr

080156ac <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80156ac:	b580      	push	{r7, lr}
 80156ae:	b084      	sub	sp, #16
 80156b0:	af00      	add	r7, sp, #0
 80156b2:	60f8      	str	r0, [r7, #12]
 80156b4:	60b9      	str	r1, [r7, #8]
 80156b6:	4613      	mov	r3, r2
 80156b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80156ba:	68fb      	ldr	r3, [r7, #12]
 80156bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80156c0:	b2db      	uxtb	r3, r3
 80156c2:	2b20      	cmp	r3, #32
 80156c4:	d11d      	bne.n	8015702 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80156c6:	68bb      	ldr	r3, [r7, #8]
 80156c8:	2b00      	cmp	r3, #0
 80156ca:	d002      	beq.n	80156d2 <HAL_UART_Receive_IT+0x26>
 80156cc:	88fb      	ldrh	r3, [r7, #6]
 80156ce:	2b00      	cmp	r3, #0
 80156d0:	d101      	bne.n	80156d6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80156d2:	2301      	movs	r3, #1
 80156d4:	e016      	b.n	8015704 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80156d6:	68fb      	ldr	r3, [r7, #12]
 80156d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80156dc:	2b01      	cmp	r3, #1
 80156de:	d101      	bne.n	80156e4 <HAL_UART_Receive_IT+0x38>
 80156e0:	2302      	movs	r3, #2
 80156e2:	e00f      	b.n	8015704 <HAL_UART_Receive_IT+0x58>
 80156e4:	68fb      	ldr	r3, [r7, #12]
 80156e6:	2201      	movs	r2, #1
 80156e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80156ec:	68fb      	ldr	r3, [r7, #12]
 80156ee:	2200      	movs	r2, #0
 80156f0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80156f2:	88fb      	ldrh	r3, [r7, #6]
 80156f4:	461a      	mov	r2, r3
 80156f6:	68b9      	ldr	r1, [r7, #8]
 80156f8:	68f8      	ldr	r0, [r7, #12]
 80156fa:	f001 fe37 	bl	801736c <UART_Start_Receive_IT>
 80156fe:	4603      	mov	r3, r0
 8015700:	e000      	b.n	8015704 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8015702:	2302      	movs	r3, #2
  }
}
 8015704:	4618      	mov	r0, r3
 8015706:	3710      	adds	r7, #16
 8015708:	46bd      	mov	sp, r7
 801570a:	bd80      	pop	{r7, pc}

0801570c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801570c:	b580      	push	{r7, lr}
 801570e:	b08c      	sub	sp, #48	; 0x30
 8015710:	af00      	add	r7, sp, #0
 8015712:	60f8      	str	r0, [r7, #12]
 8015714:	60b9      	str	r1, [r7, #8]
 8015716:	4613      	mov	r3, r2
 8015718:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801571a:	68fb      	ldr	r3, [r7, #12]
 801571c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8015720:	b2db      	uxtb	r3, r3
 8015722:	2b20      	cmp	r3, #32
 8015724:	d165      	bne.n	80157f2 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8015726:	68bb      	ldr	r3, [r7, #8]
 8015728:	2b00      	cmp	r3, #0
 801572a:	d002      	beq.n	8015732 <HAL_UART_Transmit_DMA+0x26>
 801572c:	88fb      	ldrh	r3, [r7, #6]
 801572e:	2b00      	cmp	r3, #0
 8015730:	d101      	bne.n	8015736 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8015732:	2301      	movs	r3, #1
 8015734:	e05e      	b.n	80157f4 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8015736:	68fb      	ldr	r3, [r7, #12]
 8015738:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801573c:	2b01      	cmp	r3, #1
 801573e:	d101      	bne.n	8015744 <HAL_UART_Transmit_DMA+0x38>
 8015740:	2302      	movs	r3, #2
 8015742:	e057      	b.n	80157f4 <HAL_UART_Transmit_DMA+0xe8>
 8015744:	68fb      	ldr	r3, [r7, #12]
 8015746:	2201      	movs	r2, #1
 8015748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 801574c:	68ba      	ldr	r2, [r7, #8]
 801574e:	68fb      	ldr	r3, [r7, #12]
 8015750:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8015752:	68fb      	ldr	r3, [r7, #12]
 8015754:	88fa      	ldrh	r2, [r7, #6]
 8015756:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8015758:	68fb      	ldr	r3, [r7, #12]
 801575a:	88fa      	ldrh	r2, [r7, #6]
 801575c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801575e:	68fb      	ldr	r3, [r7, #12]
 8015760:	2200      	movs	r2, #0
 8015762:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8015764:	68fb      	ldr	r3, [r7, #12]
 8015766:	2221      	movs	r2, #33	; 0x21
 8015768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 801576c:	68fb      	ldr	r3, [r7, #12]
 801576e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015770:	4a22      	ldr	r2, [pc, #136]	; (80157fc <HAL_UART_Transmit_DMA+0xf0>)
 8015772:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8015774:	68fb      	ldr	r3, [r7, #12]
 8015776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015778:	4a21      	ldr	r2, [pc, #132]	; (8015800 <HAL_UART_Transmit_DMA+0xf4>)
 801577a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 801577c:	68fb      	ldr	r3, [r7, #12]
 801577e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015780:	4a20      	ldr	r2, [pc, #128]	; (8015804 <HAL_UART_Transmit_DMA+0xf8>)
 8015782:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8015784:	68fb      	ldr	r3, [r7, #12]
 8015786:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015788:	2200      	movs	r2, #0
 801578a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 801578c:	f107 0308 	add.w	r3, r7, #8
 8015790:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8015792:	68fb      	ldr	r3, [r7, #12]
 8015794:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8015796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015798:	6819      	ldr	r1, [r3, #0]
 801579a:	68fb      	ldr	r3, [r7, #12]
 801579c:	681b      	ldr	r3, [r3, #0]
 801579e:	3304      	adds	r3, #4
 80157a0:	461a      	mov	r2, r3
 80157a2:	88fb      	ldrh	r3, [r7, #6]
 80157a4:	f7f2 f861 	bl	800786a <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80157a8:	68fb      	ldr	r3, [r7, #12]
 80157aa:	681b      	ldr	r3, [r3, #0]
 80157ac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80157b0:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80157b2:	68fb      	ldr	r3, [r7, #12]
 80157b4:	2200      	movs	r2, #0
 80157b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80157ba:	68fb      	ldr	r3, [r7, #12]
 80157bc:	681b      	ldr	r3, [r3, #0]
 80157be:	3314      	adds	r3, #20
 80157c0:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80157c2:	69bb      	ldr	r3, [r7, #24]
 80157c4:	e853 3f00 	ldrex	r3, [r3]
 80157c8:	617b      	str	r3, [r7, #20]
   return(result);
 80157ca:	697b      	ldr	r3, [r7, #20]
 80157cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80157d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80157d2:	68fb      	ldr	r3, [r7, #12]
 80157d4:	681b      	ldr	r3, [r3, #0]
 80157d6:	3314      	adds	r3, #20
 80157d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80157da:	627a      	str	r2, [r7, #36]	; 0x24
 80157dc:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80157de:	6a39      	ldr	r1, [r7, #32]
 80157e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80157e2:	e841 2300 	strex	r3, r2, [r1]
 80157e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80157e8:	69fb      	ldr	r3, [r7, #28]
 80157ea:	2b00      	cmp	r3, #0
 80157ec:	d1e5      	bne.n	80157ba <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 80157ee:	2300      	movs	r3, #0
 80157f0:	e000      	b.n	80157f4 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 80157f2:	2302      	movs	r3, #2
  }
}
 80157f4:	4618      	mov	r0, r3
 80157f6:	3730      	adds	r7, #48	; 0x30
 80157f8:	46bd      	mov	sp, r7
 80157fa:	bd80      	pop	{r7, pc}
 80157fc:	08016feb 	.word	0x08016feb
 8015800:	08017085 	.word	0x08017085
 8015804:	080171fd 	.word	0x080171fd

08015808 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8015808:	b580      	push	{r7, lr}
 801580a:	b084      	sub	sp, #16
 801580c:	af00      	add	r7, sp, #0
 801580e:	60f8      	str	r0, [r7, #12]
 8015810:	60b9      	str	r1, [r7, #8]
 8015812:	4613      	mov	r3, r2
 8015814:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8015816:	68fb      	ldr	r3, [r7, #12]
 8015818:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 801581c:	b2db      	uxtb	r3, r3
 801581e:	2b20      	cmp	r3, #32
 8015820:	d11d      	bne.n	801585e <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8015822:	68bb      	ldr	r3, [r7, #8]
 8015824:	2b00      	cmp	r3, #0
 8015826:	d002      	beq.n	801582e <HAL_UART_Receive_DMA+0x26>
 8015828:	88fb      	ldrh	r3, [r7, #6]
 801582a:	2b00      	cmp	r3, #0
 801582c:	d101      	bne.n	8015832 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 801582e:	2301      	movs	r3, #1
 8015830:	e016      	b.n	8015860 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8015832:	68fb      	ldr	r3, [r7, #12]
 8015834:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8015838:	2b01      	cmp	r3, #1
 801583a:	d101      	bne.n	8015840 <HAL_UART_Receive_DMA+0x38>
 801583c:	2302      	movs	r3, #2
 801583e:	e00f      	b.n	8015860 <HAL_UART_Receive_DMA+0x58>
 8015840:	68fb      	ldr	r3, [r7, #12]
 8015842:	2201      	movs	r2, #1
 8015844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015848:	68fb      	ldr	r3, [r7, #12]
 801584a:	2200      	movs	r2, #0
 801584c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 801584e:	88fb      	ldrh	r3, [r7, #6]
 8015850:	461a      	mov	r2, r3
 8015852:	68b9      	ldr	r1, [r7, #8]
 8015854:	68f8      	ldr	r0, [r7, #12]
 8015856:	f001 fdc3 	bl	80173e0 <UART_Start_Receive_DMA>
 801585a:	4603      	mov	r3, r0
 801585c:	e000      	b.n	8015860 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 801585e:	2302      	movs	r3, #2
  }
}
 8015860:	4618      	mov	r0, r3
 8015862:	3710      	adds	r7, #16
 8015864:	46bd      	mov	sp, r7
 8015866:	bd80      	pop	{r7, pc}

08015868 <HAL_UART_DMAPause>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 8015868:	b480      	push	{r7}
 801586a:	b09d      	sub	sp, #116	; 0x74
 801586c:	af00      	add	r7, sp, #0
 801586e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8015870:	2300      	movs	r3, #0
 8015872:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* Process Locked */
  __HAL_LOCK(huart);
 8015874:	687b      	ldr	r3, [r7, #4]
 8015876:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801587a:	2b01      	cmp	r3, #1
 801587c:	d101      	bne.n	8015882 <HAL_UART_DMAPause+0x1a>
 801587e:	2302      	movs	r3, #2
 8015880:	e098      	b.n	80159b4 <HAL_UART_DMAPause+0x14c>
 8015882:	687b      	ldr	r3, [r7, #4]
 8015884:	2201      	movs	r2, #1
 8015886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 801588a:	687b      	ldr	r3, [r7, #4]
 801588c:	681b      	ldr	r3, [r3, #0]
 801588e:	695b      	ldr	r3, [r3, #20]
 8015890:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015894:	2b80      	cmp	r3, #128	; 0x80
 8015896:	bf0c      	ite	eq
 8015898:	2301      	moveq	r3, #1
 801589a:	2300      	movne	r3, #0
 801589c:	b2db      	uxtb	r3, r3
 801589e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80158a0:	687b      	ldr	r3, [r7, #4]
 80158a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80158a6:	b2db      	uxtb	r3, r3
 80158a8:	2b21      	cmp	r3, #33	; 0x21
 80158aa:	d11c      	bne.n	80158e6 <HAL_UART_DMAPause+0x7e>
 80158ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80158ae:	2b00      	cmp	r3, #0
 80158b0:	d019      	beq.n	80158e6 <HAL_UART_DMAPause+0x7e>
  {
    /* Disable the UART DMA Tx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80158b2:	687b      	ldr	r3, [r7, #4]
 80158b4:	681b      	ldr	r3, [r3, #0]
 80158b6:	3314      	adds	r3, #20
 80158b8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80158ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80158bc:	e853 3f00 	ldrex	r3, [r3]
 80158c0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80158c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80158c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80158c8:	66bb      	str	r3, [r7, #104]	; 0x68
 80158ca:	687b      	ldr	r3, [r7, #4]
 80158cc:	681b      	ldr	r3, [r3, #0]
 80158ce:	3314      	adds	r3, #20
 80158d0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80158d2:	65ba      	str	r2, [r7, #88]	; 0x58
 80158d4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80158d6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80158d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80158da:	e841 2300 	strex	r3, r2, [r1]
 80158de:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80158e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80158e2:	2b00      	cmp	r3, #0
 80158e4:	d1e5      	bne.n	80158b2 <HAL_UART_DMAPause+0x4a>
  }

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80158e6:	687b      	ldr	r3, [r7, #4]
 80158e8:	681b      	ldr	r3, [r3, #0]
 80158ea:	695b      	ldr	r3, [r3, #20]
 80158ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80158f0:	2b40      	cmp	r3, #64	; 0x40
 80158f2:	bf0c      	ite	eq
 80158f4:	2301      	moveq	r3, #1
 80158f6:	2300      	movne	r3, #0
 80158f8:	b2db      	uxtb	r3, r3
 80158fa:	66fb      	str	r3, [r7, #108]	; 0x6c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80158fc:	687b      	ldr	r3, [r7, #4]
 80158fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8015902:	b2db      	uxtb	r3, r3
 8015904:	2b22      	cmp	r3, #34	; 0x22
 8015906:	d150      	bne.n	80159aa <HAL_UART_DMAPause+0x142>
 8015908:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801590a:	2b00      	cmp	r3, #0
 801590c:	d04d      	beq.n	80159aa <HAL_UART_DMAPause+0x142>
  {
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801590e:	687b      	ldr	r3, [r7, #4]
 8015910:	681b      	ldr	r3, [r3, #0]
 8015912:	330c      	adds	r3, #12
 8015914:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015918:	e853 3f00 	ldrex	r3, [r3]
 801591c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 801591e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015920:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8015924:	667b      	str	r3, [r7, #100]	; 0x64
 8015926:	687b      	ldr	r3, [r7, #4]
 8015928:	681b      	ldr	r3, [r3, #0]
 801592a:	330c      	adds	r3, #12
 801592c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801592e:	647a      	str	r2, [r7, #68]	; 0x44
 8015930:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015932:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8015934:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8015936:	e841 2300 	strex	r3, r2, [r1]
 801593a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 801593c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801593e:	2b00      	cmp	r3, #0
 8015940:	d1e5      	bne.n	801590e <HAL_UART_DMAPause+0xa6>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015942:	687b      	ldr	r3, [r7, #4]
 8015944:	681b      	ldr	r3, [r3, #0]
 8015946:	3314      	adds	r3, #20
 8015948:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801594a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801594c:	e853 3f00 	ldrex	r3, [r3]
 8015950:	623b      	str	r3, [r7, #32]
   return(result);
 8015952:	6a3b      	ldr	r3, [r7, #32]
 8015954:	f023 0301 	bic.w	r3, r3, #1
 8015958:	663b      	str	r3, [r7, #96]	; 0x60
 801595a:	687b      	ldr	r3, [r7, #4]
 801595c:	681b      	ldr	r3, [r3, #0]
 801595e:	3314      	adds	r3, #20
 8015960:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8015962:	633a      	str	r2, [r7, #48]	; 0x30
 8015964:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015966:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8015968:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801596a:	e841 2300 	strex	r3, r2, [r1]
 801596e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8015970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015972:	2b00      	cmp	r3, #0
 8015974:	d1e5      	bne.n	8015942 <HAL_UART_DMAPause+0xda>

    /* Disable the UART DMA Rx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8015976:	687b      	ldr	r3, [r7, #4]
 8015978:	681b      	ldr	r3, [r3, #0]
 801597a:	3314      	adds	r3, #20
 801597c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801597e:	693b      	ldr	r3, [r7, #16]
 8015980:	e853 3f00 	ldrex	r3, [r3]
 8015984:	60fb      	str	r3, [r7, #12]
   return(result);
 8015986:	68fb      	ldr	r3, [r7, #12]
 8015988:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801598c:	65fb      	str	r3, [r7, #92]	; 0x5c
 801598e:	687b      	ldr	r3, [r7, #4]
 8015990:	681b      	ldr	r3, [r3, #0]
 8015992:	3314      	adds	r3, #20
 8015994:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8015996:	61fa      	str	r2, [r7, #28]
 8015998:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801599a:	69b9      	ldr	r1, [r7, #24]
 801599c:	69fa      	ldr	r2, [r7, #28]
 801599e:	e841 2300 	strex	r3, r2, [r1]
 80159a2:	617b      	str	r3, [r7, #20]
   return(result);
 80159a4:	697b      	ldr	r3, [r7, #20]
 80159a6:	2b00      	cmp	r3, #0
 80159a8:	d1e5      	bne.n	8015976 <HAL_UART_DMAPause+0x10e>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80159aa:	687b      	ldr	r3, [r7, #4]
 80159ac:	2200      	movs	r2, #0
 80159ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80159b2:	2300      	movs	r3, #0
}
 80159b4:	4618      	mov	r0, r3
 80159b6:	3774      	adds	r7, #116	; 0x74
 80159b8:	46bd      	mov	sp, r7
 80159ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159be:	4770      	bx	lr

080159c0 <HAL_UART_DMAResume>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 80159c0:	b480      	push	{r7}
 80159c2:	b09d      	sub	sp, #116	; 0x74
 80159c4:	af00      	add	r7, sp, #0
 80159c6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 80159c8:	687b      	ldr	r3, [r7, #4]
 80159ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80159ce:	2b01      	cmp	r3, #1
 80159d0:	d101      	bne.n	80159d6 <HAL_UART_DMAResume+0x16>
 80159d2:	2302      	movs	r3, #2
 80159d4:	e087      	b.n	8015ae6 <HAL_UART_DMAResume+0x126>
 80159d6:	687b      	ldr	r3, [r7, #4]
 80159d8:	2201      	movs	r2, #1
 80159da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80159de:	687b      	ldr	r3, [r7, #4]
 80159e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80159e4:	b2db      	uxtb	r3, r3
 80159e6:	2b21      	cmp	r3, #33	; 0x21
 80159e8:	d119      	bne.n	8015a1e <HAL_UART_DMAResume+0x5e>
  {
    /* Enable the UART DMA Tx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80159ea:	687b      	ldr	r3, [r7, #4]
 80159ec:	681b      	ldr	r3, [r3, #0]
 80159ee:	3314      	adds	r3, #20
 80159f0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80159f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80159f4:	e853 3f00 	ldrex	r3, [r3]
 80159f8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80159fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80159fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015a00:	66fb      	str	r3, [r7, #108]	; 0x6c
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	681b      	ldr	r3, [r3, #0]
 8015a06:	3314      	adds	r3, #20
 8015a08:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8015a0a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8015a0c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015a0e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8015a10:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8015a12:	e841 2300 	strex	r3, r2, [r1]
 8015a16:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8015a18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015a1a:	2b00      	cmp	r3, #0
 8015a1c:	d1e5      	bne.n	80159ea <HAL_UART_DMAResume+0x2a>
  }

  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8015a1e:	687b      	ldr	r3, [r7, #4]
 8015a20:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8015a24:	b2db      	uxtb	r3, r3
 8015a26:	2b22      	cmp	r3, #34	; 0x22
 8015a28:	d158      	bne.n	8015adc <HAL_UART_DMAResume+0x11c>
  {
    /* Clear the Overrun flag before resuming the Rx transfer*/
    __HAL_UART_CLEAR_OREFLAG(huart);
 8015a2a:	2300      	movs	r3, #0
 8015a2c:	60fb      	str	r3, [r7, #12]
 8015a2e:	687b      	ldr	r3, [r7, #4]
 8015a30:	681b      	ldr	r3, [r3, #0]
 8015a32:	681b      	ldr	r3, [r3, #0]
 8015a34:	60fb      	str	r3, [r7, #12]
 8015a36:	687b      	ldr	r3, [r7, #4]
 8015a38:	681b      	ldr	r3, [r3, #0]
 8015a3a:	685b      	ldr	r3, [r3, #4]
 8015a3c:	60fb      	str	r3, [r7, #12]
 8015a3e:	68fb      	ldr	r3, [r7, #12]

    /* Re-enable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015a40:	687b      	ldr	r3, [r7, #4]
 8015a42:	681b      	ldr	r3, [r3, #0]
 8015a44:	330c      	adds	r3, #12
 8015a46:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015a48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015a4a:	e853 3f00 	ldrex	r3, [r3]
 8015a4e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8015a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015a52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8015a56:	66bb      	str	r3, [r7, #104]	; 0x68
 8015a58:	687b      	ldr	r3, [r7, #4]
 8015a5a:	681b      	ldr	r3, [r3, #0]
 8015a5c:	330c      	adds	r3, #12
 8015a5e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8015a60:	64ba      	str	r2, [r7, #72]	; 0x48
 8015a62:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015a64:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8015a66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8015a68:	e841 2300 	strex	r3, r2, [r1]
 8015a6c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8015a6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015a70:	2b00      	cmp	r3, #0
 8015a72:	d1e5      	bne.n	8015a40 <HAL_UART_DMAResume+0x80>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015a74:	687b      	ldr	r3, [r7, #4]
 8015a76:	681b      	ldr	r3, [r3, #0]
 8015a78:	3314      	adds	r3, #20
 8015a7a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015a7e:	e853 3f00 	ldrex	r3, [r3]
 8015a82:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8015a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a86:	f043 0301 	orr.w	r3, r3, #1
 8015a8a:	667b      	str	r3, [r7, #100]	; 0x64
 8015a8c:	687b      	ldr	r3, [r7, #4]
 8015a8e:	681b      	ldr	r3, [r3, #0]
 8015a90:	3314      	adds	r3, #20
 8015a92:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8015a94:	637a      	str	r2, [r7, #52]	; 0x34
 8015a96:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015a98:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8015a9a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8015a9c:	e841 2300 	strex	r3, r2, [r1]
 8015aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8015aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015aa4:	2b00      	cmp	r3, #0
 8015aa6:	d1e5      	bne.n	8015a74 <HAL_UART_DMAResume+0xb4>

    /* Enable the UART DMA Rx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8015aa8:	687b      	ldr	r3, [r7, #4]
 8015aaa:	681b      	ldr	r3, [r3, #0]
 8015aac:	3314      	adds	r3, #20
 8015aae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015ab0:	697b      	ldr	r3, [r7, #20]
 8015ab2:	e853 3f00 	ldrex	r3, [r3]
 8015ab6:	613b      	str	r3, [r7, #16]
   return(result);
 8015ab8:	693b      	ldr	r3, [r7, #16]
 8015aba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015abe:	663b      	str	r3, [r7, #96]	; 0x60
 8015ac0:	687b      	ldr	r3, [r7, #4]
 8015ac2:	681b      	ldr	r3, [r3, #0]
 8015ac4:	3314      	adds	r3, #20
 8015ac6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8015ac8:	623a      	str	r2, [r7, #32]
 8015aca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015acc:	69f9      	ldr	r1, [r7, #28]
 8015ace:	6a3a      	ldr	r2, [r7, #32]
 8015ad0:	e841 2300 	strex	r3, r2, [r1]
 8015ad4:	61bb      	str	r3, [r7, #24]
   return(result);
 8015ad6:	69bb      	ldr	r3, [r7, #24]
 8015ad8:	2b00      	cmp	r3, #0
 8015ada:	d1e5      	bne.n	8015aa8 <HAL_UART_DMAResume+0xe8>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015adc:	687b      	ldr	r3, [r7, #4]
 8015ade:	2200      	movs	r2, #0
 8015ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8015ae4:	2300      	movs	r3, #0
}
 8015ae6:	4618      	mov	r0, r3
 8015ae8:	3774      	adds	r7, #116	; 0x74
 8015aea:	46bd      	mov	sp, r7
 8015aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015af0:	4770      	bx	lr

08015af2 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8015af2:	b580      	push	{r7, lr}
 8015af4:	b090      	sub	sp, #64	; 0x40
 8015af6:	af00      	add	r7, sp, #0
 8015af8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8015afa:	2300      	movs	r3, #0
 8015afc:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8015afe:	687b      	ldr	r3, [r7, #4]
 8015b00:	681b      	ldr	r3, [r3, #0]
 8015b02:	695b      	ldr	r3, [r3, #20]
 8015b04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015b08:	2b80      	cmp	r3, #128	; 0x80
 8015b0a:	bf0c      	ite	eq
 8015b0c:	2301      	moveq	r3, #1
 8015b0e:	2300      	movne	r3, #0
 8015b10:	b2db      	uxtb	r3, r3
 8015b12:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8015b14:	687b      	ldr	r3, [r7, #4]
 8015b16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8015b1a:	b2db      	uxtb	r3, r3
 8015b1c:	2b21      	cmp	r3, #33	; 0x21
 8015b1e:	d128      	bne.n	8015b72 <HAL_UART_DMAStop+0x80>
 8015b20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015b22:	2b00      	cmp	r3, #0
 8015b24:	d025      	beq.n	8015b72 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8015b26:	687b      	ldr	r3, [r7, #4]
 8015b28:	681b      	ldr	r3, [r3, #0]
 8015b2a:	3314      	adds	r3, #20
 8015b2c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b30:	e853 3f00 	ldrex	r3, [r3]
 8015b34:	623b      	str	r3, [r7, #32]
   return(result);
 8015b36:	6a3b      	ldr	r3, [r7, #32]
 8015b38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8015b3c:	63bb      	str	r3, [r7, #56]	; 0x38
 8015b3e:	687b      	ldr	r3, [r7, #4]
 8015b40:	681b      	ldr	r3, [r3, #0]
 8015b42:	3314      	adds	r3, #20
 8015b44:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8015b46:	633a      	str	r2, [r7, #48]	; 0x30
 8015b48:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015b4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8015b4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015b4e:	e841 2300 	strex	r3, r2, [r1]
 8015b52:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8015b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	d1e5      	bne.n	8015b26 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8015b5a:	687b      	ldr	r3, [r7, #4]
 8015b5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015b5e:	2b00      	cmp	r3, #0
 8015b60:	d004      	beq.n	8015b6c <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8015b62:	687b      	ldr	r3, [r7, #4]
 8015b64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015b66:	4618      	mov	r0, r3
 8015b68:	f7f1 fed7 	bl	800791a <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8015b6c:	6878      	ldr	r0, [r7, #4]
 8015b6e:	f001 fcd1 	bl	8017514 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8015b72:	687b      	ldr	r3, [r7, #4]
 8015b74:	681b      	ldr	r3, [r3, #0]
 8015b76:	695b      	ldr	r3, [r3, #20]
 8015b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015b7c:	2b40      	cmp	r3, #64	; 0x40
 8015b7e:	bf0c      	ite	eq
 8015b80:	2301      	moveq	r3, #1
 8015b82:	2300      	movne	r3, #0
 8015b84:	b2db      	uxtb	r3, r3
 8015b86:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8015b88:	687b      	ldr	r3, [r7, #4]
 8015b8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8015b8e:	b2db      	uxtb	r3, r3
 8015b90:	2b22      	cmp	r3, #34	; 0x22
 8015b92:	d128      	bne.n	8015be6 <HAL_UART_DMAStop+0xf4>
 8015b94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015b96:	2b00      	cmp	r3, #0
 8015b98:	d025      	beq.n	8015be6 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8015b9a:	687b      	ldr	r3, [r7, #4]
 8015b9c:	681b      	ldr	r3, [r3, #0]
 8015b9e:	3314      	adds	r3, #20
 8015ba0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015ba2:	693b      	ldr	r3, [r7, #16]
 8015ba4:	e853 3f00 	ldrex	r3, [r3]
 8015ba8:	60fb      	str	r3, [r7, #12]
   return(result);
 8015baa:	68fb      	ldr	r3, [r7, #12]
 8015bac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8015bb0:	637b      	str	r3, [r7, #52]	; 0x34
 8015bb2:	687b      	ldr	r3, [r7, #4]
 8015bb4:	681b      	ldr	r3, [r3, #0]
 8015bb6:	3314      	adds	r3, #20
 8015bb8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8015bba:	61fa      	str	r2, [r7, #28]
 8015bbc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015bbe:	69b9      	ldr	r1, [r7, #24]
 8015bc0:	69fa      	ldr	r2, [r7, #28]
 8015bc2:	e841 2300 	strex	r3, r2, [r1]
 8015bc6:	617b      	str	r3, [r7, #20]
   return(result);
 8015bc8:	697b      	ldr	r3, [r7, #20]
 8015bca:	2b00      	cmp	r3, #0
 8015bcc:	d1e5      	bne.n	8015b9a <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8015bce:	687b      	ldr	r3, [r7, #4]
 8015bd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015bd2:	2b00      	cmp	r3, #0
 8015bd4:	d004      	beq.n	8015be0 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8015bd6:	687b      	ldr	r3, [r7, #4]
 8015bd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015bda:	4618      	mov	r0, r3
 8015bdc:	f7f1 fe9d 	bl	800791a <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8015be0:	6878      	ldr	r0, [r7, #4]
 8015be2:	f001 fcbf 	bl	8017564 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8015be6:	2300      	movs	r3, #0
}
 8015be8:	4618      	mov	r0, r3
 8015bea:	3740      	adds	r7, #64	; 0x40
 8015bec:	46bd      	mov	sp, r7
 8015bee:	bd80      	pop	{r7, pc}

08015bf0 <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 8015bf0:	b580      	push	{r7, lr}
 8015bf2:	b088      	sub	sp, #32
 8015bf4:	af00      	add	r7, sp, #0
 8015bf6:	60f8      	str	r0, [r7, #12]
 8015bf8:	60b9      	str	r1, [r7, #8]
 8015bfa:	603b      	str	r3, [r7, #0]
 8015bfc:	4613      	mov	r3, r2
 8015bfe:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8015c00:	68fb      	ldr	r3, [r7, #12]
 8015c02:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8015c06:	b2db      	uxtb	r3, r3
 8015c08:	2b20      	cmp	r3, #32
 8015c0a:	f040 80c9 	bne.w	8015da0 <HAL_UARTEx_ReceiveToIdle+0x1b0>
  {
    if ((pData == NULL) || (Size == 0U))
 8015c0e:	68bb      	ldr	r3, [r7, #8]
 8015c10:	2b00      	cmp	r3, #0
 8015c12:	d002      	beq.n	8015c1a <HAL_UARTEx_ReceiveToIdle+0x2a>
 8015c14:	88fb      	ldrh	r3, [r7, #6]
 8015c16:	2b00      	cmp	r3, #0
 8015c18:	d101      	bne.n	8015c1e <HAL_UARTEx_ReceiveToIdle+0x2e>
    {
      return  HAL_ERROR;
 8015c1a:	2301      	movs	r3, #1
 8015c1c:	e0c1      	b.n	8015da2 <HAL_UARTEx_ReceiveToIdle+0x1b2>
    }

    __HAL_LOCK(huart);
 8015c1e:	68fb      	ldr	r3, [r7, #12]
 8015c20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8015c24:	2b01      	cmp	r3, #1
 8015c26:	d101      	bne.n	8015c2c <HAL_UARTEx_ReceiveToIdle+0x3c>
 8015c28:	2302      	movs	r3, #2
 8015c2a:	e0ba      	b.n	8015da2 <HAL_UARTEx_ReceiveToIdle+0x1b2>
 8015c2c:	68fb      	ldr	r3, [r7, #12]
 8015c2e:	2201      	movs	r2, #1
 8015c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015c34:	68fb      	ldr	r3, [r7, #12]
 8015c36:	2200      	movs	r2, #0
 8015c38:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8015c3a:	68fb      	ldr	r3, [r7, #12]
 8015c3c:	2222      	movs	r2, #34	; 0x22
 8015c3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8015c42:	68fb      	ldr	r3, [r7, #12]
 8015c44:	2201      	movs	r2, #1
 8015c46:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8015c48:	f7f0 fba6 	bl	8006398 <HAL_GetTick>
 8015c4c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8015c4e:	68fb      	ldr	r3, [r7, #12]
 8015c50:	88fa      	ldrh	r2, [r7, #6]
 8015c52:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8015c54:	68fb      	ldr	r3, [r7, #12]
 8015c56:	88fa      	ldrh	r2, [r7, #6]
 8015c58:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8015c5a:	68fb      	ldr	r3, [r7, #12]
 8015c5c:	689b      	ldr	r3, [r3, #8]
 8015c5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8015c62:	d108      	bne.n	8015c76 <HAL_UARTEx_ReceiveToIdle+0x86>
 8015c64:	68fb      	ldr	r3, [r7, #12]
 8015c66:	691b      	ldr	r3, [r3, #16]
 8015c68:	2b00      	cmp	r3, #0
 8015c6a:	d104      	bne.n	8015c76 <HAL_UARTEx_ReceiveToIdle+0x86>
    {
      pdata8bits  = NULL;
 8015c6c:	2300      	movs	r3, #0
 8015c6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8015c70:	68bb      	ldr	r3, [r7, #8]
 8015c72:	61bb      	str	r3, [r7, #24]
 8015c74:	e003      	b.n	8015c7e <HAL_UARTEx_ReceiveToIdle+0x8e>
    }
    else
    {
      pdata8bits  = pData;
 8015c76:	68bb      	ldr	r3, [r7, #8]
 8015c78:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8015c7a:	2300      	movs	r3, #0
 8015c7c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8015c7e:	68fb      	ldr	r3, [r7, #12]
 8015c80:	2200      	movs	r2, #0
 8015c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Initialize output number of received elements */
    *RxLen = 0U;
 8015c86:	683b      	ldr	r3, [r7, #0]
 8015c88:	2200      	movs	r2, #0
 8015c8a:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8015c8c:	e074      	b.n	8015d78 <HAL_UARTEx_ReceiveToIdle+0x188>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8015c8e:	68fb      	ldr	r3, [r7, #12]
 8015c90:	681b      	ldr	r3, [r3, #0]
 8015c92:	681b      	ldr	r3, [r3, #0]
 8015c94:	f003 0310 	and.w	r3, r3, #16
 8015c98:	2b10      	cmp	r3, #16
 8015c9a:	d114      	bne.n	8015cc6 <HAL_UARTEx_ReceiveToIdle+0xd6>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8015c9c:	2300      	movs	r3, #0
 8015c9e:	613b      	str	r3, [r7, #16]
 8015ca0:	68fb      	ldr	r3, [r7, #12]
 8015ca2:	681b      	ldr	r3, [r3, #0]
 8015ca4:	681b      	ldr	r3, [r3, #0]
 8015ca6:	613b      	str	r3, [r7, #16]
 8015ca8:	68fb      	ldr	r3, [r7, #12]
 8015caa:	681b      	ldr	r3, [r3, #0]
 8015cac:	685b      	ldr	r3, [r3, #4]
 8015cae:	613b      	str	r3, [r7, #16]
 8015cb0:	693b      	ldr	r3, [r7, #16]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 8015cb2:	683b      	ldr	r3, [r7, #0]
 8015cb4:	881b      	ldrh	r3, [r3, #0]
 8015cb6:	2b00      	cmp	r3, #0
 8015cb8:	d005      	beq.n	8015cc6 <HAL_UARTEx_ReceiveToIdle+0xd6>
        {
          huart->RxState = HAL_UART_STATE_READY;
 8015cba:	68fb      	ldr	r3, [r7, #12]
 8015cbc:	2220      	movs	r2, #32
 8015cbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

          return HAL_OK;
 8015cc2:	2300      	movs	r3, #0
 8015cc4:	e06d      	b.n	8015da2 <HAL_UARTEx_ReceiveToIdle+0x1b2>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 8015cc6:	68fb      	ldr	r3, [r7, #12]
 8015cc8:	681b      	ldr	r3, [r3, #0]
 8015cca:	681b      	ldr	r3, [r3, #0]
 8015ccc:	f003 0320 	and.w	r3, r3, #32
 8015cd0:	2b20      	cmp	r3, #32
 8015cd2:	d13c      	bne.n	8015d4e <HAL_UARTEx_ReceiveToIdle+0x15e>
      {
        if (pdata8bits == NULL)
 8015cd4:	69fb      	ldr	r3, [r7, #28]
 8015cd6:	2b00      	cmp	r3, #0
 8015cd8:	d10c      	bne.n	8015cf4 <HAL_UARTEx_ReceiveToIdle+0x104>
        {
          *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8015cda:	68fb      	ldr	r3, [r7, #12]
 8015cdc:	681b      	ldr	r3, [r3, #0]
 8015cde:	685b      	ldr	r3, [r3, #4]
 8015ce0:	b29b      	uxth	r3, r3
 8015ce2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015ce6:	b29a      	uxth	r2, r3
 8015ce8:	69bb      	ldr	r3, [r7, #24]
 8015cea:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 8015cec:	69bb      	ldr	r3, [r7, #24]
 8015cee:	3302      	adds	r3, #2
 8015cf0:	61bb      	str	r3, [r7, #24]
 8015cf2:	e01f      	b.n	8015d34 <HAL_UARTEx_ReceiveToIdle+0x144>
        }
        else
        {
          if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8015cf4:	68fb      	ldr	r3, [r7, #12]
 8015cf6:	689b      	ldr	r3, [r3, #8]
 8015cf8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8015cfc:	d007      	beq.n	8015d0e <HAL_UARTEx_ReceiveToIdle+0x11e>
 8015cfe:	68fb      	ldr	r3, [r7, #12]
 8015d00:	689b      	ldr	r3, [r3, #8]
 8015d02:	2b00      	cmp	r3, #0
 8015d04:	d10a      	bne.n	8015d1c <HAL_UARTEx_ReceiveToIdle+0x12c>
 8015d06:	68fb      	ldr	r3, [r7, #12]
 8015d08:	691b      	ldr	r3, [r3, #16]
 8015d0a:	2b00      	cmp	r3, #0
 8015d0c:	d106      	bne.n	8015d1c <HAL_UARTEx_ReceiveToIdle+0x12c>
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8015d0e:	68fb      	ldr	r3, [r7, #12]
 8015d10:	681b      	ldr	r3, [r3, #0]
 8015d12:	685b      	ldr	r3, [r3, #4]
 8015d14:	b2da      	uxtb	r2, r3
 8015d16:	69fb      	ldr	r3, [r7, #28]
 8015d18:	701a      	strb	r2, [r3, #0]
 8015d1a:	e008      	b.n	8015d2e <HAL_UARTEx_ReceiveToIdle+0x13e>
          }
          else
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8015d1c:	68fb      	ldr	r3, [r7, #12]
 8015d1e:	681b      	ldr	r3, [r3, #0]
 8015d20:	685b      	ldr	r3, [r3, #4]
 8015d22:	b2db      	uxtb	r3, r3
 8015d24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015d28:	b2da      	uxtb	r2, r3
 8015d2a:	69fb      	ldr	r3, [r7, #28]
 8015d2c:	701a      	strb	r2, [r3, #0]
          }

          pdata8bits++;
 8015d2e:	69fb      	ldr	r3, [r7, #28]
 8015d30:	3301      	adds	r3, #1
 8015d32:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 8015d34:	683b      	ldr	r3, [r7, #0]
 8015d36:	881b      	ldrh	r3, [r3, #0]
 8015d38:	3301      	adds	r3, #1
 8015d3a:	b29a      	uxth	r2, r3
 8015d3c:	683b      	ldr	r3, [r7, #0]
 8015d3e:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 8015d40:	68fb      	ldr	r3, [r7, #12]
 8015d42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8015d44:	b29b      	uxth	r3, r3
 8015d46:	3b01      	subs	r3, #1
 8015d48:	b29a      	uxth	r2, r3
 8015d4a:	68fb      	ldr	r3, [r7, #12]
 8015d4c:	85da      	strh	r2, [r3, #46]	; 0x2e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8015d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015d54:	d010      	beq.n	8015d78 <HAL_UARTEx_ReceiveToIdle+0x188>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8015d56:	f7f0 fb1f 	bl	8006398 <HAL_GetTick>
 8015d5a:	4602      	mov	r2, r0
 8015d5c:	697b      	ldr	r3, [r7, #20]
 8015d5e:	1ad3      	subs	r3, r2, r3
 8015d60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015d62:	429a      	cmp	r2, r3
 8015d64:	d302      	bcc.n	8015d6c <HAL_UARTEx_ReceiveToIdle+0x17c>
 8015d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015d68:	2b00      	cmp	r3, #0
 8015d6a:	d105      	bne.n	8015d78 <HAL_UARTEx_ReceiveToIdle+0x188>
        {
          huart->RxState = HAL_UART_STATE_READY;
 8015d6c:	68fb      	ldr	r3, [r7, #12]
 8015d6e:	2220      	movs	r2, #32
 8015d70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

          return HAL_TIMEOUT;
 8015d74:	2303      	movs	r3, #3
 8015d76:	e014      	b.n	8015da2 <HAL_UARTEx_ReceiveToIdle+0x1b2>
    while (huart->RxXferCount > 0U)
 8015d78:	68fb      	ldr	r3, [r7, #12]
 8015d7a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8015d7c:	b29b      	uxth	r3, r3
 8015d7e:	2b00      	cmp	r3, #0
 8015d80:	d185      	bne.n	8015c8e <HAL_UARTEx_ReceiveToIdle+0x9e>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 8015d82:	68fb      	ldr	r3, [r7, #12]
 8015d84:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8015d86:	68fb      	ldr	r3, [r7, #12]
 8015d88:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8015d8a:	b29b      	uxth	r3, r3
 8015d8c:	1ad3      	subs	r3, r2, r3
 8015d8e:	b29a      	uxth	r2, r3
 8015d90:	683b      	ldr	r3, [r7, #0]
 8015d92:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8015d94:	68fb      	ldr	r3, [r7, #12]
 8015d96:	2220      	movs	r2, #32
 8015d98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8015d9c:	2300      	movs	r3, #0
 8015d9e:	e000      	b.n	8015da2 <HAL_UARTEx_ReceiveToIdle+0x1b2>
  }
  else
  {
    return HAL_BUSY;
 8015da0:	2302      	movs	r3, #2
  }
}
 8015da2:	4618      	mov	r0, r3
 8015da4:	3720      	adds	r7, #32
 8015da6:	46bd      	mov	sp, r7
 8015da8:	bd80      	pop	{r7, pc}

08015daa <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8015daa:	b580      	push	{r7, lr}
 8015dac:	b08c      	sub	sp, #48	; 0x30
 8015dae:	af00      	add	r7, sp, #0
 8015db0:	60f8      	str	r0, [r7, #12]
 8015db2:	60b9      	str	r1, [r7, #8]
 8015db4:	4613      	mov	r3, r2
 8015db6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8015db8:	68fb      	ldr	r3, [r7, #12]
 8015dba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8015dbe:	b2db      	uxtb	r3, r3
 8015dc0:	2b20      	cmp	r3, #32
 8015dc2:	d152      	bne.n	8015e6a <HAL_UARTEx_ReceiveToIdle_IT+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8015dc4:	68bb      	ldr	r3, [r7, #8]
 8015dc6:	2b00      	cmp	r3, #0
 8015dc8:	d002      	beq.n	8015dd0 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8015dca:	88fb      	ldrh	r3, [r7, #6]
 8015dcc:	2b00      	cmp	r3, #0
 8015dce:	d101      	bne.n	8015dd4 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8015dd0:	2301      	movs	r3, #1
 8015dd2:	e04b      	b.n	8015e6c <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
    }

    __HAL_LOCK(huart);
 8015dd4:	68fb      	ldr	r3, [r7, #12]
 8015dd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8015dda:	2b01      	cmp	r3, #1
 8015ddc:	d101      	bne.n	8015de2 <HAL_UARTEx_ReceiveToIdle_IT+0x38>
 8015dde:	2302      	movs	r3, #2
 8015de0:	e044      	b.n	8015e6c <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
 8015de2:	68fb      	ldr	r3, [r7, #12]
 8015de4:	2201      	movs	r2, #1
 8015de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8015dea:	68fb      	ldr	r3, [r7, #12]
 8015dec:	2201      	movs	r2, #1
 8015dee:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8015df0:	88fb      	ldrh	r3, [r7, #6]
 8015df2:	461a      	mov	r2, r3
 8015df4:	68b9      	ldr	r1, [r7, #8]
 8015df6:	68f8      	ldr	r0, [r7, #12]
 8015df8:	f001 fab8 	bl	801736c <UART_Start_Receive_IT>
 8015dfc:	4603      	mov	r3, r0
 8015dfe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8015e02:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015e06:	2b00      	cmp	r3, #0
 8015e08:	d12c      	bne.n	8015e64 <HAL_UARTEx_ReceiveToIdle_IT+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015e0a:	68fb      	ldr	r3, [r7, #12]
 8015e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015e0e:	2b01      	cmp	r3, #1
 8015e10:	d125      	bne.n	8015e5e <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8015e12:	2300      	movs	r3, #0
 8015e14:	613b      	str	r3, [r7, #16]
 8015e16:	68fb      	ldr	r3, [r7, #12]
 8015e18:	681b      	ldr	r3, [r3, #0]
 8015e1a:	681b      	ldr	r3, [r3, #0]
 8015e1c:	613b      	str	r3, [r7, #16]
 8015e1e:	68fb      	ldr	r3, [r7, #12]
 8015e20:	681b      	ldr	r3, [r3, #0]
 8015e22:	685b      	ldr	r3, [r3, #4]
 8015e24:	613b      	str	r3, [r7, #16]
 8015e26:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015e28:	68fb      	ldr	r3, [r7, #12]
 8015e2a:	681b      	ldr	r3, [r3, #0]
 8015e2c:	330c      	adds	r3, #12
 8015e2e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015e30:	69bb      	ldr	r3, [r7, #24]
 8015e32:	e853 3f00 	ldrex	r3, [r3]
 8015e36:	617b      	str	r3, [r7, #20]
   return(result);
 8015e38:	697b      	ldr	r3, [r7, #20]
 8015e3a:	f043 0310 	orr.w	r3, r3, #16
 8015e3e:	62bb      	str	r3, [r7, #40]	; 0x28
 8015e40:	68fb      	ldr	r3, [r7, #12]
 8015e42:	681b      	ldr	r3, [r3, #0]
 8015e44:	330c      	adds	r3, #12
 8015e46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015e48:	627a      	str	r2, [r7, #36]	; 0x24
 8015e4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015e4c:	6a39      	ldr	r1, [r7, #32]
 8015e4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015e50:	e841 2300 	strex	r3, r2, [r1]
 8015e54:	61fb      	str	r3, [r7, #28]
   return(result);
 8015e56:	69fb      	ldr	r3, [r7, #28]
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	d1e5      	bne.n	8015e28 <HAL_UARTEx_ReceiveToIdle_IT+0x7e>
 8015e5c:	e002      	b.n	8015e64 <HAL_UARTEx_ReceiveToIdle_IT+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8015e5e:	2301      	movs	r3, #1
 8015e60:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8015e64:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015e68:	e000      	b.n	8015e6c <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8015e6a:	2302      	movs	r3, #2
  }
}
 8015e6c:	4618      	mov	r0, r3
 8015e6e:	3730      	adds	r7, #48	; 0x30
 8015e70:	46bd      	mov	sp, r7
 8015e72:	bd80      	pop	{r7, pc}

08015e74 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8015e74:	b580      	push	{r7, lr}
 8015e76:	b08c      	sub	sp, #48	; 0x30
 8015e78:	af00      	add	r7, sp, #0
 8015e7a:	60f8      	str	r0, [r7, #12]
 8015e7c:	60b9      	str	r1, [r7, #8]
 8015e7e:	4613      	mov	r3, r2
 8015e80:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8015e82:	68fb      	ldr	r3, [r7, #12]
 8015e84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8015e88:	b2db      	uxtb	r3, r3
 8015e8a:	2b20      	cmp	r3, #32
 8015e8c:	d152      	bne.n	8015f34 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8015e8e:	68bb      	ldr	r3, [r7, #8]
 8015e90:	2b00      	cmp	r3, #0
 8015e92:	d002      	beq.n	8015e9a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8015e94:	88fb      	ldrh	r3, [r7, #6]
 8015e96:	2b00      	cmp	r3, #0
 8015e98:	d101      	bne.n	8015e9e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8015e9a:	2301      	movs	r3, #1
 8015e9c:	e04b      	b.n	8015f36 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8015e9e:	68fb      	ldr	r3, [r7, #12]
 8015ea0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8015ea4:	2b01      	cmp	r3, #1
 8015ea6:	d101      	bne.n	8015eac <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8015ea8:	2302      	movs	r3, #2
 8015eaa:	e044      	b.n	8015f36 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8015eac:	68fb      	ldr	r3, [r7, #12]
 8015eae:	2201      	movs	r2, #1
 8015eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8015eb4:	68fb      	ldr	r3, [r7, #12]
 8015eb6:	2201      	movs	r2, #1
 8015eb8:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8015eba:	88fb      	ldrh	r3, [r7, #6]
 8015ebc:	461a      	mov	r2, r3
 8015ebe:	68b9      	ldr	r1, [r7, #8]
 8015ec0:	68f8      	ldr	r0, [r7, #12]
 8015ec2:	f001 fa8d 	bl	80173e0 <UART_Start_Receive_DMA>
 8015ec6:	4603      	mov	r3, r0
 8015ec8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8015ecc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015ed0:	2b00      	cmp	r3, #0
 8015ed2:	d12c      	bne.n	8015f2e <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015ed4:	68fb      	ldr	r3, [r7, #12]
 8015ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015ed8:	2b01      	cmp	r3, #1
 8015eda:	d125      	bne.n	8015f28 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8015edc:	2300      	movs	r3, #0
 8015ede:	613b      	str	r3, [r7, #16]
 8015ee0:	68fb      	ldr	r3, [r7, #12]
 8015ee2:	681b      	ldr	r3, [r3, #0]
 8015ee4:	681b      	ldr	r3, [r3, #0]
 8015ee6:	613b      	str	r3, [r7, #16]
 8015ee8:	68fb      	ldr	r3, [r7, #12]
 8015eea:	681b      	ldr	r3, [r3, #0]
 8015eec:	685b      	ldr	r3, [r3, #4]
 8015eee:	613b      	str	r3, [r7, #16]
 8015ef0:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015ef2:	68fb      	ldr	r3, [r7, #12]
 8015ef4:	681b      	ldr	r3, [r3, #0]
 8015ef6:	330c      	adds	r3, #12
 8015ef8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015efa:	69bb      	ldr	r3, [r7, #24]
 8015efc:	e853 3f00 	ldrex	r3, [r3]
 8015f00:	617b      	str	r3, [r7, #20]
   return(result);
 8015f02:	697b      	ldr	r3, [r7, #20]
 8015f04:	f043 0310 	orr.w	r3, r3, #16
 8015f08:	62bb      	str	r3, [r7, #40]	; 0x28
 8015f0a:	68fb      	ldr	r3, [r7, #12]
 8015f0c:	681b      	ldr	r3, [r3, #0]
 8015f0e:	330c      	adds	r3, #12
 8015f10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015f12:	627a      	str	r2, [r7, #36]	; 0x24
 8015f14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015f16:	6a39      	ldr	r1, [r7, #32]
 8015f18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015f1a:	e841 2300 	strex	r3, r2, [r1]
 8015f1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8015f20:	69fb      	ldr	r3, [r7, #28]
 8015f22:	2b00      	cmp	r3, #0
 8015f24:	d1e5      	bne.n	8015ef2 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8015f26:	e002      	b.n	8015f2e <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8015f28:	2301      	movs	r3, #1
 8015f2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8015f2e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015f32:	e000      	b.n	8015f36 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8015f34:	2302      	movs	r3, #2
  }
}
 8015f36:	4618      	mov	r0, r3
 8015f38:	3730      	adds	r7, #48	; 0x30
 8015f3a:	46bd      	mov	sp, r7
 8015f3c:	bd80      	pop	{r7, pc}

08015f3e <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8015f3e:	b580      	push	{r7, lr}
 8015f40:	b0a0      	sub	sp, #128	; 0x80
 8015f42:	af00      	add	r7, sp, #0
 8015f44:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8015f46:	687b      	ldr	r3, [r7, #4]
 8015f48:	681b      	ldr	r3, [r3, #0]
 8015f4a:	330c      	adds	r3, #12
 8015f4c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015f4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8015f50:	e853 3f00 	ldrex	r3, [r3]
 8015f54:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8015f56:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8015f58:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 8015f5c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8015f5e:	687b      	ldr	r3, [r7, #4]
 8015f60:	681b      	ldr	r3, [r3, #0]
 8015f62:	330c      	adds	r3, #12
 8015f64:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8015f66:	66ba      	str	r2, [r7, #104]	; 0x68
 8015f68:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015f6a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8015f6c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8015f6e:	e841 2300 	strex	r3, r2, [r1]
 8015f72:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8015f74:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8015f76:	2b00      	cmp	r3, #0
 8015f78:	d1e5      	bne.n	8015f46 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015f7a:	687b      	ldr	r3, [r7, #4]
 8015f7c:	681b      	ldr	r3, [r3, #0]
 8015f7e:	3314      	adds	r3, #20
 8015f80:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015f82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015f84:	e853 3f00 	ldrex	r3, [r3]
 8015f88:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8015f8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015f8c:	f023 0301 	bic.w	r3, r3, #1
 8015f90:	67bb      	str	r3, [r7, #120]	; 0x78
 8015f92:	687b      	ldr	r3, [r7, #4]
 8015f94:	681b      	ldr	r3, [r3, #0]
 8015f96:	3314      	adds	r3, #20
 8015f98:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8015f9a:	657a      	str	r2, [r7, #84]	; 0x54
 8015f9c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015f9e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8015fa0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8015fa2:	e841 2300 	strex	r3, r2, [r1]
 8015fa6:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8015fa8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015faa:	2b00      	cmp	r3, #0
 8015fac:	d1e5      	bne.n	8015f7a <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015fae:	687b      	ldr	r3, [r7, #4]
 8015fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015fb2:	2b01      	cmp	r3, #1
 8015fb4:	d119      	bne.n	8015fea <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8015fb6:	687b      	ldr	r3, [r7, #4]
 8015fb8:	681b      	ldr	r3, [r3, #0]
 8015fba:	330c      	adds	r3, #12
 8015fbc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015fbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015fc0:	e853 3f00 	ldrex	r3, [r3]
 8015fc4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8015fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015fc8:	f023 0310 	bic.w	r3, r3, #16
 8015fcc:	677b      	str	r3, [r7, #116]	; 0x74
 8015fce:	687b      	ldr	r3, [r7, #4]
 8015fd0:	681b      	ldr	r3, [r3, #0]
 8015fd2:	330c      	adds	r3, #12
 8015fd4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8015fd6:	643a      	str	r2, [r7, #64]	; 0x40
 8015fd8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015fda:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8015fdc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8015fde:	e841 2300 	strex	r3, r2, [r1]
 8015fe2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8015fe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015fe6:	2b00      	cmp	r3, #0
 8015fe8:	d1e5      	bne.n	8015fb6 <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8015fea:	687b      	ldr	r3, [r7, #4]
 8015fec:	681b      	ldr	r3, [r3, #0]
 8015fee:	695b      	ldr	r3, [r3, #20]
 8015ff0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015ff4:	2b80      	cmp	r3, #128	; 0x80
 8015ff6:	d136      	bne.n	8016066 <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8015ff8:	687b      	ldr	r3, [r7, #4]
 8015ffa:	681b      	ldr	r3, [r3, #0]
 8015ffc:	3314      	adds	r3, #20
 8015ffe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016000:	6a3b      	ldr	r3, [r7, #32]
 8016002:	e853 3f00 	ldrex	r3, [r3]
 8016006:	61fb      	str	r3, [r7, #28]
   return(result);
 8016008:	69fb      	ldr	r3, [r7, #28]
 801600a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801600e:	673b      	str	r3, [r7, #112]	; 0x70
 8016010:	687b      	ldr	r3, [r7, #4]
 8016012:	681b      	ldr	r3, [r3, #0]
 8016014:	3314      	adds	r3, #20
 8016016:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8016018:	62fa      	str	r2, [r7, #44]	; 0x2c
 801601a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801601c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801601e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016020:	e841 2300 	strex	r3, r2, [r1]
 8016024:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8016026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016028:	2b00      	cmp	r3, #0
 801602a:	d1e5      	bne.n	8015ff8 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 801602c:	687b      	ldr	r3, [r7, #4]
 801602e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016030:	2b00      	cmp	r3, #0
 8016032:	d018      	beq.n	8016066 <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8016034:	687b      	ldr	r3, [r7, #4]
 8016036:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016038:	2200      	movs	r2, #0
 801603a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 801603c:	687b      	ldr	r3, [r7, #4]
 801603e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016040:	4618      	mov	r0, r3
 8016042:	f7f1 fc6a 	bl	800791a <HAL_DMA_Abort>
 8016046:	4603      	mov	r3, r0
 8016048:	2b00      	cmp	r3, #0
 801604a:	d00c      	beq.n	8016066 <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 801604c:	687b      	ldr	r3, [r7, #4]
 801604e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016050:	4618      	mov	r0, r3
 8016052:	f7f2 f826 	bl	80080a2 <HAL_DMA_GetError>
 8016056:	4603      	mov	r3, r0
 8016058:	2b20      	cmp	r3, #32
 801605a:	d104      	bne.n	8016066 <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 801605c:	687b      	ldr	r3, [r7, #4]
 801605e:	2210      	movs	r2, #16
 8016060:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 8016062:	2303      	movs	r3, #3
 8016064:	e052      	b.n	801610c <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8016066:	687b      	ldr	r3, [r7, #4]
 8016068:	681b      	ldr	r3, [r3, #0]
 801606a:	695b      	ldr	r3, [r3, #20]
 801606c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016070:	2b40      	cmp	r3, #64	; 0x40
 8016072:	d136      	bne.n	80160e2 <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8016074:	687b      	ldr	r3, [r7, #4]
 8016076:	681b      	ldr	r3, [r3, #0]
 8016078:	3314      	adds	r3, #20
 801607a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801607c:	68fb      	ldr	r3, [r7, #12]
 801607e:	e853 3f00 	ldrex	r3, [r3]
 8016082:	60bb      	str	r3, [r7, #8]
   return(result);
 8016084:	68bb      	ldr	r3, [r7, #8]
 8016086:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801608a:	66fb      	str	r3, [r7, #108]	; 0x6c
 801608c:	687b      	ldr	r3, [r7, #4]
 801608e:	681b      	ldr	r3, [r3, #0]
 8016090:	3314      	adds	r3, #20
 8016092:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8016094:	61ba      	str	r2, [r7, #24]
 8016096:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016098:	6979      	ldr	r1, [r7, #20]
 801609a:	69ba      	ldr	r2, [r7, #24]
 801609c:	e841 2300 	strex	r3, r2, [r1]
 80160a0:	613b      	str	r3, [r7, #16]
   return(result);
 80160a2:	693b      	ldr	r3, [r7, #16]
 80160a4:	2b00      	cmp	r3, #0
 80160a6:	d1e5      	bne.n	8016074 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80160a8:	687b      	ldr	r3, [r7, #4]
 80160aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80160ac:	2b00      	cmp	r3, #0
 80160ae:	d018      	beq.n	80160e2 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80160b0:	687b      	ldr	r3, [r7, #4]
 80160b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80160b4:	2200      	movs	r2, #0
 80160b6:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80160b8:	687b      	ldr	r3, [r7, #4]
 80160ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80160bc:	4618      	mov	r0, r3
 80160be:	f7f1 fc2c 	bl	800791a <HAL_DMA_Abort>
 80160c2:	4603      	mov	r3, r0
 80160c4:	2b00      	cmp	r3, #0
 80160c6:	d00c      	beq.n	80160e2 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80160c8:	687b      	ldr	r3, [r7, #4]
 80160ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80160cc:	4618      	mov	r0, r3
 80160ce:	f7f1 ffe8 	bl	80080a2 <HAL_DMA_GetError>
 80160d2:	4603      	mov	r3, r0
 80160d4:	2b20      	cmp	r3, #32
 80160d6:	d104      	bne.n	80160e2 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80160d8:	687b      	ldr	r3, [r7, #4]
 80160da:	2210      	movs	r2, #16
 80160dc:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 80160de:	2303      	movs	r3, #3
 80160e0:	e014      	b.n	801610c <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 80160e2:	687b      	ldr	r3, [r7, #4]
 80160e4:	2200      	movs	r2, #0
 80160e6:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 80160e8:	687b      	ldr	r3, [r7, #4]
 80160ea:	2200      	movs	r2, #0
 80160ec:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80160ee:	687b      	ldr	r3, [r7, #4]
 80160f0:	2200      	movs	r2, #0
 80160f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80160f4:	687b      	ldr	r3, [r7, #4]
 80160f6:	2220      	movs	r2, #32
 80160f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->gState = HAL_UART_STATE_READY;
 80160fc:	687b      	ldr	r3, [r7, #4]
 80160fe:	2220      	movs	r2, #32
 8016100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016104:	687b      	ldr	r3, [r7, #4]
 8016106:	2200      	movs	r2, #0
 8016108:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 801610a:	2300      	movs	r3, #0
}
 801610c:	4618      	mov	r0, r3
 801610e:	3780      	adds	r7, #128	; 0x80
 8016110:	46bd      	mov	sp, r7
 8016112:	bd80      	pop	{r7, pc}

08016114 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 8016114:	b580      	push	{r7, lr}
 8016116:	b08e      	sub	sp, #56	; 0x38
 8016118:	af00      	add	r7, sp, #0
 801611a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 801611c:	687b      	ldr	r3, [r7, #4]
 801611e:	681b      	ldr	r3, [r3, #0]
 8016120:	330c      	adds	r3, #12
 8016122:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016124:	6a3b      	ldr	r3, [r7, #32]
 8016126:	e853 3f00 	ldrex	r3, [r3]
 801612a:	61fb      	str	r3, [r7, #28]
   return(result);
 801612c:	69fb      	ldr	r3, [r7, #28]
 801612e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8016132:	637b      	str	r3, [r7, #52]	; 0x34
 8016134:	687b      	ldr	r3, [r7, #4]
 8016136:	681b      	ldr	r3, [r3, #0]
 8016138:	330c      	adds	r3, #12
 801613a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801613c:	62fa      	str	r2, [r7, #44]	; 0x2c
 801613e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016140:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016142:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016144:	e841 2300 	strex	r3, r2, [r1]
 8016148:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801614a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801614c:	2b00      	cmp	r3, #0
 801614e:	d1e5      	bne.n	801611c <HAL_UART_AbortTransmit+0x8>

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8016150:	687b      	ldr	r3, [r7, #4]
 8016152:	681b      	ldr	r3, [r3, #0]
 8016154:	695b      	ldr	r3, [r3, #20]
 8016156:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801615a:	2b80      	cmp	r3, #128	; 0x80
 801615c:	d136      	bne.n	80161cc <HAL_UART_AbortTransmit+0xb8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801615e:	687b      	ldr	r3, [r7, #4]
 8016160:	681b      	ldr	r3, [r3, #0]
 8016162:	3314      	adds	r3, #20
 8016164:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016166:	68fb      	ldr	r3, [r7, #12]
 8016168:	e853 3f00 	ldrex	r3, [r3]
 801616c:	60bb      	str	r3, [r7, #8]
   return(result);
 801616e:	68bb      	ldr	r3, [r7, #8]
 8016170:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8016174:	633b      	str	r3, [r7, #48]	; 0x30
 8016176:	687b      	ldr	r3, [r7, #4]
 8016178:	681b      	ldr	r3, [r3, #0]
 801617a:	3314      	adds	r3, #20
 801617c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801617e:	61ba      	str	r2, [r7, #24]
 8016180:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016182:	6979      	ldr	r1, [r7, #20]
 8016184:	69ba      	ldr	r2, [r7, #24]
 8016186:	e841 2300 	strex	r3, r2, [r1]
 801618a:	613b      	str	r3, [r7, #16]
   return(result);
 801618c:	693b      	ldr	r3, [r7, #16]
 801618e:	2b00      	cmp	r3, #0
 8016190:	d1e5      	bne.n	801615e <HAL_UART_AbortTransmit+0x4a>

    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8016192:	687b      	ldr	r3, [r7, #4]
 8016194:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016196:	2b00      	cmp	r3, #0
 8016198:	d018      	beq.n	80161cc <HAL_UART_AbortTransmit+0xb8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 801619a:	687b      	ldr	r3, [r7, #4]
 801619c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801619e:	2200      	movs	r2, #0
 80161a0:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80161a2:	687b      	ldr	r3, [r7, #4]
 80161a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80161a6:	4618      	mov	r0, r3
 80161a8:	f7f1 fbb7 	bl	800791a <HAL_DMA_Abort>
 80161ac:	4603      	mov	r3, r0
 80161ae:	2b00      	cmp	r3, #0
 80161b0:	d00c      	beq.n	80161cc <HAL_UART_AbortTransmit+0xb8>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80161b2:	687b      	ldr	r3, [r7, #4]
 80161b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80161b6:	4618      	mov	r0, r3
 80161b8:	f7f1 ff73 	bl	80080a2 <HAL_DMA_GetError>
 80161bc:	4603      	mov	r3, r0
 80161be:	2b20      	cmp	r3, #32
 80161c0:	d104      	bne.n	80161cc <HAL_UART_AbortTransmit+0xb8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80161c2:	687b      	ldr	r3, [r7, #4]
 80161c4:	2210      	movs	r2, #16
 80161c6:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 80161c8:	2303      	movs	r3, #3
 80161ca:	e007      	b.n	80161dc <HAL_UART_AbortTransmit+0xc8>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0x00U;
 80161cc:	687b      	ldr	r3, [r7, #4]
 80161ce:	2200      	movs	r2, #0
 80161d0:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80161d2:	687b      	ldr	r3, [r7, #4]
 80161d4:	2220      	movs	r2, #32
 80161d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80161da:	2300      	movs	r3, #0
}
 80161dc:	4618      	mov	r0, r3
 80161de:	3738      	adds	r7, #56	; 0x38
 80161e0:	46bd      	mov	sp, r7
 80161e2:	bd80      	pop	{r7, pc}

080161e4 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 80161e4:	b580      	push	{r7, lr}
 80161e6:	b09a      	sub	sp, #104	; 0x68
 80161e8:	af00      	add	r7, sp, #0
 80161ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80161ec:	687b      	ldr	r3, [r7, #4]
 80161ee:	681b      	ldr	r3, [r3, #0]
 80161f0:	330c      	adds	r3, #12
 80161f2:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80161f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80161f6:	e853 3f00 	ldrex	r3, [r3]
 80161fa:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80161fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80161fe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8016202:	667b      	str	r3, [r7, #100]	; 0x64
 8016204:	687b      	ldr	r3, [r7, #4]
 8016206:	681b      	ldr	r3, [r3, #0]
 8016208:	330c      	adds	r3, #12
 801620a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801620c:	657a      	str	r2, [r7, #84]	; 0x54
 801620e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016210:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8016212:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8016214:	e841 2300 	strex	r3, r2, [r1]
 8016218:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 801621a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801621c:	2b00      	cmp	r3, #0
 801621e:	d1e5      	bne.n	80161ec <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016220:	687b      	ldr	r3, [r7, #4]
 8016222:	681b      	ldr	r3, [r3, #0]
 8016224:	3314      	adds	r3, #20
 8016226:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016228:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801622a:	e853 3f00 	ldrex	r3, [r3]
 801622e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8016230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016232:	f023 0301 	bic.w	r3, r3, #1
 8016236:	663b      	str	r3, [r7, #96]	; 0x60
 8016238:	687b      	ldr	r3, [r7, #4]
 801623a:	681b      	ldr	r3, [r3, #0]
 801623c:	3314      	adds	r3, #20
 801623e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8016240:	643a      	str	r2, [r7, #64]	; 0x40
 8016242:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016244:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8016246:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8016248:	e841 2300 	strex	r3, r2, [r1]
 801624c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 801624e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016250:	2b00      	cmp	r3, #0
 8016252:	d1e5      	bne.n	8016220 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016254:	687b      	ldr	r3, [r7, #4]
 8016256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016258:	2b01      	cmp	r3, #1
 801625a:	d119      	bne.n	8016290 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 801625c:	687b      	ldr	r3, [r7, #4]
 801625e:	681b      	ldr	r3, [r3, #0]
 8016260:	330c      	adds	r3, #12
 8016262:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016264:	6a3b      	ldr	r3, [r7, #32]
 8016266:	e853 3f00 	ldrex	r3, [r3]
 801626a:	61fb      	str	r3, [r7, #28]
   return(result);
 801626c:	69fb      	ldr	r3, [r7, #28]
 801626e:	f023 0310 	bic.w	r3, r3, #16
 8016272:	65fb      	str	r3, [r7, #92]	; 0x5c
 8016274:	687b      	ldr	r3, [r7, #4]
 8016276:	681b      	ldr	r3, [r3, #0]
 8016278:	330c      	adds	r3, #12
 801627a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801627c:	62fa      	str	r2, [r7, #44]	; 0x2c
 801627e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016280:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016282:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016284:	e841 2300 	strex	r3, r2, [r1]
 8016288:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801628a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801628c:	2b00      	cmp	r3, #0
 801628e:	d1e5      	bne.n	801625c <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8016290:	687b      	ldr	r3, [r7, #4]
 8016292:	681b      	ldr	r3, [r3, #0]
 8016294:	695b      	ldr	r3, [r3, #20]
 8016296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801629a:	2b40      	cmp	r3, #64	; 0x40
 801629c:	d136      	bne.n	801630c <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801629e:	687b      	ldr	r3, [r7, #4]
 80162a0:	681b      	ldr	r3, [r3, #0]
 80162a2:	3314      	adds	r3, #20
 80162a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80162a6:	68fb      	ldr	r3, [r7, #12]
 80162a8:	e853 3f00 	ldrex	r3, [r3]
 80162ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80162ae:	68bb      	ldr	r3, [r7, #8]
 80162b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80162b4:	65bb      	str	r3, [r7, #88]	; 0x58
 80162b6:	687b      	ldr	r3, [r7, #4]
 80162b8:	681b      	ldr	r3, [r3, #0]
 80162ba:	3314      	adds	r3, #20
 80162bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80162be:	61ba      	str	r2, [r7, #24]
 80162c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80162c2:	6979      	ldr	r1, [r7, #20]
 80162c4:	69ba      	ldr	r2, [r7, #24]
 80162c6:	e841 2300 	strex	r3, r2, [r1]
 80162ca:	613b      	str	r3, [r7, #16]
   return(result);
 80162cc:	693b      	ldr	r3, [r7, #16]
 80162ce:	2b00      	cmp	r3, #0
 80162d0:	d1e5      	bne.n	801629e <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80162d2:	687b      	ldr	r3, [r7, #4]
 80162d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80162d6:	2b00      	cmp	r3, #0
 80162d8:	d018      	beq.n	801630c <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80162da:	687b      	ldr	r3, [r7, #4]
 80162dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80162de:	2200      	movs	r2, #0
 80162e0:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80162e2:	687b      	ldr	r3, [r7, #4]
 80162e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80162e6:	4618      	mov	r0, r3
 80162e8:	f7f1 fb17 	bl	800791a <HAL_DMA_Abort>
 80162ec:	4603      	mov	r3, r0
 80162ee:	2b00      	cmp	r3, #0
 80162f0:	d00c      	beq.n	801630c <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80162f2:	687b      	ldr	r3, [r7, #4]
 80162f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80162f6:	4618      	mov	r0, r3
 80162f8:	f7f1 fed3 	bl	80080a2 <HAL_DMA_GetError>
 80162fc:	4603      	mov	r3, r0
 80162fe:	2b20      	cmp	r3, #32
 8016300:	d104      	bne.n	801630c <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8016302:	687b      	ldr	r3, [r7, #4]
 8016304:	2210      	movs	r2, #16
 8016306:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 8016308:	2303      	movs	r3, #3
 801630a:	e00a      	b.n	8016322 <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 801630c:	687b      	ldr	r3, [r7, #4]
 801630e:	2200      	movs	r2, #0
 8016310:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8016312:	687b      	ldr	r3, [r7, #4]
 8016314:	2220      	movs	r2, #32
 8016316:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801631a:	687b      	ldr	r3, [r7, #4]
 801631c:	2200      	movs	r2, #0
 801631e:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8016320:	2300      	movs	r3, #0
}
 8016322:	4618      	mov	r0, r3
 8016324:	3768      	adds	r7, #104	; 0x68
 8016326:	46bd      	mov	sp, r7
 8016328:	bd80      	pop	{r7, pc}

0801632a <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 801632a:	b580      	push	{r7, lr}
 801632c:	b0a2      	sub	sp, #136	; 0x88
 801632e:	af00      	add	r7, sp, #0
 8016330:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 8016332:	2301      	movs	r3, #1
 8016334:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	681b      	ldr	r3, [r3, #0]
 801633c:	330c      	adds	r3, #12
 801633e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016340:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8016342:	e853 3f00 	ldrex	r3, [r3]
 8016346:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8016348:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801634a:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 801634e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8016352:	687b      	ldr	r3, [r7, #4]
 8016354:	681b      	ldr	r3, [r3, #0]
 8016356:	330c      	adds	r3, #12
 8016358:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801635c:	66fa      	str	r2, [r7, #108]	; 0x6c
 801635e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016360:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8016362:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8016364:	e841 2300 	strex	r3, r2, [r1]
 8016368:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 801636a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801636c:	2b00      	cmp	r3, #0
 801636e:	d1e3      	bne.n	8016338 <HAL_UART_Abort_IT+0xe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016370:	687b      	ldr	r3, [r7, #4]
 8016372:	681b      	ldr	r3, [r3, #0]
 8016374:	3314      	adds	r3, #20
 8016376:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016378:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801637a:	e853 3f00 	ldrex	r3, [r3]
 801637e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8016380:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016382:	f023 0301 	bic.w	r3, r3, #1
 8016386:	67fb      	str	r3, [r7, #124]	; 0x7c
 8016388:	687b      	ldr	r3, [r7, #4]
 801638a:	681b      	ldr	r3, [r3, #0]
 801638c:	3314      	adds	r3, #20
 801638e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8016390:	65ba      	str	r2, [r7, #88]	; 0x58
 8016392:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016394:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8016396:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8016398:	e841 2300 	strex	r3, r2, [r1]
 801639c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 801639e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80163a0:	2b00      	cmp	r3, #0
 80163a2:	d1e5      	bne.n	8016370 <HAL_UART_Abort_IT+0x46>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80163a4:	687b      	ldr	r3, [r7, #4]
 80163a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80163a8:	2b01      	cmp	r3, #1
 80163aa:	d119      	bne.n	80163e0 <HAL_UART_Abort_IT+0xb6>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80163ac:	687b      	ldr	r3, [r7, #4]
 80163ae:	681b      	ldr	r3, [r3, #0]
 80163b0:	330c      	adds	r3, #12
 80163b2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80163b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80163b6:	e853 3f00 	ldrex	r3, [r3]
 80163ba:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80163bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80163be:	f023 0310 	bic.w	r3, r3, #16
 80163c2:	67bb      	str	r3, [r7, #120]	; 0x78
 80163c4:	687b      	ldr	r3, [r7, #4]
 80163c6:	681b      	ldr	r3, [r3, #0]
 80163c8:	330c      	adds	r3, #12
 80163ca:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80163cc:	647a      	str	r2, [r7, #68]	; 0x44
 80163ce:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80163d0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80163d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80163d4:	e841 2300 	strex	r3, r2, [r1]
 80163d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80163da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80163dc:	2b00      	cmp	r3, #0
 80163de:	d1e5      	bne.n	80163ac <HAL_UART_Abort_IT+0x82>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 80163e0:	687b      	ldr	r3, [r7, #4]
 80163e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80163e4:	2b00      	cmp	r3, #0
 80163e6:	d00f      	beq.n	8016408 <HAL_UART_Abort_IT+0xde>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80163e8:	687b      	ldr	r3, [r7, #4]
 80163ea:	681b      	ldr	r3, [r3, #0]
 80163ec:	695b      	ldr	r3, [r3, #20]
 80163ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80163f2:	2b80      	cmp	r3, #128	; 0x80
 80163f4:	d104      	bne.n	8016400 <HAL_UART_Abort_IT+0xd6>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 80163f6:	687b      	ldr	r3, [r7, #4]
 80163f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80163fa:	4a54      	ldr	r2, [pc, #336]	; (801654c <HAL_UART_Abort_IT+0x222>)
 80163fc:	651a      	str	r2, [r3, #80]	; 0x50
 80163fe:	e003      	b.n	8016408 <HAL_UART_Abort_IT+0xde>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 8016400:	687b      	ldr	r3, [r7, #4]
 8016402:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016404:	2200      	movs	r2, #0
 8016406:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 8016408:	687b      	ldr	r3, [r7, #4]
 801640a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801640c:	2b00      	cmp	r3, #0
 801640e:	d00f      	beq.n	8016430 <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8016410:	687b      	ldr	r3, [r7, #4]
 8016412:	681b      	ldr	r3, [r3, #0]
 8016414:	695b      	ldr	r3, [r3, #20]
 8016416:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801641a:	2b40      	cmp	r3, #64	; 0x40
 801641c:	d104      	bne.n	8016428 <HAL_UART_Abort_IT+0xfe>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 801641e:	687b      	ldr	r3, [r7, #4]
 8016420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016422:	4a4b      	ldr	r2, [pc, #300]	; (8016550 <HAL_UART_Abort_IT+0x226>)
 8016424:	651a      	str	r2, [r3, #80]	; 0x50
 8016426:	e003      	b.n	8016430 <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801642c:	2200      	movs	r2, #0
 801642e:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8016430:	687b      	ldr	r3, [r7, #4]
 8016432:	681b      	ldr	r3, [r3, #0]
 8016434:	695b      	ldr	r3, [r3, #20]
 8016436:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801643a:	2b80      	cmp	r3, #128	; 0x80
 801643c:	d12d      	bne.n	801649a <HAL_UART_Abort_IT+0x170>
  {
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801643e:	687b      	ldr	r3, [r7, #4]
 8016440:	681b      	ldr	r3, [r3, #0]
 8016442:	3314      	adds	r3, #20
 8016444:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016448:	e853 3f00 	ldrex	r3, [r3]
 801644c:	623b      	str	r3, [r7, #32]
   return(result);
 801644e:	6a3b      	ldr	r3, [r7, #32]
 8016450:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8016454:	677b      	str	r3, [r7, #116]	; 0x74
 8016456:	687b      	ldr	r3, [r7, #4]
 8016458:	681b      	ldr	r3, [r3, #0]
 801645a:	3314      	adds	r3, #20
 801645c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 801645e:	633a      	str	r2, [r7, #48]	; 0x30
 8016460:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016462:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8016464:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016466:	e841 2300 	strex	r3, r2, [r1]
 801646a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 801646c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801646e:	2b00      	cmp	r3, #0
 8016470:	d1e5      	bne.n	801643e <HAL_UART_Abort_IT+0x114>

    /* Abort the UART DMA Tx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 8016472:	687b      	ldr	r3, [r7, #4]
 8016474:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016476:	2b00      	cmp	r3, #0
 8016478:	d00f      	beq.n	801649a <HAL_UART_Abort_IT+0x170>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 801647a:	687b      	ldr	r3, [r7, #4]
 801647c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801647e:	4618      	mov	r0, r3
 8016480:	f7f1 fabb 	bl	80079fa <HAL_DMA_Abort_IT>
 8016484:	4603      	mov	r3, r0
 8016486:	2b00      	cmp	r3, #0
 8016488:	d004      	beq.n	8016494 <HAL_UART_Abort_IT+0x16a>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 801648a:	687b      	ldr	r3, [r7, #4]
 801648c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801648e:	2200      	movs	r2, #0
 8016490:	651a      	str	r2, [r3, #80]	; 0x50
 8016492:	e002      	b.n	801649a <HAL_UART_Abort_IT+0x170>
      }
      else
      {
        AbortCplt = 0x00U;
 8016494:	2300      	movs	r3, #0
 8016496:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801649a:	687b      	ldr	r3, [r7, #4]
 801649c:	681b      	ldr	r3, [r3, #0]
 801649e:	695b      	ldr	r3, [r3, #20]
 80164a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80164a4:	2b40      	cmp	r3, #64	; 0x40
 80164a6:	d130      	bne.n	801650a <HAL_UART_Abort_IT+0x1e0>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80164a8:	687b      	ldr	r3, [r7, #4]
 80164aa:	681b      	ldr	r3, [r3, #0]
 80164ac:	3314      	adds	r3, #20
 80164ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80164b0:	693b      	ldr	r3, [r7, #16]
 80164b2:	e853 3f00 	ldrex	r3, [r3]
 80164b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80164b8:	68fb      	ldr	r3, [r7, #12]
 80164ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80164be:	673b      	str	r3, [r7, #112]	; 0x70
 80164c0:	687b      	ldr	r3, [r7, #4]
 80164c2:	681b      	ldr	r3, [r3, #0]
 80164c4:	3314      	adds	r3, #20
 80164c6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80164c8:	61fa      	str	r2, [r7, #28]
 80164ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80164cc:	69b9      	ldr	r1, [r7, #24]
 80164ce:	69fa      	ldr	r2, [r7, #28]
 80164d0:	e841 2300 	strex	r3, r2, [r1]
 80164d4:	617b      	str	r3, [r7, #20]
   return(result);
 80164d6:	697b      	ldr	r3, [r7, #20]
 80164d8:	2b00      	cmp	r3, #0
 80164da:	d1e5      	bne.n	80164a8 <HAL_UART_Abort_IT+0x17e>

    /* Abort the UART DMA Rx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 80164dc:	687b      	ldr	r3, [r7, #4]
 80164de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80164e0:	2b00      	cmp	r3, #0
 80164e2:	d012      	beq.n	801650a <HAL_UART_Abort_IT+0x1e0>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80164e4:	687b      	ldr	r3, [r7, #4]
 80164e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80164e8:	4618      	mov	r0, r3
 80164ea:	f7f1 fa86 	bl	80079fa <HAL_DMA_Abort_IT>
 80164ee:	4603      	mov	r3, r0
 80164f0:	2b00      	cmp	r3, #0
 80164f2:	d007      	beq.n	8016504 <HAL_UART_Abort_IT+0x1da>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 80164f4:	687b      	ldr	r3, [r7, #4]
 80164f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80164f8:	2200      	movs	r2, #0
 80164fa:	651a      	str	r2, [r3, #80]	; 0x50
        AbortCplt = 0x01U;
 80164fc:	2301      	movs	r3, #1
 80164fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8016502:	e002      	b.n	801650a <HAL_UART_Abort_IT+0x1e0>
      }
      else
      {
        AbortCplt = 0x00U;
 8016504:	2300      	movs	r3, #0
 8016506:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 801650a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801650e:	2b01      	cmp	r3, #1
 8016510:	d116      	bne.n	8016540 <HAL_UART_Abort_IT+0x216>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 8016512:	687b      	ldr	r3, [r7, #4]
 8016514:	2200      	movs	r2, #0
 8016516:	84da      	strh	r2, [r3, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 8016518:	687b      	ldr	r3, [r7, #4]
 801651a:	2200      	movs	r2, #0
 801651c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801651e:	687b      	ldr	r3, [r7, #4]
 8016520:	2200      	movs	r2, #0
 8016522:	641a      	str	r2, [r3, #64]	; 0x40

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 8016524:	687b      	ldr	r3, [r7, #4]
 8016526:	2220      	movs	r2, #32
 8016528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    huart->RxState = HAL_UART_STATE_READY;
 801652c:	687b      	ldr	r3, [r7, #4]
 801652e:	2220      	movs	r2, #32
 8016530:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016534:	687b      	ldr	r3, [r7, #4]
 8016536:	2200      	movs	r2, #0
 8016538:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 801653a:	6878      	ldr	r0, [r7, #4]
 801653c:	f000 fbe5 	bl	8016d0a <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8016540:	2300      	movs	r3, #0
}
 8016542:	4618      	mov	r0, r3
 8016544:	3788      	adds	r7, #136	; 0x88
 8016546:	46bd      	mov	sp, r7
 8016548:	bd80      	pop	{r7, pc}
 801654a:	bf00      	nop
 801654c:	08017653 	.word	0x08017653
 8016550:	080176b3 	.word	0x080176b3

08016554 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 8016554:	b580      	push	{r7, lr}
 8016556:	b08e      	sub	sp, #56	; 0x38
 8016558:	af00      	add	r7, sp, #0
 801655a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 801655c:	687b      	ldr	r3, [r7, #4]
 801655e:	681b      	ldr	r3, [r3, #0]
 8016560:	330c      	adds	r3, #12
 8016562:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016564:	6a3b      	ldr	r3, [r7, #32]
 8016566:	e853 3f00 	ldrex	r3, [r3]
 801656a:	61fb      	str	r3, [r7, #28]
   return(result);
 801656c:	69fb      	ldr	r3, [r7, #28]
 801656e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8016572:	637b      	str	r3, [r7, #52]	; 0x34
 8016574:	687b      	ldr	r3, [r7, #4]
 8016576:	681b      	ldr	r3, [r3, #0]
 8016578:	330c      	adds	r3, #12
 801657a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801657c:	62fa      	str	r2, [r7, #44]	; 0x2c
 801657e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016580:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016582:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016584:	e841 2300 	strex	r3, r2, [r1]
 8016588:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801658a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801658c:	2b00      	cmp	r3, #0
 801658e:	d1e5      	bne.n	801655c <HAL_UART_AbortTransmit_IT+0x8>

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8016590:	687b      	ldr	r3, [r7, #4]
 8016592:	681b      	ldr	r3, [r3, #0]
 8016594:	695b      	ldr	r3, [r3, #20]
 8016596:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801659a:	2b80      	cmp	r3, #128	; 0x80
 801659c:	d13c      	bne.n	8016618 <HAL_UART_AbortTransmit_IT+0xc4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801659e:	687b      	ldr	r3, [r7, #4]
 80165a0:	681b      	ldr	r3, [r3, #0]
 80165a2:	3314      	adds	r3, #20
 80165a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80165a6:	68fb      	ldr	r3, [r7, #12]
 80165a8:	e853 3f00 	ldrex	r3, [r3]
 80165ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80165ae:	68bb      	ldr	r3, [r7, #8]
 80165b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80165b4:	633b      	str	r3, [r7, #48]	; 0x30
 80165b6:	687b      	ldr	r3, [r7, #4]
 80165b8:	681b      	ldr	r3, [r3, #0]
 80165ba:	3314      	adds	r3, #20
 80165bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80165be:	61ba      	str	r2, [r7, #24]
 80165c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80165c2:	6979      	ldr	r1, [r7, #20]
 80165c4:	69ba      	ldr	r2, [r7, #24]
 80165c6:	e841 2300 	strex	r3, r2, [r1]
 80165ca:	613b      	str	r3, [r7, #16]
   return(result);
 80165cc:	693b      	ldr	r3, [r7, #16]
 80165ce:	2b00      	cmp	r3, #0
 80165d0:	d1e5      	bne.n	801659e <HAL_UART_AbortTransmit_IT+0x4a>

    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80165d2:	687b      	ldr	r3, [r7, #4]
 80165d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80165d6:	2b00      	cmp	r3, #0
 80165d8:	d013      	beq.n	8016602 <HAL_UART_AbortTransmit_IT+0xae>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 80165da:	687b      	ldr	r3, [r7, #4]
 80165dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80165de:	4a16      	ldr	r2, [pc, #88]	; (8016638 <HAL_UART_AbortTransmit_IT+0xe4>)
 80165e0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 80165e2:	687b      	ldr	r3, [r7, #4]
 80165e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80165e6:	4618      	mov	r0, r3
 80165e8:	f7f1 fa07 	bl	80079fa <HAL_DMA_Abort_IT>
 80165ec:	4603      	mov	r3, r0
 80165ee:	2b00      	cmp	r3, #0
 80165f0:	d01c      	beq.n	801662c <HAL_UART_AbortTransmit_IT+0xd8>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 80165f2:	687b      	ldr	r3, [r7, #4]
 80165f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80165f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80165f8:	687a      	ldr	r2, [r7, #4]
 80165fa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80165fc:	4610      	mov	r0, r2
 80165fe:	4798      	blx	r3
 8016600:	e014      	b.n	801662c <HAL_UART_AbortTransmit_IT+0xd8>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0x00U;
 8016602:	687b      	ldr	r3, [r7, #4]
 8016604:	2200      	movs	r2, #0
 8016606:	84da      	strh	r2, [r3, #38]	; 0x26

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8016608:	687b      	ldr	r3, [r7, #4]
 801660a:	2220      	movs	r2, #32
 801660c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 8016610:	6878      	ldr	r0, [r7, #4]
 8016612:	f000 fb84 	bl	8016d1e <HAL_UART_AbortTransmitCpltCallback>
 8016616:	e009      	b.n	801662c <HAL_UART_AbortTransmit_IT+0xd8>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0x00U;
 8016618:	687b      	ldr	r3, [r7, #4]
 801661a:	2200      	movs	r2, #0
 801661c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 801661e:	687b      	ldr	r3, [r7, #4]
 8016620:	2220      	movs	r2, #32
 8016622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 8016626:	6878      	ldr	r0, [r7, #4]
 8016628:	f000 fb79 	bl	8016d1e <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 801662c:	2300      	movs	r3, #0
}
 801662e:	4618      	mov	r0, r3
 8016630:	3738      	adds	r7, #56	; 0x38
 8016632:	46bd      	mov	sp, r7
 8016634:	bd80      	pop	{r7, pc}
 8016636:	bf00      	nop
 8016638:	08017713 	.word	0x08017713

0801663c <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 801663c:	b580      	push	{r7, lr}
 801663e:	b09a      	sub	sp, #104	; 0x68
 8016640:	af00      	add	r7, sp, #0
 8016642:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8016644:	687b      	ldr	r3, [r7, #4]
 8016646:	681b      	ldr	r3, [r3, #0]
 8016648:	330c      	adds	r3, #12
 801664a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801664c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801664e:	e853 3f00 	ldrex	r3, [r3]
 8016652:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8016654:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016656:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 801665a:	667b      	str	r3, [r7, #100]	; 0x64
 801665c:	687b      	ldr	r3, [r7, #4]
 801665e:	681b      	ldr	r3, [r3, #0]
 8016660:	330c      	adds	r3, #12
 8016662:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8016664:	657a      	str	r2, [r7, #84]	; 0x54
 8016666:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016668:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801666a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801666c:	e841 2300 	strex	r3, r2, [r1]
 8016670:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8016672:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016674:	2b00      	cmp	r3, #0
 8016676:	d1e5      	bne.n	8016644 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016678:	687b      	ldr	r3, [r7, #4]
 801667a:	681b      	ldr	r3, [r3, #0]
 801667c:	3314      	adds	r3, #20
 801667e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016680:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016682:	e853 3f00 	ldrex	r3, [r3]
 8016686:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8016688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801668a:	f023 0301 	bic.w	r3, r3, #1
 801668e:	663b      	str	r3, [r7, #96]	; 0x60
 8016690:	687b      	ldr	r3, [r7, #4]
 8016692:	681b      	ldr	r3, [r3, #0]
 8016694:	3314      	adds	r3, #20
 8016696:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8016698:	643a      	str	r2, [r7, #64]	; 0x40
 801669a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801669c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801669e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80166a0:	e841 2300 	strex	r3, r2, [r1]
 80166a4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80166a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80166a8:	2b00      	cmp	r3, #0
 80166aa:	d1e5      	bne.n	8016678 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80166ac:	687b      	ldr	r3, [r7, #4]
 80166ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80166b0:	2b01      	cmp	r3, #1
 80166b2:	d119      	bne.n	80166e8 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80166b4:	687b      	ldr	r3, [r7, #4]
 80166b6:	681b      	ldr	r3, [r3, #0]
 80166b8:	330c      	adds	r3, #12
 80166ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80166bc:	6a3b      	ldr	r3, [r7, #32]
 80166be:	e853 3f00 	ldrex	r3, [r3]
 80166c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80166c4:	69fb      	ldr	r3, [r7, #28]
 80166c6:	f023 0310 	bic.w	r3, r3, #16
 80166ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 80166cc:	687b      	ldr	r3, [r7, #4]
 80166ce:	681b      	ldr	r3, [r3, #0]
 80166d0:	330c      	adds	r3, #12
 80166d2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80166d4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80166d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80166d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80166da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80166dc:	e841 2300 	strex	r3, r2, [r1]
 80166e0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80166e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80166e4:	2b00      	cmp	r3, #0
 80166e6:	d1e5      	bne.n	80166b4 <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80166e8:	687b      	ldr	r3, [r7, #4]
 80166ea:	681b      	ldr	r3, [r3, #0]
 80166ec:	695b      	ldr	r3, [r3, #20]
 80166ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80166f2:	2b40      	cmp	r3, #64	; 0x40
 80166f4:	d13f      	bne.n	8016776 <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80166f6:	687b      	ldr	r3, [r7, #4]
 80166f8:	681b      	ldr	r3, [r3, #0]
 80166fa:	3314      	adds	r3, #20
 80166fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80166fe:	68fb      	ldr	r3, [r7, #12]
 8016700:	e853 3f00 	ldrex	r3, [r3]
 8016704:	60bb      	str	r3, [r7, #8]
   return(result);
 8016706:	68bb      	ldr	r3, [r7, #8]
 8016708:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801670c:	65bb      	str	r3, [r7, #88]	; 0x58
 801670e:	687b      	ldr	r3, [r7, #4]
 8016710:	681b      	ldr	r3, [r3, #0]
 8016712:	3314      	adds	r3, #20
 8016714:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8016716:	61ba      	str	r2, [r7, #24]
 8016718:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801671a:	6979      	ldr	r1, [r7, #20]
 801671c:	69ba      	ldr	r2, [r7, #24]
 801671e:	e841 2300 	strex	r3, r2, [r1]
 8016722:	613b      	str	r3, [r7, #16]
   return(result);
 8016724:	693b      	ldr	r3, [r7, #16]
 8016726:	2b00      	cmp	r3, #0
 8016728:	d1e5      	bne.n	80166f6 <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 801672a:	687b      	ldr	r3, [r7, #4]
 801672c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801672e:	2b00      	cmp	r3, #0
 8016730:	d013      	beq.n	801675a <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8016732:	687b      	ldr	r3, [r7, #4]
 8016734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016736:	4a19      	ldr	r2, [pc, #100]	; (801679c <HAL_UART_AbortReceive_IT+0x160>)
 8016738:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801673a:	687b      	ldr	r3, [r7, #4]
 801673c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801673e:	4618      	mov	r0, r3
 8016740:	f7f1 f95b 	bl	80079fa <HAL_DMA_Abort_IT>
 8016744:	4603      	mov	r3, r0
 8016746:	2b00      	cmp	r3, #0
 8016748:	d022      	beq.n	8016790 <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801674a:	687b      	ldr	r3, [r7, #4]
 801674c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801674e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016750:	687a      	ldr	r2, [r7, #4]
 8016752:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8016754:	4610      	mov	r0, r2
 8016756:	4798      	blx	r3
 8016758:	e01a      	b.n	8016790 <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 801675a:	687b      	ldr	r3, [r7, #4]
 801675c:	2200      	movs	r2, #0
 801675e:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8016760:	687b      	ldr	r3, [r7, #4]
 8016762:	2220      	movs	r2, #32
 8016764:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016768:	687b      	ldr	r3, [r7, #4]
 801676a:	2200      	movs	r2, #0
 801676c:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 801676e:	6878      	ldr	r0, [r7, #4]
 8016770:	f000 fadf 	bl	8016d32 <HAL_UART_AbortReceiveCpltCallback>
 8016774:	e00c      	b.n	8016790 <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8016776:	687b      	ldr	r3, [r7, #4]
 8016778:	2200      	movs	r2, #0
 801677a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801677c:	687b      	ldr	r3, [r7, #4]
 801677e:	2220      	movs	r2, #32
 8016780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016784:	687b      	ldr	r3, [r7, #4]
 8016786:	2200      	movs	r2, #0
 8016788:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 801678a:	6878      	ldr	r0, [r7, #4]
 801678c:	f000 fad1 	bl	8016d32 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8016790:	2300      	movs	r3, #0
}
 8016792:	4618      	mov	r0, r3
 8016794:	3768      	adds	r7, #104	; 0x68
 8016796:	46bd      	mov	sp, r7
 8016798:	bd80      	pop	{r7, pc}
 801679a:	bf00      	nop
 801679c:	0801773d 	.word	0x0801773d

080167a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80167a0:	b580      	push	{r7, lr}
 80167a2:	b0ba      	sub	sp, #232	; 0xe8
 80167a4:	af00      	add	r7, sp, #0
 80167a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80167a8:	687b      	ldr	r3, [r7, #4]
 80167aa:	681b      	ldr	r3, [r3, #0]
 80167ac:	681b      	ldr	r3, [r3, #0]
 80167ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80167b2:	687b      	ldr	r3, [r7, #4]
 80167b4:	681b      	ldr	r3, [r3, #0]
 80167b6:	68db      	ldr	r3, [r3, #12]
 80167b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80167bc:	687b      	ldr	r3, [r7, #4]
 80167be:	681b      	ldr	r3, [r3, #0]
 80167c0:	695b      	ldr	r3, [r3, #20]
 80167c2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80167c6:	2300      	movs	r3, #0
 80167c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80167cc:	2300      	movs	r3, #0
 80167ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80167d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80167d6:	f003 030f 	and.w	r3, r3, #15
 80167da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80167de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80167e2:	2b00      	cmp	r3, #0
 80167e4:	d10f      	bne.n	8016806 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80167e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80167ea:	f003 0320 	and.w	r3, r3, #32
 80167ee:	2b00      	cmp	r3, #0
 80167f0:	d009      	beq.n	8016806 <HAL_UART_IRQHandler+0x66>
 80167f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80167f6:	f003 0320 	and.w	r3, r3, #32
 80167fa:	2b00      	cmp	r3, #0
 80167fc:	d003      	beq.n	8016806 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80167fe:	6878      	ldr	r0, [r7, #4]
 8016800:	f001 f81c 	bl	801783c <UART_Receive_IT>
      return;
 8016804:	e256      	b.n	8016cb4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8016806:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 801680a:	2b00      	cmp	r3, #0
 801680c:	f000 80de 	beq.w	80169cc <HAL_UART_IRQHandler+0x22c>
 8016810:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8016814:	f003 0301 	and.w	r3, r3, #1
 8016818:	2b00      	cmp	r3, #0
 801681a:	d106      	bne.n	801682a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 801681c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8016820:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8016824:	2b00      	cmp	r3, #0
 8016826:	f000 80d1 	beq.w	80169cc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 801682a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801682e:	f003 0301 	and.w	r3, r3, #1
 8016832:	2b00      	cmp	r3, #0
 8016834:	d00b      	beq.n	801684e <HAL_UART_IRQHandler+0xae>
 8016836:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801683a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801683e:	2b00      	cmp	r3, #0
 8016840:	d005      	beq.n	801684e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8016842:	687b      	ldr	r3, [r7, #4]
 8016844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016846:	f043 0201 	orr.w	r2, r3, #1
 801684a:	687b      	ldr	r3, [r7, #4]
 801684c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 801684e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8016852:	f003 0304 	and.w	r3, r3, #4
 8016856:	2b00      	cmp	r3, #0
 8016858:	d00b      	beq.n	8016872 <HAL_UART_IRQHandler+0xd2>
 801685a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801685e:	f003 0301 	and.w	r3, r3, #1
 8016862:	2b00      	cmp	r3, #0
 8016864:	d005      	beq.n	8016872 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8016866:	687b      	ldr	r3, [r7, #4]
 8016868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801686a:	f043 0202 	orr.w	r2, r3, #2
 801686e:	687b      	ldr	r3, [r7, #4]
 8016870:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8016872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8016876:	f003 0302 	and.w	r3, r3, #2
 801687a:	2b00      	cmp	r3, #0
 801687c:	d00b      	beq.n	8016896 <HAL_UART_IRQHandler+0xf6>
 801687e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8016882:	f003 0301 	and.w	r3, r3, #1
 8016886:	2b00      	cmp	r3, #0
 8016888:	d005      	beq.n	8016896 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 801688a:	687b      	ldr	r3, [r7, #4]
 801688c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801688e:	f043 0204 	orr.w	r2, r3, #4
 8016892:	687b      	ldr	r3, [r7, #4]
 8016894:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8016896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801689a:	f003 0308 	and.w	r3, r3, #8
 801689e:	2b00      	cmp	r3, #0
 80168a0:	d011      	beq.n	80168c6 <HAL_UART_IRQHandler+0x126>
 80168a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80168a6:	f003 0320 	and.w	r3, r3, #32
 80168aa:	2b00      	cmp	r3, #0
 80168ac:	d105      	bne.n	80168ba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80168ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80168b2:	f003 0301 	and.w	r3, r3, #1
 80168b6:	2b00      	cmp	r3, #0
 80168b8:	d005      	beq.n	80168c6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80168ba:	687b      	ldr	r3, [r7, #4]
 80168bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80168be:	f043 0208 	orr.w	r2, r3, #8
 80168c2:	687b      	ldr	r3, [r7, #4]
 80168c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80168c6:	687b      	ldr	r3, [r7, #4]
 80168c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80168ca:	2b00      	cmp	r3, #0
 80168cc:	f000 81ed 	beq.w	8016caa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80168d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80168d4:	f003 0320 	and.w	r3, r3, #32
 80168d8:	2b00      	cmp	r3, #0
 80168da:	d008      	beq.n	80168ee <HAL_UART_IRQHandler+0x14e>
 80168dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80168e0:	f003 0320 	and.w	r3, r3, #32
 80168e4:	2b00      	cmp	r3, #0
 80168e6:	d002      	beq.n	80168ee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80168e8:	6878      	ldr	r0, [r7, #4]
 80168ea:	f000 ffa7 	bl	801783c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80168ee:	687b      	ldr	r3, [r7, #4]
 80168f0:	681b      	ldr	r3, [r3, #0]
 80168f2:	695b      	ldr	r3, [r3, #20]
 80168f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80168f8:	2b40      	cmp	r3, #64	; 0x40
 80168fa:	bf0c      	ite	eq
 80168fc:	2301      	moveq	r3, #1
 80168fe:	2300      	movne	r3, #0
 8016900:	b2db      	uxtb	r3, r3
 8016902:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8016906:	687b      	ldr	r3, [r7, #4]
 8016908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801690a:	f003 0308 	and.w	r3, r3, #8
 801690e:	2b00      	cmp	r3, #0
 8016910:	d103      	bne.n	801691a <HAL_UART_IRQHandler+0x17a>
 8016912:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8016916:	2b00      	cmp	r3, #0
 8016918:	d04f      	beq.n	80169ba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 801691a:	6878      	ldr	r0, [r7, #4]
 801691c:	f000 fe22 	bl	8017564 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8016920:	687b      	ldr	r3, [r7, #4]
 8016922:	681b      	ldr	r3, [r3, #0]
 8016924:	695b      	ldr	r3, [r3, #20]
 8016926:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801692a:	2b40      	cmp	r3, #64	; 0x40
 801692c:	d141      	bne.n	80169b2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801692e:	687b      	ldr	r3, [r7, #4]
 8016930:	681b      	ldr	r3, [r3, #0]
 8016932:	3314      	adds	r3, #20
 8016934:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016938:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801693c:	e853 3f00 	ldrex	r3, [r3]
 8016940:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8016944:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8016948:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801694c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8016950:	687b      	ldr	r3, [r7, #4]
 8016952:	681b      	ldr	r3, [r3, #0]
 8016954:	3314      	adds	r3, #20
 8016956:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 801695a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 801695e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016962:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8016966:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 801696a:	e841 2300 	strex	r3, r2, [r1]
 801696e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8016972:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8016976:	2b00      	cmp	r3, #0
 8016978:	d1d9      	bne.n	801692e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 801697a:	687b      	ldr	r3, [r7, #4]
 801697c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801697e:	2b00      	cmp	r3, #0
 8016980:	d013      	beq.n	80169aa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8016982:	687b      	ldr	r3, [r7, #4]
 8016984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016986:	4a7d      	ldr	r2, [pc, #500]	; (8016b7c <HAL_UART_IRQHandler+0x3dc>)
 8016988:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801698a:	687b      	ldr	r3, [r7, #4]
 801698c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801698e:	4618      	mov	r0, r3
 8016990:	f7f1 f833 	bl	80079fa <HAL_DMA_Abort_IT>
 8016994:	4603      	mov	r3, r0
 8016996:	2b00      	cmp	r3, #0
 8016998:	d016      	beq.n	80169c8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801699a:	687b      	ldr	r3, [r7, #4]
 801699c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801699e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80169a0:	687a      	ldr	r2, [r7, #4]
 80169a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80169a4:	4610      	mov	r0, r2
 80169a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80169a8:	e00e      	b.n	80169c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80169aa:	6878      	ldr	r0, [r7, #4]
 80169ac:	f000 f9a3 	bl	8016cf6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80169b0:	e00a      	b.n	80169c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80169b2:	6878      	ldr	r0, [r7, #4]
 80169b4:	f000 f99f 	bl	8016cf6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80169b8:	e006      	b.n	80169c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80169ba:	6878      	ldr	r0, [r7, #4]
 80169bc:	f000 f99b 	bl	8016cf6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80169c0:	687b      	ldr	r3, [r7, #4]
 80169c2:	2200      	movs	r2, #0
 80169c4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80169c6:	e170      	b.n	8016caa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80169c8:	bf00      	nop
    return;
 80169ca:	e16e      	b.n	8016caa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80169cc:	687b      	ldr	r3, [r7, #4]
 80169ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80169d0:	2b01      	cmp	r3, #1
 80169d2:	f040 814a 	bne.w	8016c6a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80169d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80169da:	f003 0310 	and.w	r3, r3, #16
 80169de:	2b00      	cmp	r3, #0
 80169e0:	f000 8143 	beq.w	8016c6a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80169e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80169e8:	f003 0310 	and.w	r3, r3, #16
 80169ec:	2b00      	cmp	r3, #0
 80169ee:	f000 813c 	beq.w	8016c6a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80169f2:	2300      	movs	r3, #0
 80169f4:	60bb      	str	r3, [r7, #8]
 80169f6:	687b      	ldr	r3, [r7, #4]
 80169f8:	681b      	ldr	r3, [r3, #0]
 80169fa:	681b      	ldr	r3, [r3, #0]
 80169fc:	60bb      	str	r3, [r7, #8]
 80169fe:	687b      	ldr	r3, [r7, #4]
 8016a00:	681b      	ldr	r3, [r3, #0]
 8016a02:	685b      	ldr	r3, [r3, #4]
 8016a04:	60bb      	str	r3, [r7, #8]
 8016a06:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8016a08:	687b      	ldr	r3, [r7, #4]
 8016a0a:	681b      	ldr	r3, [r3, #0]
 8016a0c:	695b      	ldr	r3, [r3, #20]
 8016a0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016a12:	2b40      	cmp	r3, #64	; 0x40
 8016a14:	f040 80b4 	bne.w	8016b80 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8016a18:	687b      	ldr	r3, [r7, #4]
 8016a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016a1c:	681b      	ldr	r3, [r3, #0]
 8016a1e:	685b      	ldr	r3, [r3, #4]
 8016a20:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8016a24:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8016a28:	2b00      	cmp	r3, #0
 8016a2a:	f000 8140 	beq.w	8016cae <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8016a2e:	687b      	ldr	r3, [r7, #4]
 8016a30:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8016a32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8016a36:	429a      	cmp	r2, r3
 8016a38:	f080 8139 	bcs.w	8016cae <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8016a3c:	687b      	ldr	r3, [r7, #4]
 8016a3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8016a42:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8016a44:	687b      	ldr	r3, [r7, #4]
 8016a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016a48:	69db      	ldr	r3, [r3, #28]
 8016a4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016a4e:	f000 8088 	beq.w	8016b62 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8016a52:	687b      	ldr	r3, [r7, #4]
 8016a54:	681b      	ldr	r3, [r3, #0]
 8016a56:	330c      	adds	r3, #12
 8016a58:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016a5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8016a60:	e853 3f00 	ldrex	r3, [r3]
 8016a64:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8016a68:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8016a6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8016a70:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8016a74:	687b      	ldr	r3, [r7, #4]
 8016a76:	681b      	ldr	r3, [r3, #0]
 8016a78:	330c      	adds	r3, #12
 8016a7a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8016a7e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8016a82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016a86:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8016a8a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8016a8e:	e841 2300 	strex	r3, r2, [r1]
 8016a92:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8016a96:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8016a9a:	2b00      	cmp	r3, #0
 8016a9c:	d1d9      	bne.n	8016a52 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016a9e:	687b      	ldr	r3, [r7, #4]
 8016aa0:	681b      	ldr	r3, [r3, #0]
 8016aa2:	3314      	adds	r3, #20
 8016aa4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016aa6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8016aa8:	e853 3f00 	ldrex	r3, [r3]
 8016aac:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8016aae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8016ab0:	f023 0301 	bic.w	r3, r3, #1
 8016ab4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8016ab8:	687b      	ldr	r3, [r7, #4]
 8016aba:	681b      	ldr	r3, [r3, #0]
 8016abc:	3314      	adds	r3, #20
 8016abe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8016ac2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8016ac6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016ac8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8016aca:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8016ace:	e841 2300 	strex	r3, r2, [r1]
 8016ad2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8016ad4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8016ad6:	2b00      	cmp	r3, #0
 8016ad8:	d1e1      	bne.n	8016a9e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8016ada:	687b      	ldr	r3, [r7, #4]
 8016adc:	681b      	ldr	r3, [r3, #0]
 8016ade:	3314      	adds	r3, #20
 8016ae0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016ae2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8016ae4:	e853 3f00 	ldrex	r3, [r3]
 8016ae8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8016aea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8016aec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8016af0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8016af4:	687b      	ldr	r3, [r7, #4]
 8016af6:	681b      	ldr	r3, [r3, #0]
 8016af8:	3314      	adds	r3, #20
 8016afa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8016afe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8016b00:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016b02:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8016b04:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8016b06:	e841 2300 	strex	r3, r2, [r1]
 8016b0a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8016b0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016b0e:	2b00      	cmp	r3, #0
 8016b10:	d1e3      	bne.n	8016ada <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8016b12:	687b      	ldr	r3, [r7, #4]
 8016b14:	2220      	movs	r2, #32
 8016b16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016b1a:	687b      	ldr	r3, [r7, #4]
 8016b1c:	2200      	movs	r2, #0
 8016b1e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8016b20:	687b      	ldr	r3, [r7, #4]
 8016b22:	681b      	ldr	r3, [r3, #0]
 8016b24:	330c      	adds	r3, #12
 8016b26:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016b28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016b2a:	e853 3f00 	ldrex	r3, [r3]
 8016b2e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8016b30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016b32:	f023 0310 	bic.w	r3, r3, #16
 8016b36:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8016b3a:	687b      	ldr	r3, [r7, #4]
 8016b3c:	681b      	ldr	r3, [r3, #0]
 8016b3e:	330c      	adds	r3, #12
 8016b40:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8016b44:	65ba      	str	r2, [r7, #88]	; 0x58
 8016b46:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016b48:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8016b4a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8016b4c:	e841 2300 	strex	r3, r2, [r1]
 8016b50:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8016b52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016b54:	2b00      	cmp	r3, #0
 8016b56:	d1e3      	bne.n	8016b20 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8016b58:	687b      	ldr	r3, [r7, #4]
 8016b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016b5c:	4618      	mov	r0, r3
 8016b5e:	f7f0 fedc 	bl	800791a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8016b62:	687b      	ldr	r3, [r7, #4]
 8016b64:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8016b66:	687b      	ldr	r3, [r7, #4]
 8016b68:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8016b6a:	b29b      	uxth	r3, r3
 8016b6c:	1ad3      	subs	r3, r2, r3
 8016b6e:	b29b      	uxth	r3, r3
 8016b70:	4619      	mov	r1, r3
 8016b72:	6878      	ldr	r0, [r7, #4]
 8016b74:	f000 f8e7 	bl	8016d46 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8016b78:	e099      	b.n	8016cae <HAL_UART_IRQHandler+0x50e>
 8016b7a:	bf00      	nop
 8016b7c:	0801762b 	.word	0x0801762b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8016b80:	687b      	ldr	r3, [r7, #4]
 8016b82:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8016b84:	687b      	ldr	r3, [r7, #4]
 8016b86:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8016b88:	b29b      	uxth	r3, r3
 8016b8a:	1ad3      	subs	r3, r2, r3
 8016b8c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8016b90:	687b      	ldr	r3, [r7, #4]
 8016b92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8016b94:	b29b      	uxth	r3, r3
 8016b96:	2b00      	cmp	r3, #0
 8016b98:	f000 808b 	beq.w	8016cb2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8016b9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8016ba0:	2b00      	cmp	r3, #0
 8016ba2:	f000 8086 	beq.w	8016cb2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8016ba6:	687b      	ldr	r3, [r7, #4]
 8016ba8:	681b      	ldr	r3, [r3, #0]
 8016baa:	330c      	adds	r3, #12
 8016bac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016bae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016bb0:	e853 3f00 	ldrex	r3, [r3]
 8016bb4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8016bb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016bb8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8016bbc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8016bc0:	687b      	ldr	r3, [r7, #4]
 8016bc2:	681b      	ldr	r3, [r3, #0]
 8016bc4:	330c      	adds	r3, #12
 8016bc6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8016bca:	647a      	str	r2, [r7, #68]	; 0x44
 8016bcc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016bce:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8016bd0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8016bd2:	e841 2300 	strex	r3, r2, [r1]
 8016bd6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8016bd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016bda:	2b00      	cmp	r3, #0
 8016bdc:	d1e3      	bne.n	8016ba6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016bde:	687b      	ldr	r3, [r7, #4]
 8016be0:	681b      	ldr	r3, [r3, #0]
 8016be2:	3314      	adds	r3, #20
 8016be4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016be8:	e853 3f00 	ldrex	r3, [r3]
 8016bec:	623b      	str	r3, [r7, #32]
   return(result);
 8016bee:	6a3b      	ldr	r3, [r7, #32]
 8016bf0:	f023 0301 	bic.w	r3, r3, #1
 8016bf4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8016bf8:	687b      	ldr	r3, [r7, #4]
 8016bfa:	681b      	ldr	r3, [r3, #0]
 8016bfc:	3314      	adds	r3, #20
 8016bfe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8016c02:	633a      	str	r2, [r7, #48]	; 0x30
 8016c04:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016c06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8016c08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016c0a:	e841 2300 	strex	r3, r2, [r1]
 8016c0e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8016c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016c12:	2b00      	cmp	r3, #0
 8016c14:	d1e3      	bne.n	8016bde <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8016c16:	687b      	ldr	r3, [r7, #4]
 8016c18:	2220      	movs	r2, #32
 8016c1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016c1e:	687b      	ldr	r3, [r7, #4]
 8016c20:	2200      	movs	r2, #0
 8016c22:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8016c24:	687b      	ldr	r3, [r7, #4]
 8016c26:	681b      	ldr	r3, [r3, #0]
 8016c28:	330c      	adds	r3, #12
 8016c2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016c2c:	693b      	ldr	r3, [r7, #16]
 8016c2e:	e853 3f00 	ldrex	r3, [r3]
 8016c32:	60fb      	str	r3, [r7, #12]
   return(result);
 8016c34:	68fb      	ldr	r3, [r7, #12]
 8016c36:	f023 0310 	bic.w	r3, r3, #16
 8016c3a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8016c3e:	687b      	ldr	r3, [r7, #4]
 8016c40:	681b      	ldr	r3, [r3, #0]
 8016c42:	330c      	adds	r3, #12
 8016c44:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8016c48:	61fa      	str	r2, [r7, #28]
 8016c4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016c4c:	69b9      	ldr	r1, [r7, #24]
 8016c4e:	69fa      	ldr	r2, [r7, #28]
 8016c50:	e841 2300 	strex	r3, r2, [r1]
 8016c54:	617b      	str	r3, [r7, #20]
   return(result);
 8016c56:	697b      	ldr	r3, [r7, #20]
 8016c58:	2b00      	cmp	r3, #0
 8016c5a:	d1e3      	bne.n	8016c24 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8016c5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8016c60:	4619      	mov	r1, r3
 8016c62:	6878      	ldr	r0, [r7, #4]
 8016c64:	f000 f86f 	bl	8016d46 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8016c68:	e023      	b.n	8016cb2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8016c6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8016c6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016c72:	2b00      	cmp	r3, #0
 8016c74:	d009      	beq.n	8016c8a <HAL_UART_IRQHandler+0x4ea>
 8016c76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8016c7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016c7e:	2b00      	cmp	r3, #0
 8016c80:	d003      	beq.n	8016c8a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8016c82:	6878      	ldr	r0, [r7, #4]
 8016c84:	f000 fd72 	bl	801776c <UART_Transmit_IT>
    return;
 8016c88:	e014      	b.n	8016cb4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8016c8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8016c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016c92:	2b00      	cmp	r3, #0
 8016c94:	d00e      	beq.n	8016cb4 <HAL_UART_IRQHandler+0x514>
 8016c96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8016c9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016c9e:	2b00      	cmp	r3, #0
 8016ca0:	d008      	beq.n	8016cb4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8016ca2:	6878      	ldr	r0, [r7, #4]
 8016ca4:	f000 fdb2 	bl	801780c <UART_EndTransmit_IT>
    return;
 8016ca8:	e004      	b.n	8016cb4 <HAL_UART_IRQHandler+0x514>
    return;
 8016caa:	bf00      	nop
 8016cac:	e002      	b.n	8016cb4 <HAL_UART_IRQHandler+0x514>
      return;
 8016cae:	bf00      	nop
 8016cb0:	e000      	b.n	8016cb4 <HAL_UART_IRQHandler+0x514>
      return;
 8016cb2:	bf00      	nop
  }
}
 8016cb4:	37e8      	adds	r7, #232	; 0xe8
 8016cb6:	46bd      	mov	sp, r7
 8016cb8:	bd80      	pop	{r7, pc}

08016cba <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8016cba:	b480      	push	{r7}
 8016cbc:	b083      	sub	sp, #12
 8016cbe:	af00      	add	r7, sp, #0
 8016cc0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8016cc2:	bf00      	nop
 8016cc4:	370c      	adds	r7, #12
 8016cc6:	46bd      	mov	sp, r7
 8016cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ccc:	4770      	bx	lr

08016cce <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8016cce:	b480      	push	{r7}
 8016cd0:	b083      	sub	sp, #12
 8016cd2:	af00      	add	r7, sp, #0
 8016cd4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8016cd6:	bf00      	nop
 8016cd8:	370c      	adds	r7, #12
 8016cda:	46bd      	mov	sp, r7
 8016cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ce0:	4770      	bx	lr

08016ce2 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8016ce2:	b480      	push	{r7}
 8016ce4:	b083      	sub	sp, #12
 8016ce6:	af00      	add	r7, sp, #0
 8016ce8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8016cea:	bf00      	nop
 8016cec:	370c      	adds	r7, #12
 8016cee:	46bd      	mov	sp, r7
 8016cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016cf4:	4770      	bx	lr

08016cf6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8016cf6:	b480      	push	{r7}
 8016cf8:	b083      	sub	sp, #12
 8016cfa:	af00      	add	r7, sp, #0
 8016cfc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8016cfe:	bf00      	nop
 8016d00:	370c      	adds	r7, #12
 8016d02:	46bd      	mov	sp, r7
 8016d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d08:	4770      	bx	lr

08016d0a <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8016d0a:	b480      	push	{r7}
 8016d0c:	b083      	sub	sp, #12
 8016d0e:	af00      	add	r7, sp, #0
 8016d10:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8016d12:	bf00      	nop
 8016d14:	370c      	adds	r7, #12
 8016d16:	46bd      	mov	sp, r7
 8016d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d1c:	4770      	bx	lr

08016d1e <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8016d1e:	b480      	push	{r7}
 8016d20:	b083      	sub	sp, #12
 8016d22:	af00      	add	r7, sp, #0
 8016d24:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8016d26:	bf00      	nop
 8016d28:	370c      	adds	r7, #12
 8016d2a:	46bd      	mov	sp, r7
 8016d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d30:	4770      	bx	lr

08016d32 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8016d32:	b480      	push	{r7}
 8016d34:	b083      	sub	sp, #12
 8016d36:	af00      	add	r7, sp, #0
 8016d38:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8016d3a:	bf00      	nop
 8016d3c:	370c      	adds	r7, #12
 8016d3e:	46bd      	mov	sp, r7
 8016d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d44:	4770      	bx	lr

08016d46 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8016d46:	b480      	push	{r7}
 8016d48:	b083      	sub	sp, #12
 8016d4a:	af00      	add	r7, sp, #0
 8016d4c:	6078      	str	r0, [r7, #4]
 8016d4e:	460b      	mov	r3, r1
 8016d50:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8016d52:	bf00      	nop
 8016d54:	370c      	adds	r7, #12
 8016d56:	46bd      	mov	sp, r7
 8016d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d5c:	4770      	bx	lr

08016d5e <HAL_LIN_SendBreak>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)
{
 8016d5e:	b480      	push	{r7}
 8016d60:	b089      	sub	sp, #36	; 0x24
 8016d62:	af00      	add	r7, sp, #0
 8016d64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8016d66:	687b      	ldr	r3, [r7, #4]
 8016d68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8016d6c:	2b01      	cmp	r3, #1
 8016d6e:	d101      	bne.n	8016d74 <HAL_LIN_SendBreak+0x16>
 8016d70:	2302      	movs	r3, #2
 8016d72:	e02a      	b.n	8016dca <HAL_LIN_SendBreak+0x6c>
 8016d74:	687b      	ldr	r3, [r7, #4]
 8016d76:	2201      	movs	r2, #1
 8016d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 8016d7c:	687b      	ldr	r3, [r7, #4]
 8016d7e:	2224      	movs	r2, #36	; 0x24
 8016d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Send break characters */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_SBK);
 8016d84:	687b      	ldr	r3, [r7, #4]
 8016d86:	681b      	ldr	r3, [r3, #0]
 8016d88:	330c      	adds	r3, #12
 8016d8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016d8c:	68fb      	ldr	r3, [r7, #12]
 8016d8e:	e853 3f00 	ldrex	r3, [r3]
 8016d92:	60bb      	str	r3, [r7, #8]
   return(result);
 8016d94:	68bb      	ldr	r3, [r7, #8]
 8016d96:	f043 0301 	orr.w	r3, r3, #1
 8016d9a:	61fb      	str	r3, [r7, #28]
 8016d9c:	687b      	ldr	r3, [r7, #4]
 8016d9e:	681b      	ldr	r3, [r3, #0]
 8016da0:	330c      	adds	r3, #12
 8016da2:	69fa      	ldr	r2, [r7, #28]
 8016da4:	61ba      	str	r2, [r7, #24]
 8016da6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016da8:	6979      	ldr	r1, [r7, #20]
 8016daa:	69ba      	ldr	r2, [r7, #24]
 8016dac:	e841 2300 	strex	r3, r2, [r1]
 8016db0:	613b      	str	r3, [r7, #16]
   return(result);
 8016db2:	693b      	ldr	r3, [r7, #16]
 8016db4:	2b00      	cmp	r3, #0
 8016db6:	d1e5      	bne.n	8016d84 <HAL_LIN_SendBreak+0x26>

  huart->gState = HAL_UART_STATE_READY;
 8016db8:	687b      	ldr	r3, [r7, #4]
 8016dba:	2220      	movs	r2, #32
 8016dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016dc0:	687b      	ldr	r3, [r7, #4]
 8016dc2:	2200      	movs	r2, #0
 8016dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8016dc8:	2300      	movs	r3, #0
}
 8016dca:	4618      	mov	r0, r3
 8016dcc:	3724      	adds	r7, #36	; 0x24
 8016dce:	46bd      	mov	sp, r7
 8016dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dd4:	4770      	bx	lr

08016dd6 <HAL_MultiProcessor_EnterMuteMode>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart)
{
 8016dd6:	b480      	push	{r7}
 8016dd8:	b089      	sub	sp, #36	; 0x24
 8016dda:	af00      	add	r7, sp, #0
 8016ddc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8016dde:	687b      	ldr	r3, [r7, #4]
 8016de0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8016de4:	2b01      	cmp	r3, #1
 8016de6:	d101      	bne.n	8016dec <HAL_MultiProcessor_EnterMuteMode+0x16>
 8016de8:	2302      	movs	r3, #2
 8016dea:	e02a      	b.n	8016e42 <HAL_MultiProcessor_EnterMuteMode+0x6c>
 8016dec:	687b      	ldr	r3, [r7, #4]
 8016dee:	2201      	movs	r2, #1
 8016df0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 8016df4:	687b      	ldr	r3, [r7, #4]
 8016df6:	2224      	movs	r2, #36	; 0x24
 8016df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RWU);
 8016dfc:	687b      	ldr	r3, [r7, #4]
 8016dfe:	681b      	ldr	r3, [r3, #0]
 8016e00:	330c      	adds	r3, #12
 8016e02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016e04:	68fb      	ldr	r3, [r7, #12]
 8016e06:	e853 3f00 	ldrex	r3, [r3]
 8016e0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8016e0c:	68bb      	ldr	r3, [r7, #8]
 8016e0e:	f043 0302 	orr.w	r3, r3, #2
 8016e12:	61fb      	str	r3, [r7, #28]
 8016e14:	687b      	ldr	r3, [r7, #4]
 8016e16:	681b      	ldr	r3, [r3, #0]
 8016e18:	330c      	adds	r3, #12
 8016e1a:	69fa      	ldr	r2, [r7, #28]
 8016e1c:	61ba      	str	r2, [r7, #24]
 8016e1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016e20:	6979      	ldr	r1, [r7, #20]
 8016e22:	69ba      	ldr	r2, [r7, #24]
 8016e24:	e841 2300 	strex	r3, r2, [r1]
 8016e28:	613b      	str	r3, [r7, #16]
   return(result);
 8016e2a:	693b      	ldr	r3, [r7, #16]
 8016e2c:	2b00      	cmp	r3, #0
 8016e2e:	d1e5      	bne.n	8016dfc <HAL_MultiProcessor_EnterMuteMode+0x26>

  huart->gState = HAL_UART_STATE_READY;
 8016e30:	687b      	ldr	r3, [r7, #4]
 8016e32:	2220      	movs	r2, #32
 8016e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016e38:	687b      	ldr	r3, [r7, #4]
 8016e3a:	2200      	movs	r2, #0
 8016e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8016e40:	2300      	movs	r3, #0
}
 8016e42:	4618      	mov	r0, r3
 8016e44:	3724      	adds	r7, #36	; 0x24
 8016e46:	46bd      	mov	sp, r7
 8016e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e4c:	4770      	bx	lr

08016e4e <HAL_MultiProcessor_ExitMuteMode>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_ExitMuteMode(UART_HandleTypeDef *huart)
{
 8016e4e:	b480      	push	{r7}
 8016e50:	b089      	sub	sp, #36	; 0x24
 8016e52:	af00      	add	r7, sp, #0
 8016e54:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8016e56:	687b      	ldr	r3, [r7, #4]
 8016e58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8016e5c:	2b01      	cmp	r3, #1
 8016e5e:	d101      	bne.n	8016e64 <HAL_MultiProcessor_ExitMuteMode+0x16>
 8016e60:	2302      	movs	r3, #2
 8016e62:	e02a      	b.n	8016eba <HAL_MultiProcessor_ExitMuteMode+0x6c>
 8016e64:	687b      	ldr	r3, [r7, #4]
 8016e66:	2201      	movs	r2, #1
 8016e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 8016e6c:	687b      	ldr	r3, [r7, #4]
 8016e6e:	2224      	movs	r2, #36	; 0x24
 8016e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RWU);
 8016e74:	687b      	ldr	r3, [r7, #4]
 8016e76:	681b      	ldr	r3, [r3, #0]
 8016e78:	330c      	adds	r3, #12
 8016e7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016e7c:	68fb      	ldr	r3, [r7, #12]
 8016e7e:	e853 3f00 	ldrex	r3, [r3]
 8016e82:	60bb      	str	r3, [r7, #8]
   return(result);
 8016e84:	68bb      	ldr	r3, [r7, #8]
 8016e86:	f023 0302 	bic.w	r3, r3, #2
 8016e8a:	61fb      	str	r3, [r7, #28]
 8016e8c:	687b      	ldr	r3, [r7, #4]
 8016e8e:	681b      	ldr	r3, [r3, #0]
 8016e90:	330c      	adds	r3, #12
 8016e92:	69fa      	ldr	r2, [r7, #28]
 8016e94:	61ba      	str	r2, [r7, #24]
 8016e96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016e98:	6979      	ldr	r1, [r7, #20]
 8016e9a:	69ba      	ldr	r2, [r7, #24]
 8016e9c:	e841 2300 	strex	r3, r2, [r1]
 8016ea0:	613b      	str	r3, [r7, #16]
   return(result);
 8016ea2:	693b      	ldr	r3, [r7, #16]
 8016ea4:	2b00      	cmp	r3, #0
 8016ea6:	d1e5      	bne.n	8016e74 <HAL_MultiProcessor_ExitMuteMode+0x26>

  huart->gState = HAL_UART_STATE_READY;
 8016ea8:	687b      	ldr	r3, [r7, #4]
 8016eaa:	2220      	movs	r2, #32
 8016eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016eb0:	687b      	ldr	r3, [r7, #4]
 8016eb2:	2200      	movs	r2, #0
 8016eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8016eb8:	2300      	movs	r3, #0
}
 8016eba:	4618      	mov	r0, r3
 8016ebc:	3724      	adds	r7, #36	; 0x24
 8016ebe:	46bd      	mov	sp, r7
 8016ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ec4:	4770      	bx	lr

08016ec6 <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8016ec6:	b480      	push	{r7}
 8016ec8:	b085      	sub	sp, #20
 8016eca:	af00      	add	r7, sp, #0
 8016ecc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8016ece:	2300      	movs	r3, #0
 8016ed0:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8016ed2:	687b      	ldr	r3, [r7, #4]
 8016ed4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8016ed8:	2b01      	cmp	r3, #1
 8016eda:	d101      	bne.n	8016ee0 <HAL_HalfDuplex_EnableTransmitter+0x1a>
 8016edc:	2302      	movs	r3, #2
 8016ede:	e020      	b.n	8016f22 <HAL_HalfDuplex_EnableTransmitter+0x5c>
 8016ee0:	687b      	ldr	r3, [r7, #4]
 8016ee2:	2201      	movs	r2, #1
 8016ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 8016ee8:	687b      	ldr	r3, [r7, #4]
 8016eea:	2224      	movs	r2, #36	; 0x24
 8016eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8016ef0:	687b      	ldr	r3, [r7, #4]
 8016ef2:	681b      	ldr	r3, [r3, #0]
 8016ef4:	68db      	ldr	r3, [r3, #12]
 8016ef6:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8016ef8:	68fb      	ldr	r3, [r7, #12]
 8016efa:	f023 030c 	bic.w	r3, r3, #12
 8016efe:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 8016f00:	68fb      	ldr	r3, [r7, #12]
 8016f02:	f043 0308 	orr.w	r3, r3, #8
 8016f06:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8016f08:	687b      	ldr	r3, [r7, #4]
 8016f0a:	681b      	ldr	r3, [r3, #0]
 8016f0c:	68fa      	ldr	r2, [r7, #12]
 8016f0e:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8016f10:	687b      	ldr	r3, [r7, #4]
 8016f12:	2220      	movs	r2, #32
 8016f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016f18:	687b      	ldr	r3, [r7, #4]
 8016f1a:	2200      	movs	r2, #0
 8016f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8016f20:	2300      	movs	r3, #0
}
 8016f22:	4618      	mov	r0, r3
 8016f24:	3714      	adds	r7, #20
 8016f26:	46bd      	mov	sp, r7
 8016f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f2c:	4770      	bx	lr

08016f2e <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8016f2e:	b480      	push	{r7}
 8016f30:	b085      	sub	sp, #20
 8016f32:	af00      	add	r7, sp, #0
 8016f34:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8016f36:	2300      	movs	r3, #0
 8016f38:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8016f3a:	687b      	ldr	r3, [r7, #4]
 8016f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8016f40:	2b01      	cmp	r3, #1
 8016f42:	d101      	bne.n	8016f48 <HAL_HalfDuplex_EnableReceiver+0x1a>
 8016f44:	2302      	movs	r3, #2
 8016f46:	e020      	b.n	8016f8a <HAL_HalfDuplex_EnableReceiver+0x5c>
 8016f48:	687b      	ldr	r3, [r7, #4]
 8016f4a:	2201      	movs	r2, #1
 8016f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 8016f50:	687b      	ldr	r3, [r7, #4]
 8016f52:	2224      	movs	r2, #36	; 0x24
 8016f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8016f58:	687b      	ldr	r3, [r7, #4]
 8016f5a:	681b      	ldr	r3, [r3, #0]
 8016f5c:	68db      	ldr	r3, [r3, #12]
 8016f5e:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8016f60:	68fb      	ldr	r3, [r7, #12]
 8016f62:	f023 030c 	bic.w	r3, r3, #12
 8016f66:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 8016f68:	68fb      	ldr	r3, [r7, #12]
 8016f6a:	f043 0304 	orr.w	r3, r3, #4
 8016f6e:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8016f70:	687b      	ldr	r3, [r7, #4]
 8016f72:	681b      	ldr	r3, [r3, #0]
 8016f74:	68fa      	ldr	r2, [r7, #12]
 8016f76:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8016f78:	687b      	ldr	r3, [r7, #4]
 8016f7a:	2220      	movs	r2, #32
 8016f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016f80:	687b      	ldr	r3, [r7, #4]
 8016f82:	2200      	movs	r2, #0
 8016f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8016f88:	2300      	movs	r3, #0
}
 8016f8a:	4618      	mov	r0, r3
 8016f8c:	3714      	adds	r7, #20
 8016f8e:	46bd      	mov	sp, r7
 8016f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f94:	4770      	bx	lr

08016f96 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8016f96:	b480      	push	{r7}
 8016f98:	b085      	sub	sp, #20
 8016f9a:	af00      	add	r7, sp, #0
 8016f9c:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8016f9e:	2300      	movs	r3, #0
 8016fa0:	60fb      	str	r3, [r7, #12]
 8016fa2:	2300      	movs	r3, #0
 8016fa4:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8016fa6:	687b      	ldr	r3, [r7, #4]
 8016fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8016fac:	b2db      	uxtb	r3, r3
 8016fae:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8016fb0:	687b      	ldr	r3, [r7, #4]
 8016fb2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8016fb6:	b2db      	uxtb	r3, r3
 8016fb8:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8016fba:	68fb      	ldr	r3, [r7, #12]
 8016fbc:	b2da      	uxtb	r2, r3
 8016fbe:	68bb      	ldr	r3, [r7, #8]
 8016fc0:	b2db      	uxtb	r3, r3
 8016fc2:	4313      	orrs	r3, r2
 8016fc4:	b2db      	uxtb	r3, r3
}
 8016fc6:	4618      	mov	r0, r3
 8016fc8:	3714      	adds	r7, #20
 8016fca:	46bd      	mov	sp, r7
 8016fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fd0:	4770      	bx	lr

08016fd2 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(UART_HandleTypeDef *huart)
{
 8016fd2:	b480      	push	{r7}
 8016fd4:	b083      	sub	sp, #12
 8016fd6:	af00      	add	r7, sp, #0
 8016fd8:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8016fda:	687b      	ldr	r3, [r7, #4]
 8016fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8016fde:	4618      	mov	r0, r3
 8016fe0:	370c      	adds	r7, #12
 8016fe2:	46bd      	mov	sp, r7
 8016fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fe8:	4770      	bx	lr

08016fea <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8016fea:	b580      	push	{r7, lr}
 8016fec:	b090      	sub	sp, #64	; 0x40
 8016fee:	af00      	add	r7, sp, #0
 8016ff0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8016ff2:	687b      	ldr	r3, [r7, #4]
 8016ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016ff6:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8016ff8:	687b      	ldr	r3, [r7, #4]
 8016ffa:	681b      	ldr	r3, [r3, #0]
 8016ffc:	681b      	ldr	r3, [r3, #0]
 8016ffe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8017002:	2b00      	cmp	r3, #0
 8017004:	d137      	bne.n	8017076 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8017006:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017008:	2200      	movs	r2, #0
 801700a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801700c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801700e:	681b      	ldr	r3, [r3, #0]
 8017010:	3314      	adds	r3, #20
 8017012:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017016:	e853 3f00 	ldrex	r3, [r3]
 801701a:	623b      	str	r3, [r7, #32]
   return(result);
 801701c:	6a3b      	ldr	r3, [r7, #32]
 801701e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8017022:	63bb      	str	r3, [r7, #56]	; 0x38
 8017024:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017026:	681b      	ldr	r3, [r3, #0]
 8017028:	3314      	adds	r3, #20
 801702a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801702c:	633a      	str	r2, [r7, #48]	; 0x30
 801702e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017030:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8017032:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017034:	e841 2300 	strex	r3, r2, [r1]
 8017038:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 801703a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801703c:	2b00      	cmp	r3, #0
 801703e:	d1e5      	bne.n	801700c <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8017040:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017042:	681b      	ldr	r3, [r3, #0]
 8017044:	330c      	adds	r3, #12
 8017046:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017048:	693b      	ldr	r3, [r7, #16]
 801704a:	e853 3f00 	ldrex	r3, [r3]
 801704e:	60fb      	str	r3, [r7, #12]
   return(result);
 8017050:	68fb      	ldr	r3, [r7, #12]
 8017052:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017056:	637b      	str	r3, [r7, #52]	; 0x34
 8017058:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801705a:	681b      	ldr	r3, [r3, #0]
 801705c:	330c      	adds	r3, #12
 801705e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8017060:	61fa      	str	r2, [r7, #28]
 8017062:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017064:	69b9      	ldr	r1, [r7, #24]
 8017066:	69fa      	ldr	r2, [r7, #28]
 8017068:	e841 2300 	strex	r3, r2, [r1]
 801706c:	617b      	str	r3, [r7, #20]
   return(result);
 801706e:	697b      	ldr	r3, [r7, #20]
 8017070:	2b00      	cmp	r3, #0
 8017072:	d1e5      	bne.n	8017040 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8017074:	e002      	b.n	801707c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8017076:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8017078:	f7ff fe1f 	bl	8016cba <HAL_UART_TxCpltCallback>
}
 801707c:	bf00      	nop
 801707e:	3740      	adds	r7, #64	; 0x40
 8017080:	46bd      	mov	sp, r7
 8017082:	bd80      	pop	{r7, pc}

08017084 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8017084:	b580      	push	{r7, lr}
 8017086:	b084      	sub	sp, #16
 8017088:	af00      	add	r7, sp, #0
 801708a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801708c:	687b      	ldr	r3, [r7, #4]
 801708e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017090:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8017092:	68f8      	ldr	r0, [r7, #12]
 8017094:	f7ff fe1b 	bl	8016cce <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8017098:	bf00      	nop
 801709a:	3710      	adds	r7, #16
 801709c:	46bd      	mov	sp, r7
 801709e:	bd80      	pop	{r7, pc}

080170a0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80170a0:	b580      	push	{r7, lr}
 80170a2:	b09c      	sub	sp, #112	; 0x70
 80170a4:	af00      	add	r7, sp, #0
 80170a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80170a8:	687b      	ldr	r3, [r7, #4]
 80170aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80170ac:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80170ae:	687b      	ldr	r3, [r7, #4]
 80170b0:	681b      	ldr	r3, [r3, #0]
 80170b2:	681b      	ldr	r3, [r3, #0]
 80170b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80170b8:	2b00      	cmp	r3, #0
 80170ba:	d172      	bne.n	80171a2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80170bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80170be:	2200      	movs	r2, #0
 80170c0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80170c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80170c4:	681b      	ldr	r3, [r3, #0]
 80170c6:	330c      	adds	r3, #12
 80170c8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80170ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80170cc:	e853 3f00 	ldrex	r3, [r3]
 80170d0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80170d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80170d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80170d8:	66bb      	str	r3, [r7, #104]	; 0x68
 80170da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80170dc:	681b      	ldr	r3, [r3, #0]
 80170de:	330c      	adds	r3, #12
 80170e0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80170e2:	65ba      	str	r2, [r7, #88]	; 0x58
 80170e4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80170e6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80170e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80170ea:	e841 2300 	strex	r3, r2, [r1]
 80170ee:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80170f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80170f2:	2b00      	cmp	r3, #0
 80170f4:	d1e5      	bne.n	80170c2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80170f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80170f8:	681b      	ldr	r3, [r3, #0]
 80170fa:	3314      	adds	r3, #20
 80170fc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80170fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017100:	e853 3f00 	ldrex	r3, [r3]
 8017104:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8017106:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017108:	f023 0301 	bic.w	r3, r3, #1
 801710c:	667b      	str	r3, [r7, #100]	; 0x64
 801710e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017110:	681b      	ldr	r3, [r3, #0]
 8017112:	3314      	adds	r3, #20
 8017114:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8017116:	647a      	str	r2, [r7, #68]	; 0x44
 8017118:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801711a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801711c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801711e:	e841 2300 	strex	r3, r2, [r1]
 8017122:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8017124:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017126:	2b00      	cmp	r3, #0
 8017128:	d1e5      	bne.n	80170f6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801712a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801712c:	681b      	ldr	r3, [r3, #0]
 801712e:	3314      	adds	r3, #20
 8017130:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017134:	e853 3f00 	ldrex	r3, [r3]
 8017138:	623b      	str	r3, [r7, #32]
   return(result);
 801713a:	6a3b      	ldr	r3, [r7, #32]
 801713c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8017140:	663b      	str	r3, [r7, #96]	; 0x60
 8017142:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017144:	681b      	ldr	r3, [r3, #0]
 8017146:	3314      	adds	r3, #20
 8017148:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801714a:	633a      	str	r2, [r7, #48]	; 0x30
 801714c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801714e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8017150:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017152:	e841 2300 	strex	r3, r2, [r1]
 8017156:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8017158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801715a:	2b00      	cmp	r3, #0
 801715c:	d1e5      	bne.n	801712a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801715e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017160:	2220      	movs	r2, #32
 8017162:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017166:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801716a:	2b01      	cmp	r3, #1
 801716c:	d119      	bne.n	80171a2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801716e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017170:	681b      	ldr	r3, [r3, #0]
 8017172:	330c      	adds	r3, #12
 8017174:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017176:	693b      	ldr	r3, [r7, #16]
 8017178:	e853 3f00 	ldrex	r3, [r3]
 801717c:	60fb      	str	r3, [r7, #12]
   return(result);
 801717e:	68fb      	ldr	r3, [r7, #12]
 8017180:	f023 0310 	bic.w	r3, r3, #16
 8017184:	65fb      	str	r3, [r7, #92]	; 0x5c
 8017186:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017188:	681b      	ldr	r3, [r3, #0]
 801718a:	330c      	adds	r3, #12
 801718c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801718e:	61fa      	str	r2, [r7, #28]
 8017190:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017192:	69b9      	ldr	r1, [r7, #24]
 8017194:	69fa      	ldr	r2, [r7, #28]
 8017196:	e841 2300 	strex	r3, r2, [r1]
 801719a:	617b      	str	r3, [r7, #20]
   return(result);
 801719c:	697b      	ldr	r3, [r7, #20]
 801719e:	2b00      	cmp	r3, #0
 80171a0:	d1e5      	bne.n	801716e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80171a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80171a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80171a6:	2b01      	cmp	r3, #1
 80171a8:	d106      	bne.n	80171b8 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80171aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80171ac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80171ae:	4619      	mov	r1, r3
 80171b0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80171b2:	f7ff fdc8 	bl	8016d46 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80171b6:	e002      	b.n	80171be <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80171b8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80171ba:	f7ea fba5 	bl	8001908 <HAL_UART_RxCpltCallback>
}
 80171be:	bf00      	nop
 80171c0:	3770      	adds	r7, #112	; 0x70
 80171c2:	46bd      	mov	sp, r7
 80171c4:	bd80      	pop	{r7, pc}

080171c6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80171c6:	b580      	push	{r7, lr}
 80171c8:	b084      	sub	sp, #16
 80171ca:	af00      	add	r7, sp, #0
 80171cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80171ce:	687b      	ldr	r3, [r7, #4]
 80171d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80171d2:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80171d4:	68fb      	ldr	r3, [r7, #12]
 80171d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80171d8:	2b01      	cmp	r3, #1
 80171da:	d108      	bne.n	80171ee <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80171dc:	68fb      	ldr	r3, [r7, #12]
 80171de:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80171e0:	085b      	lsrs	r3, r3, #1
 80171e2:	b29b      	uxth	r3, r3
 80171e4:	4619      	mov	r1, r3
 80171e6:	68f8      	ldr	r0, [r7, #12]
 80171e8:	f7ff fdad 	bl	8016d46 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80171ec:	e002      	b.n	80171f4 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80171ee:	68f8      	ldr	r0, [r7, #12]
 80171f0:	f7ff fd77 	bl	8016ce2 <HAL_UART_RxHalfCpltCallback>
}
 80171f4:	bf00      	nop
 80171f6:	3710      	adds	r7, #16
 80171f8:	46bd      	mov	sp, r7
 80171fa:	bd80      	pop	{r7, pc}

080171fc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80171fc:	b580      	push	{r7, lr}
 80171fe:	b084      	sub	sp, #16
 8017200:	af00      	add	r7, sp, #0
 8017202:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8017204:	2300      	movs	r3, #0
 8017206:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8017208:	687b      	ldr	r3, [r7, #4]
 801720a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801720c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 801720e:	68bb      	ldr	r3, [r7, #8]
 8017210:	681b      	ldr	r3, [r3, #0]
 8017212:	695b      	ldr	r3, [r3, #20]
 8017214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8017218:	2b80      	cmp	r3, #128	; 0x80
 801721a:	bf0c      	ite	eq
 801721c:	2301      	moveq	r3, #1
 801721e:	2300      	movne	r3, #0
 8017220:	b2db      	uxtb	r3, r3
 8017222:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8017224:	68bb      	ldr	r3, [r7, #8]
 8017226:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801722a:	b2db      	uxtb	r3, r3
 801722c:	2b21      	cmp	r3, #33	; 0x21
 801722e:	d108      	bne.n	8017242 <UART_DMAError+0x46>
 8017230:	68fb      	ldr	r3, [r7, #12]
 8017232:	2b00      	cmp	r3, #0
 8017234:	d005      	beq.n	8017242 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8017236:	68bb      	ldr	r3, [r7, #8]
 8017238:	2200      	movs	r2, #0
 801723a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 801723c:	68b8      	ldr	r0, [r7, #8]
 801723e:	f000 f969 	bl	8017514 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8017242:	68bb      	ldr	r3, [r7, #8]
 8017244:	681b      	ldr	r3, [r3, #0]
 8017246:	695b      	ldr	r3, [r3, #20]
 8017248:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801724c:	2b40      	cmp	r3, #64	; 0x40
 801724e:	bf0c      	ite	eq
 8017250:	2301      	moveq	r3, #1
 8017252:	2300      	movne	r3, #0
 8017254:	b2db      	uxtb	r3, r3
 8017256:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8017258:	68bb      	ldr	r3, [r7, #8]
 801725a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 801725e:	b2db      	uxtb	r3, r3
 8017260:	2b22      	cmp	r3, #34	; 0x22
 8017262:	d108      	bne.n	8017276 <UART_DMAError+0x7a>
 8017264:	68fb      	ldr	r3, [r7, #12]
 8017266:	2b00      	cmp	r3, #0
 8017268:	d005      	beq.n	8017276 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 801726a:	68bb      	ldr	r3, [r7, #8]
 801726c:	2200      	movs	r2, #0
 801726e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8017270:	68b8      	ldr	r0, [r7, #8]
 8017272:	f000 f977 	bl	8017564 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8017276:	68bb      	ldr	r3, [r7, #8]
 8017278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801727a:	f043 0210 	orr.w	r2, r3, #16
 801727e:	68bb      	ldr	r3, [r7, #8]
 8017280:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8017282:	68b8      	ldr	r0, [r7, #8]
 8017284:	f7ff fd37 	bl	8016cf6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8017288:	bf00      	nop
 801728a:	3710      	adds	r7, #16
 801728c:	46bd      	mov	sp, r7
 801728e:	bd80      	pop	{r7, pc}

08017290 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8017290:	b580      	push	{r7, lr}
 8017292:	b090      	sub	sp, #64	; 0x40
 8017294:	af00      	add	r7, sp, #0
 8017296:	60f8      	str	r0, [r7, #12]
 8017298:	60b9      	str	r1, [r7, #8]
 801729a:	603b      	str	r3, [r7, #0]
 801729c:	4613      	mov	r3, r2
 801729e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80172a0:	e050      	b.n	8017344 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80172a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80172a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80172a8:	d04c      	beq.n	8017344 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80172aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80172ac:	2b00      	cmp	r3, #0
 80172ae:	d007      	beq.n	80172c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80172b0:	f7ef f872 	bl	8006398 <HAL_GetTick>
 80172b4:	4602      	mov	r2, r0
 80172b6:	683b      	ldr	r3, [r7, #0]
 80172b8:	1ad3      	subs	r3, r2, r3
 80172ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80172bc:	429a      	cmp	r2, r3
 80172be:	d241      	bcs.n	8017344 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80172c0:	68fb      	ldr	r3, [r7, #12]
 80172c2:	681b      	ldr	r3, [r3, #0]
 80172c4:	330c      	adds	r3, #12
 80172c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80172c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80172ca:	e853 3f00 	ldrex	r3, [r3]
 80172ce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80172d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80172d2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80172d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80172d8:	68fb      	ldr	r3, [r7, #12]
 80172da:	681b      	ldr	r3, [r3, #0]
 80172dc:	330c      	adds	r3, #12
 80172de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80172e0:	637a      	str	r2, [r7, #52]	; 0x34
 80172e2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80172e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80172e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80172e8:	e841 2300 	strex	r3, r2, [r1]
 80172ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80172ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80172f0:	2b00      	cmp	r3, #0
 80172f2:	d1e5      	bne.n	80172c0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80172f4:	68fb      	ldr	r3, [r7, #12]
 80172f6:	681b      	ldr	r3, [r3, #0]
 80172f8:	3314      	adds	r3, #20
 80172fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80172fc:	697b      	ldr	r3, [r7, #20]
 80172fe:	e853 3f00 	ldrex	r3, [r3]
 8017302:	613b      	str	r3, [r7, #16]
   return(result);
 8017304:	693b      	ldr	r3, [r7, #16]
 8017306:	f023 0301 	bic.w	r3, r3, #1
 801730a:	63bb      	str	r3, [r7, #56]	; 0x38
 801730c:	68fb      	ldr	r3, [r7, #12]
 801730e:	681b      	ldr	r3, [r3, #0]
 8017310:	3314      	adds	r3, #20
 8017312:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8017314:	623a      	str	r2, [r7, #32]
 8017316:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017318:	69f9      	ldr	r1, [r7, #28]
 801731a:	6a3a      	ldr	r2, [r7, #32]
 801731c:	e841 2300 	strex	r3, r2, [r1]
 8017320:	61bb      	str	r3, [r7, #24]
   return(result);
 8017322:	69bb      	ldr	r3, [r7, #24]
 8017324:	2b00      	cmp	r3, #0
 8017326:	d1e5      	bne.n	80172f4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8017328:	68fb      	ldr	r3, [r7, #12]
 801732a:	2220      	movs	r2, #32
 801732c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8017330:	68fb      	ldr	r3, [r7, #12]
 8017332:	2220      	movs	r2, #32
 8017334:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8017338:	68fb      	ldr	r3, [r7, #12]
 801733a:	2200      	movs	r2, #0
 801733c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8017340:	2303      	movs	r3, #3
 8017342:	e00f      	b.n	8017364 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8017344:	68fb      	ldr	r3, [r7, #12]
 8017346:	681b      	ldr	r3, [r3, #0]
 8017348:	681a      	ldr	r2, [r3, #0]
 801734a:	68bb      	ldr	r3, [r7, #8]
 801734c:	4013      	ands	r3, r2
 801734e:	68ba      	ldr	r2, [r7, #8]
 8017350:	429a      	cmp	r2, r3
 8017352:	bf0c      	ite	eq
 8017354:	2301      	moveq	r3, #1
 8017356:	2300      	movne	r3, #0
 8017358:	b2db      	uxtb	r3, r3
 801735a:	461a      	mov	r2, r3
 801735c:	79fb      	ldrb	r3, [r7, #7]
 801735e:	429a      	cmp	r2, r3
 8017360:	d09f      	beq.n	80172a2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8017362:	2300      	movs	r3, #0
}
 8017364:	4618      	mov	r0, r3
 8017366:	3740      	adds	r7, #64	; 0x40
 8017368:	46bd      	mov	sp, r7
 801736a:	bd80      	pop	{r7, pc}

0801736c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801736c:	b480      	push	{r7}
 801736e:	b085      	sub	sp, #20
 8017370:	af00      	add	r7, sp, #0
 8017372:	60f8      	str	r0, [r7, #12]
 8017374:	60b9      	str	r1, [r7, #8]
 8017376:	4613      	mov	r3, r2
 8017378:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801737a:	68fb      	ldr	r3, [r7, #12]
 801737c:	68ba      	ldr	r2, [r7, #8]
 801737e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8017380:	68fb      	ldr	r3, [r7, #12]
 8017382:	88fa      	ldrh	r2, [r7, #6]
 8017384:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8017386:	68fb      	ldr	r3, [r7, #12]
 8017388:	88fa      	ldrh	r2, [r7, #6]
 801738a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801738c:	68fb      	ldr	r3, [r7, #12]
 801738e:	2200      	movs	r2, #0
 8017390:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8017392:	68fb      	ldr	r3, [r7, #12]
 8017394:	2222      	movs	r2, #34	; 0x22
 8017396:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801739a:	68fb      	ldr	r3, [r7, #12]
 801739c:	2200      	movs	r2, #0
 801739e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80173a2:	68fb      	ldr	r3, [r7, #12]
 80173a4:	681b      	ldr	r3, [r3, #0]
 80173a6:	68da      	ldr	r2, [r3, #12]
 80173a8:	68fb      	ldr	r3, [r7, #12]
 80173aa:	681b      	ldr	r3, [r3, #0]
 80173ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80173b0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80173b2:	68fb      	ldr	r3, [r7, #12]
 80173b4:	681b      	ldr	r3, [r3, #0]
 80173b6:	695a      	ldr	r2, [r3, #20]
 80173b8:	68fb      	ldr	r3, [r7, #12]
 80173ba:	681b      	ldr	r3, [r3, #0]
 80173bc:	f042 0201 	orr.w	r2, r2, #1
 80173c0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80173c2:	68fb      	ldr	r3, [r7, #12]
 80173c4:	681b      	ldr	r3, [r3, #0]
 80173c6:	68da      	ldr	r2, [r3, #12]
 80173c8:	68fb      	ldr	r3, [r7, #12]
 80173ca:	681b      	ldr	r3, [r3, #0]
 80173cc:	f042 0220 	orr.w	r2, r2, #32
 80173d0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80173d2:	2300      	movs	r3, #0
}
 80173d4:	4618      	mov	r0, r3
 80173d6:	3714      	adds	r7, #20
 80173d8:	46bd      	mov	sp, r7
 80173da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173de:	4770      	bx	lr

080173e0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80173e0:	b580      	push	{r7, lr}
 80173e2:	b098      	sub	sp, #96	; 0x60
 80173e4:	af00      	add	r7, sp, #0
 80173e6:	60f8      	str	r0, [r7, #12]
 80173e8:	60b9      	str	r1, [r7, #8]
 80173ea:	4613      	mov	r3, r2
 80173ec:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80173ee:	68ba      	ldr	r2, [r7, #8]
 80173f0:	68fb      	ldr	r3, [r7, #12]
 80173f2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80173f4:	68fb      	ldr	r3, [r7, #12]
 80173f6:	88fa      	ldrh	r2, [r7, #6]
 80173f8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80173fa:	68fb      	ldr	r3, [r7, #12]
 80173fc:	2200      	movs	r2, #0
 80173fe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8017400:	68fb      	ldr	r3, [r7, #12]
 8017402:	2222      	movs	r2, #34	; 0x22
 8017404:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8017408:	68fb      	ldr	r3, [r7, #12]
 801740a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801740c:	4a3e      	ldr	r2, [pc, #248]	; (8017508 <UART_Start_Receive_DMA+0x128>)
 801740e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8017410:	68fb      	ldr	r3, [r7, #12]
 8017412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017414:	4a3d      	ldr	r2, [pc, #244]	; (801750c <UART_Start_Receive_DMA+0x12c>)
 8017416:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8017418:	68fb      	ldr	r3, [r7, #12]
 801741a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801741c:	4a3c      	ldr	r2, [pc, #240]	; (8017510 <UART_Start_Receive_DMA+0x130>)
 801741e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8017420:	68fb      	ldr	r3, [r7, #12]
 8017422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017424:	2200      	movs	r2, #0
 8017426:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8017428:	f107 0308 	add.w	r3, r7, #8
 801742c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 801742e:	68fb      	ldr	r3, [r7, #12]
 8017430:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8017432:	68fb      	ldr	r3, [r7, #12]
 8017434:	681b      	ldr	r3, [r3, #0]
 8017436:	3304      	adds	r3, #4
 8017438:	4619      	mov	r1, r3
 801743a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801743c:	681a      	ldr	r2, [r3, #0]
 801743e:	88fb      	ldrh	r3, [r7, #6]
 8017440:	f7f0 fa13 	bl	800786a <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8017444:	2300      	movs	r3, #0
 8017446:	613b      	str	r3, [r7, #16]
 8017448:	68fb      	ldr	r3, [r7, #12]
 801744a:	681b      	ldr	r3, [r3, #0]
 801744c:	681b      	ldr	r3, [r3, #0]
 801744e:	613b      	str	r3, [r7, #16]
 8017450:	68fb      	ldr	r3, [r7, #12]
 8017452:	681b      	ldr	r3, [r3, #0]
 8017454:	685b      	ldr	r3, [r3, #4]
 8017456:	613b      	str	r3, [r7, #16]
 8017458:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801745a:	68fb      	ldr	r3, [r7, #12]
 801745c:	2200      	movs	r2, #0
 801745e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8017462:	68fb      	ldr	r3, [r7, #12]
 8017464:	681b      	ldr	r3, [r3, #0]
 8017466:	330c      	adds	r3, #12
 8017468:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801746a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801746c:	e853 3f00 	ldrex	r3, [r3]
 8017470:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8017472:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017474:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8017478:	65bb      	str	r3, [r7, #88]	; 0x58
 801747a:	68fb      	ldr	r3, [r7, #12]
 801747c:	681b      	ldr	r3, [r3, #0]
 801747e:	330c      	adds	r3, #12
 8017480:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8017482:	64fa      	str	r2, [r7, #76]	; 0x4c
 8017484:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017486:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8017488:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801748a:	e841 2300 	strex	r3, r2, [r1]
 801748e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8017490:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017492:	2b00      	cmp	r3, #0
 8017494:	d1e5      	bne.n	8017462 <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8017496:	68fb      	ldr	r3, [r7, #12]
 8017498:	681b      	ldr	r3, [r3, #0]
 801749a:	3314      	adds	r3, #20
 801749c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801749e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80174a0:	e853 3f00 	ldrex	r3, [r3]
 80174a4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80174a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80174a8:	f043 0301 	orr.w	r3, r3, #1
 80174ac:	657b      	str	r3, [r7, #84]	; 0x54
 80174ae:	68fb      	ldr	r3, [r7, #12]
 80174b0:	681b      	ldr	r3, [r3, #0]
 80174b2:	3314      	adds	r3, #20
 80174b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80174b6:	63ba      	str	r2, [r7, #56]	; 0x38
 80174b8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80174ba:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80174bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80174be:	e841 2300 	strex	r3, r2, [r1]
 80174c2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80174c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80174c6:	2b00      	cmp	r3, #0
 80174c8:	d1e5      	bne.n	8017496 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80174ca:	68fb      	ldr	r3, [r7, #12]
 80174cc:	681b      	ldr	r3, [r3, #0]
 80174ce:	3314      	adds	r3, #20
 80174d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80174d2:	69bb      	ldr	r3, [r7, #24]
 80174d4:	e853 3f00 	ldrex	r3, [r3]
 80174d8:	617b      	str	r3, [r7, #20]
   return(result);
 80174da:	697b      	ldr	r3, [r7, #20]
 80174dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80174e0:	653b      	str	r3, [r7, #80]	; 0x50
 80174e2:	68fb      	ldr	r3, [r7, #12]
 80174e4:	681b      	ldr	r3, [r3, #0]
 80174e6:	3314      	adds	r3, #20
 80174e8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80174ea:	627a      	str	r2, [r7, #36]	; 0x24
 80174ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80174ee:	6a39      	ldr	r1, [r7, #32]
 80174f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80174f2:	e841 2300 	strex	r3, r2, [r1]
 80174f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80174f8:	69fb      	ldr	r3, [r7, #28]
 80174fa:	2b00      	cmp	r3, #0
 80174fc:	d1e5      	bne.n	80174ca <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80174fe:	2300      	movs	r3, #0
}
 8017500:	4618      	mov	r0, r3
 8017502:	3760      	adds	r7, #96	; 0x60
 8017504:	46bd      	mov	sp, r7
 8017506:	bd80      	pop	{r7, pc}
 8017508:	080170a1 	.word	0x080170a1
 801750c:	080171c7 	.word	0x080171c7
 8017510:	080171fd 	.word	0x080171fd

08017514 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8017514:	b480      	push	{r7}
 8017516:	b089      	sub	sp, #36	; 0x24
 8017518:	af00      	add	r7, sp, #0
 801751a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 801751c:	687b      	ldr	r3, [r7, #4]
 801751e:	681b      	ldr	r3, [r3, #0]
 8017520:	330c      	adds	r3, #12
 8017522:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017524:	68fb      	ldr	r3, [r7, #12]
 8017526:	e853 3f00 	ldrex	r3, [r3]
 801752a:	60bb      	str	r3, [r7, #8]
   return(result);
 801752c:	68bb      	ldr	r3, [r7, #8]
 801752e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8017532:	61fb      	str	r3, [r7, #28]
 8017534:	687b      	ldr	r3, [r7, #4]
 8017536:	681b      	ldr	r3, [r3, #0]
 8017538:	330c      	adds	r3, #12
 801753a:	69fa      	ldr	r2, [r7, #28]
 801753c:	61ba      	str	r2, [r7, #24]
 801753e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017540:	6979      	ldr	r1, [r7, #20]
 8017542:	69ba      	ldr	r2, [r7, #24]
 8017544:	e841 2300 	strex	r3, r2, [r1]
 8017548:	613b      	str	r3, [r7, #16]
   return(result);
 801754a:	693b      	ldr	r3, [r7, #16]
 801754c:	2b00      	cmp	r3, #0
 801754e:	d1e5      	bne.n	801751c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8017550:	687b      	ldr	r3, [r7, #4]
 8017552:	2220      	movs	r2, #32
 8017554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8017558:	bf00      	nop
 801755a:	3724      	adds	r7, #36	; 0x24
 801755c:	46bd      	mov	sp, r7
 801755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017562:	4770      	bx	lr

08017564 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8017564:	b480      	push	{r7}
 8017566:	b095      	sub	sp, #84	; 0x54
 8017568:	af00      	add	r7, sp, #0
 801756a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801756c:	687b      	ldr	r3, [r7, #4]
 801756e:	681b      	ldr	r3, [r3, #0]
 8017570:	330c      	adds	r3, #12
 8017572:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017574:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017576:	e853 3f00 	ldrex	r3, [r3]
 801757a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 801757c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801757e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8017582:	64fb      	str	r3, [r7, #76]	; 0x4c
 8017584:	687b      	ldr	r3, [r7, #4]
 8017586:	681b      	ldr	r3, [r3, #0]
 8017588:	330c      	adds	r3, #12
 801758a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801758c:	643a      	str	r2, [r7, #64]	; 0x40
 801758e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017590:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8017592:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8017594:	e841 2300 	strex	r3, r2, [r1]
 8017598:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 801759a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801759c:	2b00      	cmp	r3, #0
 801759e:	d1e5      	bne.n	801756c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80175a0:	687b      	ldr	r3, [r7, #4]
 80175a2:	681b      	ldr	r3, [r3, #0]
 80175a4:	3314      	adds	r3, #20
 80175a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80175a8:	6a3b      	ldr	r3, [r7, #32]
 80175aa:	e853 3f00 	ldrex	r3, [r3]
 80175ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80175b0:	69fb      	ldr	r3, [r7, #28]
 80175b2:	f023 0301 	bic.w	r3, r3, #1
 80175b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80175b8:	687b      	ldr	r3, [r7, #4]
 80175ba:	681b      	ldr	r3, [r3, #0]
 80175bc:	3314      	adds	r3, #20
 80175be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80175c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80175c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80175c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80175c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80175c8:	e841 2300 	strex	r3, r2, [r1]
 80175cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80175ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80175d0:	2b00      	cmp	r3, #0
 80175d2:	d1e5      	bne.n	80175a0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80175d4:	687b      	ldr	r3, [r7, #4]
 80175d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80175d8:	2b01      	cmp	r3, #1
 80175da:	d119      	bne.n	8017610 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80175dc:	687b      	ldr	r3, [r7, #4]
 80175de:	681b      	ldr	r3, [r3, #0]
 80175e0:	330c      	adds	r3, #12
 80175e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80175e4:	68fb      	ldr	r3, [r7, #12]
 80175e6:	e853 3f00 	ldrex	r3, [r3]
 80175ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80175ec:	68bb      	ldr	r3, [r7, #8]
 80175ee:	f023 0310 	bic.w	r3, r3, #16
 80175f2:	647b      	str	r3, [r7, #68]	; 0x44
 80175f4:	687b      	ldr	r3, [r7, #4]
 80175f6:	681b      	ldr	r3, [r3, #0]
 80175f8:	330c      	adds	r3, #12
 80175fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80175fc:	61ba      	str	r2, [r7, #24]
 80175fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017600:	6979      	ldr	r1, [r7, #20]
 8017602:	69ba      	ldr	r2, [r7, #24]
 8017604:	e841 2300 	strex	r3, r2, [r1]
 8017608:	613b      	str	r3, [r7, #16]
   return(result);
 801760a:	693b      	ldr	r3, [r7, #16]
 801760c:	2b00      	cmp	r3, #0
 801760e:	d1e5      	bne.n	80175dc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8017610:	687b      	ldr	r3, [r7, #4]
 8017612:	2220      	movs	r2, #32
 8017614:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017618:	687b      	ldr	r3, [r7, #4]
 801761a:	2200      	movs	r2, #0
 801761c:	631a      	str	r2, [r3, #48]	; 0x30
}
 801761e:	bf00      	nop
 8017620:	3754      	adds	r7, #84	; 0x54
 8017622:	46bd      	mov	sp, r7
 8017624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017628:	4770      	bx	lr

0801762a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801762a:	b580      	push	{r7, lr}
 801762c:	b084      	sub	sp, #16
 801762e:	af00      	add	r7, sp, #0
 8017630:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8017632:	687b      	ldr	r3, [r7, #4]
 8017634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017636:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8017638:	68fb      	ldr	r3, [r7, #12]
 801763a:	2200      	movs	r2, #0
 801763c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 801763e:	68fb      	ldr	r3, [r7, #12]
 8017640:	2200      	movs	r2, #0
 8017642:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8017644:	68f8      	ldr	r0, [r7, #12]
 8017646:	f7ff fb56 	bl	8016cf6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801764a:	bf00      	nop
 801764c:	3710      	adds	r7, #16
 801764e:	46bd      	mov	sp, r7
 8017650:	bd80      	pop	{r7, pc}

08017652 <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8017652:	b580      	push	{r7, lr}
 8017654:	b084      	sub	sp, #16
 8017656:	af00      	add	r7, sp, #0
 8017658:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801765a:	687b      	ldr	r3, [r7, #4]
 801765c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801765e:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 8017660:	68fb      	ldr	r3, [r7, #12]
 8017662:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017664:	2200      	movs	r2, #0
 8017666:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 8017668:	68fb      	ldr	r3, [r7, #12]
 801766a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801766c:	2b00      	cmp	r3, #0
 801766e:	d004      	beq.n	801767a <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 8017670:	68fb      	ldr	r3, [r7, #12]
 8017672:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017674:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017676:	2b00      	cmp	r3, #0
 8017678:	d117      	bne.n	80176aa <UART_DMATxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 801767a:	68fb      	ldr	r3, [r7, #12]
 801767c:	2200      	movs	r2, #0
 801767e:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8017680:	68fb      	ldr	r3, [r7, #12]
 8017682:	2200      	movs	r2, #0
 8017684:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8017686:	68fb      	ldr	r3, [r7, #12]
 8017688:	2200      	movs	r2, #0
 801768a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 801768c:	68fb      	ldr	r3, [r7, #12]
 801768e:	2220      	movs	r2, #32
 8017690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8017694:	68fb      	ldr	r3, [r7, #12]
 8017696:	2220      	movs	r2, #32
 8017698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801769c:	68fb      	ldr	r3, [r7, #12]
 801769e:	2200      	movs	r2, #0
 80176a0:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 80176a2:	68f8      	ldr	r0, [r7, #12]
 80176a4:	f7ff fb31 	bl	8016d0a <HAL_UART_AbortCpltCallback>
 80176a8:	e000      	b.n	80176ac <UART_DMATxAbortCallback+0x5a>
      return;
 80176aa:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80176ac:	3710      	adds	r7, #16
 80176ae:	46bd      	mov	sp, r7
 80176b0:	bd80      	pop	{r7, pc}

080176b2 <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 80176b2:	b580      	push	{r7, lr}
 80176b4:	b084      	sub	sp, #16
 80176b6:	af00      	add	r7, sp, #0
 80176b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80176ba:	687b      	ldr	r3, [r7, #4]
 80176bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80176be:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 80176c0:	68fb      	ldr	r3, [r7, #12]
 80176c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80176c4:	2200      	movs	r2, #0
 80176c6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 80176c8:	68fb      	ldr	r3, [r7, #12]
 80176ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80176cc:	2b00      	cmp	r3, #0
 80176ce:	d004      	beq.n	80176da <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 80176d0:	68fb      	ldr	r3, [r7, #12]
 80176d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80176d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80176d6:	2b00      	cmp	r3, #0
 80176d8:	d117      	bne.n	801770a <UART_DMARxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 80176da:	68fb      	ldr	r3, [r7, #12]
 80176dc:	2200      	movs	r2, #0
 80176de:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 80176e0:	68fb      	ldr	r3, [r7, #12]
 80176e2:	2200      	movs	r2, #0
 80176e4:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80176e6:	68fb      	ldr	r3, [r7, #12]
 80176e8:	2200      	movs	r2, #0
 80176ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 80176ec:	68fb      	ldr	r3, [r7, #12]
 80176ee:	2220      	movs	r2, #32
 80176f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80176f4:	68fb      	ldr	r3, [r7, #12]
 80176f6:	2220      	movs	r2, #32
 80176f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80176fc:	68fb      	ldr	r3, [r7, #12]
 80176fe:	2200      	movs	r2, #0
 8017700:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8017702:	68f8      	ldr	r0, [r7, #12]
 8017704:	f7ff fb01 	bl	8016d0a <HAL_UART_AbortCpltCallback>
 8017708:	e000      	b.n	801770c <UART_DMARxAbortCallback+0x5a>
      return;
 801770a:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801770c:	3710      	adds	r7, #16
 801770e:	46bd      	mov	sp, r7
 8017710:	bd80      	pop	{r7, pc}

08017712 <UART_DMATxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8017712:	b580      	push	{r7, lr}
 8017714:	b084      	sub	sp, #16
 8017716:	af00      	add	r7, sp, #0
 8017718:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801771a:	687b      	ldr	r3, [r7, #4]
 801771c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801771e:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0x00U;
 8017720:	68fb      	ldr	r3, [r7, #12]
 8017722:	2200      	movs	r2, #0
 8017724:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8017726:	68fb      	ldr	r3, [r7, #12]
 8017728:	2220      	movs	r2, #32
 801772a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 801772e:	68f8      	ldr	r0, [r7, #12]
 8017730:	f7ff faf5 	bl	8016d1e <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8017734:	bf00      	nop
 8017736:	3710      	adds	r7, #16
 8017738:	46bd      	mov	sp, r7
 801773a:	bd80      	pop	{r7, pc}

0801773c <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 801773c:	b580      	push	{r7, lr}
 801773e:	b084      	sub	sp, #16
 8017740:	af00      	add	r7, sp, #0
 8017742:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8017744:	687b      	ldr	r3, [r7, #4]
 8017746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017748:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 801774a:	68fb      	ldr	r3, [r7, #12]
 801774c:	2200      	movs	r2, #0
 801774e:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8017750:	68fb      	ldr	r3, [r7, #12]
 8017752:	2220      	movs	r2, #32
 8017754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017758:	68fb      	ldr	r3, [r7, #12]
 801775a:	2200      	movs	r2, #0
 801775c:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 801775e:	68f8      	ldr	r0, [r7, #12]
 8017760:	f7ff fae7 	bl	8016d32 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8017764:	bf00      	nop
 8017766:	3710      	adds	r7, #16
 8017768:	46bd      	mov	sp, r7
 801776a:	bd80      	pop	{r7, pc}

0801776c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 801776c:	b480      	push	{r7}
 801776e:	b085      	sub	sp, #20
 8017770:	af00      	add	r7, sp, #0
 8017772:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8017774:	687b      	ldr	r3, [r7, #4]
 8017776:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801777a:	b2db      	uxtb	r3, r3
 801777c:	2b21      	cmp	r3, #33	; 0x21
 801777e:	d13e      	bne.n	80177fe <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8017780:	687b      	ldr	r3, [r7, #4]
 8017782:	689b      	ldr	r3, [r3, #8]
 8017784:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8017788:	d114      	bne.n	80177b4 <UART_Transmit_IT+0x48>
 801778a:	687b      	ldr	r3, [r7, #4]
 801778c:	691b      	ldr	r3, [r3, #16]
 801778e:	2b00      	cmp	r3, #0
 8017790:	d110      	bne.n	80177b4 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8017792:	687b      	ldr	r3, [r7, #4]
 8017794:	6a1b      	ldr	r3, [r3, #32]
 8017796:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8017798:	68fb      	ldr	r3, [r7, #12]
 801779a:	881b      	ldrh	r3, [r3, #0]
 801779c:	461a      	mov	r2, r3
 801779e:	687b      	ldr	r3, [r7, #4]
 80177a0:	681b      	ldr	r3, [r3, #0]
 80177a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80177a6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80177a8:	687b      	ldr	r3, [r7, #4]
 80177aa:	6a1b      	ldr	r3, [r3, #32]
 80177ac:	1c9a      	adds	r2, r3, #2
 80177ae:	687b      	ldr	r3, [r7, #4]
 80177b0:	621a      	str	r2, [r3, #32]
 80177b2:	e008      	b.n	80177c6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80177b4:	687b      	ldr	r3, [r7, #4]
 80177b6:	6a1b      	ldr	r3, [r3, #32]
 80177b8:	1c59      	adds	r1, r3, #1
 80177ba:	687a      	ldr	r2, [r7, #4]
 80177bc:	6211      	str	r1, [r2, #32]
 80177be:	781a      	ldrb	r2, [r3, #0]
 80177c0:	687b      	ldr	r3, [r7, #4]
 80177c2:	681b      	ldr	r3, [r3, #0]
 80177c4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80177c6:	687b      	ldr	r3, [r7, #4]
 80177c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80177ca:	b29b      	uxth	r3, r3
 80177cc:	3b01      	subs	r3, #1
 80177ce:	b29b      	uxth	r3, r3
 80177d0:	687a      	ldr	r2, [r7, #4]
 80177d2:	4619      	mov	r1, r3
 80177d4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80177d6:	2b00      	cmp	r3, #0
 80177d8:	d10f      	bne.n	80177fa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80177da:	687b      	ldr	r3, [r7, #4]
 80177dc:	681b      	ldr	r3, [r3, #0]
 80177de:	68da      	ldr	r2, [r3, #12]
 80177e0:	687b      	ldr	r3, [r7, #4]
 80177e2:	681b      	ldr	r3, [r3, #0]
 80177e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80177e8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80177ea:	687b      	ldr	r3, [r7, #4]
 80177ec:	681b      	ldr	r3, [r3, #0]
 80177ee:	68da      	ldr	r2, [r3, #12]
 80177f0:	687b      	ldr	r3, [r7, #4]
 80177f2:	681b      	ldr	r3, [r3, #0]
 80177f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80177f8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80177fa:	2300      	movs	r3, #0
 80177fc:	e000      	b.n	8017800 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80177fe:	2302      	movs	r3, #2
  }
}
 8017800:	4618      	mov	r0, r3
 8017802:	3714      	adds	r7, #20
 8017804:	46bd      	mov	sp, r7
 8017806:	f85d 7b04 	ldr.w	r7, [sp], #4
 801780a:	4770      	bx	lr

0801780c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801780c:	b580      	push	{r7, lr}
 801780e:	b082      	sub	sp, #8
 8017810:	af00      	add	r7, sp, #0
 8017812:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8017814:	687b      	ldr	r3, [r7, #4]
 8017816:	681b      	ldr	r3, [r3, #0]
 8017818:	68da      	ldr	r2, [r3, #12]
 801781a:	687b      	ldr	r3, [r7, #4]
 801781c:	681b      	ldr	r3, [r3, #0]
 801781e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8017822:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8017824:	687b      	ldr	r3, [r7, #4]
 8017826:	2220      	movs	r2, #32
 8017828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801782c:	6878      	ldr	r0, [r7, #4]
 801782e:	f7ff fa44 	bl	8016cba <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8017832:	2300      	movs	r3, #0
}
 8017834:	4618      	mov	r0, r3
 8017836:	3708      	adds	r7, #8
 8017838:	46bd      	mov	sp, r7
 801783a:	bd80      	pop	{r7, pc}

0801783c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 801783c:	b580      	push	{r7, lr}
 801783e:	b08c      	sub	sp, #48	; 0x30
 8017840:	af00      	add	r7, sp, #0
 8017842:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8017844:	687b      	ldr	r3, [r7, #4]
 8017846:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 801784a:	b2db      	uxtb	r3, r3
 801784c:	2b22      	cmp	r3, #34	; 0x22
 801784e:	f040 80ab 	bne.w	80179a8 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8017852:	687b      	ldr	r3, [r7, #4]
 8017854:	689b      	ldr	r3, [r3, #8]
 8017856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801785a:	d117      	bne.n	801788c <UART_Receive_IT+0x50>
 801785c:	687b      	ldr	r3, [r7, #4]
 801785e:	691b      	ldr	r3, [r3, #16]
 8017860:	2b00      	cmp	r3, #0
 8017862:	d113      	bne.n	801788c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8017864:	2300      	movs	r3, #0
 8017866:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8017868:	687b      	ldr	r3, [r7, #4]
 801786a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801786c:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 801786e:	687b      	ldr	r3, [r7, #4]
 8017870:	681b      	ldr	r3, [r3, #0]
 8017872:	685b      	ldr	r3, [r3, #4]
 8017874:	b29b      	uxth	r3, r3
 8017876:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801787a:	b29a      	uxth	r2, r3
 801787c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801787e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8017880:	687b      	ldr	r3, [r7, #4]
 8017882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017884:	1c9a      	adds	r2, r3, #2
 8017886:	687b      	ldr	r3, [r7, #4]
 8017888:	629a      	str	r2, [r3, #40]	; 0x28
 801788a:	e026      	b.n	80178da <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 801788c:	687b      	ldr	r3, [r7, #4]
 801788e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017890:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8017892:	2300      	movs	r3, #0
 8017894:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8017896:	687b      	ldr	r3, [r7, #4]
 8017898:	689b      	ldr	r3, [r3, #8]
 801789a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801789e:	d007      	beq.n	80178b0 <UART_Receive_IT+0x74>
 80178a0:	687b      	ldr	r3, [r7, #4]
 80178a2:	689b      	ldr	r3, [r3, #8]
 80178a4:	2b00      	cmp	r3, #0
 80178a6:	d10a      	bne.n	80178be <UART_Receive_IT+0x82>
 80178a8:	687b      	ldr	r3, [r7, #4]
 80178aa:	691b      	ldr	r3, [r3, #16]
 80178ac:	2b00      	cmp	r3, #0
 80178ae:	d106      	bne.n	80178be <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80178b0:	687b      	ldr	r3, [r7, #4]
 80178b2:	681b      	ldr	r3, [r3, #0]
 80178b4:	685b      	ldr	r3, [r3, #4]
 80178b6:	b2da      	uxtb	r2, r3
 80178b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80178ba:	701a      	strb	r2, [r3, #0]
 80178bc:	e008      	b.n	80178d0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80178be:	687b      	ldr	r3, [r7, #4]
 80178c0:	681b      	ldr	r3, [r3, #0]
 80178c2:	685b      	ldr	r3, [r3, #4]
 80178c4:	b2db      	uxtb	r3, r3
 80178c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80178ca:	b2da      	uxtb	r2, r3
 80178cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80178ce:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80178d0:	687b      	ldr	r3, [r7, #4]
 80178d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80178d4:	1c5a      	adds	r2, r3, #1
 80178d6:	687b      	ldr	r3, [r7, #4]
 80178d8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80178da:	687b      	ldr	r3, [r7, #4]
 80178dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80178de:	b29b      	uxth	r3, r3
 80178e0:	3b01      	subs	r3, #1
 80178e2:	b29b      	uxth	r3, r3
 80178e4:	687a      	ldr	r2, [r7, #4]
 80178e6:	4619      	mov	r1, r3
 80178e8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80178ea:	2b00      	cmp	r3, #0
 80178ec:	d15a      	bne.n	80179a4 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80178ee:	687b      	ldr	r3, [r7, #4]
 80178f0:	681b      	ldr	r3, [r3, #0]
 80178f2:	68da      	ldr	r2, [r3, #12]
 80178f4:	687b      	ldr	r3, [r7, #4]
 80178f6:	681b      	ldr	r3, [r3, #0]
 80178f8:	f022 0220 	bic.w	r2, r2, #32
 80178fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80178fe:	687b      	ldr	r3, [r7, #4]
 8017900:	681b      	ldr	r3, [r3, #0]
 8017902:	68da      	ldr	r2, [r3, #12]
 8017904:	687b      	ldr	r3, [r7, #4]
 8017906:	681b      	ldr	r3, [r3, #0]
 8017908:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 801790c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 801790e:	687b      	ldr	r3, [r7, #4]
 8017910:	681b      	ldr	r3, [r3, #0]
 8017912:	695a      	ldr	r2, [r3, #20]
 8017914:	687b      	ldr	r3, [r7, #4]
 8017916:	681b      	ldr	r3, [r3, #0]
 8017918:	f022 0201 	bic.w	r2, r2, #1
 801791c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801791e:	687b      	ldr	r3, [r7, #4]
 8017920:	2220      	movs	r2, #32
 8017922:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017926:	687b      	ldr	r3, [r7, #4]
 8017928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801792a:	2b01      	cmp	r3, #1
 801792c:	d135      	bne.n	801799a <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801792e:	687b      	ldr	r3, [r7, #4]
 8017930:	2200      	movs	r2, #0
 8017932:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017934:	687b      	ldr	r3, [r7, #4]
 8017936:	681b      	ldr	r3, [r3, #0]
 8017938:	330c      	adds	r3, #12
 801793a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801793c:	697b      	ldr	r3, [r7, #20]
 801793e:	e853 3f00 	ldrex	r3, [r3]
 8017942:	613b      	str	r3, [r7, #16]
   return(result);
 8017944:	693b      	ldr	r3, [r7, #16]
 8017946:	f023 0310 	bic.w	r3, r3, #16
 801794a:	627b      	str	r3, [r7, #36]	; 0x24
 801794c:	687b      	ldr	r3, [r7, #4]
 801794e:	681b      	ldr	r3, [r3, #0]
 8017950:	330c      	adds	r3, #12
 8017952:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017954:	623a      	str	r2, [r7, #32]
 8017956:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017958:	69f9      	ldr	r1, [r7, #28]
 801795a:	6a3a      	ldr	r2, [r7, #32]
 801795c:	e841 2300 	strex	r3, r2, [r1]
 8017960:	61bb      	str	r3, [r7, #24]
   return(result);
 8017962:	69bb      	ldr	r3, [r7, #24]
 8017964:	2b00      	cmp	r3, #0
 8017966:	d1e5      	bne.n	8017934 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8017968:	687b      	ldr	r3, [r7, #4]
 801796a:	681b      	ldr	r3, [r3, #0]
 801796c:	681b      	ldr	r3, [r3, #0]
 801796e:	f003 0310 	and.w	r3, r3, #16
 8017972:	2b10      	cmp	r3, #16
 8017974:	d10a      	bne.n	801798c <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8017976:	2300      	movs	r3, #0
 8017978:	60fb      	str	r3, [r7, #12]
 801797a:	687b      	ldr	r3, [r7, #4]
 801797c:	681b      	ldr	r3, [r3, #0]
 801797e:	681b      	ldr	r3, [r3, #0]
 8017980:	60fb      	str	r3, [r7, #12]
 8017982:	687b      	ldr	r3, [r7, #4]
 8017984:	681b      	ldr	r3, [r3, #0]
 8017986:	685b      	ldr	r3, [r3, #4]
 8017988:	60fb      	str	r3, [r7, #12]
 801798a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801798c:	687b      	ldr	r3, [r7, #4]
 801798e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8017990:	4619      	mov	r1, r3
 8017992:	6878      	ldr	r0, [r7, #4]
 8017994:	f7ff f9d7 	bl	8016d46 <HAL_UARTEx_RxEventCallback>
 8017998:	e002      	b.n	80179a0 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 801799a:	6878      	ldr	r0, [r7, #4]
 801799c:	f7e9 ffb4 	bl	8001908 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80179a0:	2300      	movs	r3, #0
 80179a2:	e002      	b.n	80179aa <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80179a4:	2300      	movs	r3, #0
 80179a6:	e000      	b.n	80179aa <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80179a8:	2302      	movs	r3, #2
  }
}
 80179aa:	4618      	mov	r0, r3
 80179ac:	3730      	adds	r7, #48	; 0x30
 80179ae:	46bd      	mov	sp, r7
 80179b0:	bd80      	pop	{r7, pc}

080179b2 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80179b2:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80179b6:	b0c0      	sub	sp, #256	; 0x100
 80179b8:	af00      	add	r7, sp, #0
 80179ba:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80179be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80179c2:	681b      	ldr	r3, [r3, #0]
 80179c4:	691b      	ldr	r3, [r3, #16]
 80179c6:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80179ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80179ce:	68d9      	ldr	r1, [r3, #12]
 80179d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80179d4:	681a      	ldr	r2, [r3, #0]
 80179d6:	ea40 0301 	orr.w	r3, r0, r1
 80179da:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80179dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80179e0:	689a      	ldr	r2, [r3, #8]
 80179e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80179e6:	691b      	ldr	r3, [r3, #16]
 80179e8:	431a      	orrs	r2, r3
 80179ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80179ee:	695b      	ldr	r3, [r3, #20]
 80179f0:	431a      	orrs	r2, r3
 80179f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80179f6:	69db      	ldr	r3, [r3, #28]
 80179f8:	4313      	orrs	r3, r2
 80179fa:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80179fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8017a02:	681b      	ldr	r3, [r3, #0]
 8017a04:	68db      	ldr	r3, [r3, #12]
 8017a06:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8017a0a:	f021 010c 	bic.w	r1, r1, #12
 8017a0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8017a12:	681a      	ldr	r2, [r3, #0]
 8017a14:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8017a18:	430b      	orrs	r3, r1
 8017a1a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8017a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8017a20:	681b      	ldr	r3, [r3, #0]
 8017a22:	695b      	ldr	r3, [r3, #20]
 8017a24:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8017a28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8017a2c:	6999      	ldr	r1, [r3, #24]
 8017a2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8017a32:	681a      	ldr	r2, [r3, #0]
 8017a34:	ea40 0301 	orr.w	r3, r0, r1
 8017a38:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8017a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8017a3e:	681a      	ldr	r2, [r3, #0]
 8017a40:	4b8e      	ldr	r3, [pc, #568]	; (8017c7c <UART_SetConfig+0x2ca>)
 8017a42:	429a      	cmp	r2, r3
 8017a44:	d005      	beq.n	8017a52 <UART_SetConfig+0xa0>
 8017a46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8017a4a:	681a      	ldr	r2, [r3, #0]
 8017a4c:	4b8c      	ldr	r3, [pc, #560]	; (8017c80 <UART_SetConfig+0x2ce>)
 8017a4e:	429a      	cmp	r2, r3
 8017a50:	d104      	bne.n	8017a5c <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8017a52:	f7fa fa11 	bl	8011e78 <HAL_RCC_GetPCLK2Freq>
 8017a56:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8017a5a:	e003      	b.n	8017a64 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8017a5c:	f7fa f9f8 	bl	8011e50 <HAL_RCC_GetPCLK1Freq>
 8017a60:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8017a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8017a68:	69db      	ldr	r3, [r3, #28]
 8017a6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8017a6e:	f040 810b 	bne.w	8017c88 <UART_SetConfig+0x2d6>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8017a72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8017a76:	2200      	movs	r2, #0
 8017a78:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8017a7c:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8017a80:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8017a84:	4622      	mov	r2, r4
 8017a86:	462b      	mov	r3, r5
 8017a88:	1891      	adds	r1, r2, r2
 8017a8a:	65b9      	str	r1, [r7, #88]	; 0x58
 8017a8c:	415b      	adcs	r3, r3
 8017a8e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8017a90:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8017a94:	4621      	mov	r1, r4
 8017a96:	eb12 0801 	adds.w	r8, r2, r1
 8017a9a:	4629      	mov	r1, r5
 8017a9c:	eb43 0901 	adc.w	r9, r3, r1
 8017aa0:	f04f 0200 	mov.w	r2, #0
 8017aa4:	f04f 0300 	mov.w	r3, #0
 8017aa8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8017aac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8017ab0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8017ab4:	4690      	mov	r8, r2
 8017ab6:	4699      	mov	r9, r3
 8017ab8:	4623      	mov	r3, r4
 8017aba:	eb18 0303 	adds.w	r3, r8, r3
 8017abe:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8017ac2:	462b      	mov	r3, r5
 8017ac4:	eb49 0303 	adc.w	r3, r9, r3
 8017ac8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8017acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8017ad0:	685b      	ldr	r3, [r3, #4]
 8017ad2:	2200      	movs	r2, #0
 8017ad4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8017ad8:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8017adc:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8017ae0:	460b      	mov	r3, r1
 8017ae2:	18db      	adds	r3, r3, r3
 8017ae4:	653b      	str	r3, [r7, #80]	; 0x50
 8017ae6:	4613      	mov	r3, r2
 8017ae8:	eb42 0303 	adc.w	r3, r2, r3
 8017aec:	657b      	str	r3, [r7, #84]	; 0x54
 8017aee:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8017af2:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8017af6:	f001 fabd 	bl	8019074 <__aeabi_uldivmod>
 8017afa:	4602      	mov	r2, r0
 8017afc:	460b      	mov	r3, r1
 8017afe:	4b61      	ldr	r3, [pc, #388]	; (8017c84 <UART_SetConfig+0x2d2>)
 8017b00:	fba3 2302 	umull	r2, r3, r3, r2
 8017b04:	095b      	lsrs	r3, r3, #5
 8017b06:	011c      	lsls	r4, r3, #4
 8017b08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8017b0c:	2200      	movs	r2, #0
 8017b0e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8017b12:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8017b16:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8017b1a:	4642      	mov	r2, r8
 8017b1c:	464b      	mov	r3, r9
 8017b1e:	1891      	adds	r1, r2, r2
 8017b20:	64b9      	str	r1, [r7, #72]	; 0x48
 8017b22:	415b      	adcs	r3, r3
 8017b24:	64fb      	str	r3, [r7, #76]	; 0x4c
 8017b26:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8017b2a:	4641      	mov	r1, r8
 8017b2c:	eb12 0a01 	adds.w	sl, r2, r1
 8017b30:	4649      	mov	r1, r9
 8017b32:	eb43 0b01 	adc.w	fp, r3, r1
 8017b36:	f04f 0200 	mov.w	r2, #0
 8017b3a:	f04f 0300 	mov.w	r3, #0
 8017b3e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8017b42:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8017b46:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8017b4a:	4692      	mov	sl, r2
 8017b4c:	469b      	mov	fp, r3
 8017b4e:	4643      	mov	r3, r8
 8017b50:	eb1a 0303 	adds.w	r3, sl, r3
 8017b54:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8017b58:	464b      	mov	r3, r9
 8017b5a:	eb4b 0303 	adc.w	r3, fp, r3
 8017b5e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8017b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8017b66:	685b      	ldr	r3, [r3, #4]
 8017b68:	2200      	movs	r2, #0
 8017b6a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8017b6e:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8017b72:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8017b76:	460b      	mov	r3, r1
 8017b78:	18db      	adds	r3, r3, r3
 8017b7a:	643b      	str	r3, [r7, #64]	; 0x40
 8017b7c:	4613      	mov	r3, r2
 8017b7e:	eb42 0303 	adc.w	r3, r2, r3
 8017b82:	647b      	str	r3, [r7, #68]	; 0x44
 8017b84:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8017b88:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8017b8c:	f001 fa72 	bl	8019074 <__aeabi_uldivmod>
 8017b90:	4602      	mov	r2, r0
 8017b92:	460b      	mov	r3, r1
 8017b94:	4611      	mov	r1, r2
 8017b96:	4b3b      	ldr	r3, [pc, #236]	; (8017c84 <UART_SetConfig+0x2d2>)
 8017b98:	fba3 2301 	umull	r2, r3, r3, r1
 8017b9c:	095b      	lsrs	r3, r3, #5
 8017b9e:	2264      	movs	r2, #100	; 0x64
 8017ba0:	fb02 f303 	mul.w	r3, r2, r3
 8017ba4:	1acb      	subs	r3, r1, r3
 8017ba6:	00db      	lsls	r3, r3, #3
 8017ba8:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8017bac:	4b35      	ldr	r3, [pc, #212]	; (8017c84 <UART_SetConfig+0x2d2>)
 8017bae:	fba3 2302 	umull	r2, r3, r3, r2
 8017bb2:	095b      	lsrs	r3, r3, #5
 8017bb4:	005b      	lsls	r3, r3, #1
 8017bb6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8017bba:	441c      	add	r4, r3
 8017bbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8017bc0:	2200      	movs	r2, #0
 8017bc2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8017bc6:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8017bca:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8017bce:	4642      	mov	r2, r8
 8017bd0:	464b      	mov	r3, r9
 8017bd2:	1891      	adds	r1, r2, r2
 8017bd4:	63b9      	str	r1, [r7, #56]	; 0x38
 8017bd6:	415b      	adcs	r3, r3
 8017bd8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8017bda:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8017bde:	4641      	mov	r1, r8
 8017be0:	1851      	adds	r1, r2, r1
 8017be2:	6339      	str	r1, [r7, #48]	; 0x30
 8017be4:	4649      	mov	r1, r9
 8017be6:	414b      	adcs	r3, r1
 8017be8:	637b      	str	r3, [r7, #52]	; 0x34
 8017bea:	f04f 0200 	mov.w	r2, #0
 8017bee:	f04f 0300 	mov.w	r3, #0
 8017bf2:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8017bf6:	4659      	mov	r1, fp
 8017bf8:	00cb      	lsls	r3, r1, #3
 8017bfa:	4651      	mov	r1, sl
 8017bfc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8017c00:	4651      	mov	r1, sl
 8017c02:	00ca      	lsls	r2, r1, #3
 8017c04:	4610      	mov	r0, r2
 8017c06:	4619      	mov	r1, r3
 8017c08:	4603      	mov	r3, r0
 8017c0a:	4642      	mov	r2, r8
 8017c0c:	189b      	adds	r3, r3, r2
 8017c0e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8017c12:	464b      	mov	r3, r9
 8017c14:	460a      	mov	r2, r1
 8017c16:	eb42 0303 	adc.w	r3, r2, r3
 8017c1a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8017c1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8017c22:	685b      	ldr	r3, [r3, #4]
 8017c24:	2200      	movs	r2, #0
 8017c26:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8017c2a:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8017c2e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8017c32:	460b      	mov	r3, r1
 8017c34:	18db      	adds	r3, r3, r3
 8017c36:	62bb      	str	r3, [r7, #40]	; 0x28
 8017c38:	4613      	mov	r3, r2
 8017c3a:	eb42 0303 	adc.w	r3, r2, r3
 8017c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8017c40:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8017c44:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8017c48:	f001 fa14 	bl	8019074 <__aeabi_uldivmod>
 8017c4c:	4602      	mov	r2, r0
 8017c4e:	460b      	mov	r3, r1
 8017c50:	4b0c      	ldr	r3, [pc, #48]	; (8017c84 <UART_SetConfig+0x2d2>)
 8017c52:	fba3 1302 	umull	r1, r3, r3, r2
 8017c56:	095b      	lsrs	r3, r3, #5
 8017c58:	2164      	movs	r1, #100	; 0x64
 8017c5a:	fb01 f303 	mul.w	r3, r1, r3
 8017c5e:	1ad3      	subs	r3, r2, r3
 8017c60:	00db      	lsls	r3, r3, #3
 8017c62:	3332      	adds	r3, #50	; 0x32
 8017c64:	4a07      	ldr	r2, [pc, #28]	; (8017c84 <UART_SetConfig+0x2d2>)
 8017c66:	fba2 2303 	umull	r2, r3, r2, r3
 8017c6a:	095b      	lsrs	r3, r3, #5
 8017c6c:	f003 0207 	and.w	r2, r3, #7
 8017c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8017c74:	681b      	ldr	r3, [r3, #0]
 8017c76:	4422      	add	r2, r4
 8017c78:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8017c7a:	e104      	b.n	8017e86 <UART_SetConfig+0x4d4>
 8017c7c:	40011000 	.word	0x40011000
 8017c80:	40011400 	.word	0x40011400
 8017c84:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8017c88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8017c8c:	2200      	movs	r2, #0
 8017c8e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8017c92:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8017c96:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8017c9a:	4642      	mov	r2, r8
 8017c9c:	464b      	mov	r3, r9
 8017c9e:	1891      	adds	r1, r2, r2
 8017ca0:	6239      	str	r1, [r7, #32]
 8017ca2:	415b      	adcs	r3, r3
 8017ca4:	627b      	str	r3, [r7, #36]	; 0x24
 8017ca6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8017caa:	4641      	mov	r1, r8
 8017cac:	1854      	adds	r4, r2, r1
 8017cae:	4649      	mov	r1, r9
 8017cb0:	eb43 0501 	adc.w	r5, r3, r1
 8017cb4:	f04f 0200 	mov.w	r2, #0
 8017cb8:	f04f 0300 	mov.w	r3, #0
 8017cbc:	00eb      	lsls	r3, r5, #3
 8017cbe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8017cc2:	00e2      	lsls	r2, r4, #3
 8017cc4:	4614      	mov	r4, r2
 8017cc6:	461d      	mov	r5, r3
 8017cc8:	4643      	mov	r3, r8
 8017cca:	18e3      	adds	r3, r4, r3
 8017ccc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8017cd0:	464b      	mov	r3, r9
 8017cd2:	eb45 0303 	adc.w	r3, r5, r3
 8017cd6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8017cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8017cde:	685b      	ldr	r3, [r3, #4]
 8017ce0:	2200      	movs	r2, #0
 8017ce2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8017ce6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8017cea:	f04f 0200 	mov.w	r2, #0
 8017cee:	f04f 0300 	mov.w	r3, #0
 8017cf2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8017cf6:	4629      	mov	r1, r5
 8017cf8:	008b      	lsls	r3, r1, #2
 8017cfa:	4621      	mov	r1, r4
 8017cfc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8017d00:	4621      	mov	r1, r4
 8017d02:	008a      	lsls	r2, r1, #2
 8017d04:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8017d08:	f001 f9b4 	bl	8019074 <__aeabi_uldivmod>
 8017d0c:	4602      	mov	r2, r0
 8017d0e:	460b      	mov	r3, r1
 8017d10:	4b60      	ldr	r3, [pc, #384]	; (8017e94 <UART_SetConfig+0x4e2>)
 8017d12:	fba3 2302 	umull	r2, r3, r3, r2
 8017d16:	095b      	lsrs	r3, r3, #5
 8017d18:	011c      	lsls	r4, r3, #4
 8017d1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8017d1e:	2200      	movs	r2, #0
 8017d20:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8017d24:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8017d28:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8017d2c:	4642      	mov	r2, r8
 8017d2e:	464b      	mov	r3, r9
 8017d30:	1891      	adds	r1, r2, r2
 8017d32:	61b9      	str	r1, [r7, #24]
 8017d34:	415b      	adcs	r3, r3
 8017d36:	61fb      	str	r3, [r7, #28]
 8017d38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8017d3c:	4641      	mov	r1, r8
 8017d3e:	1851      	adds	r1, r2, r1
 8017d40:	6139      	str	r1, [r7, #16]
 8017d42:	4649      	mov	r1, r9
 8017d44:	414b      	adcs	r3, r1
 8017d46:	617b      	str	r3, [r7, #20]
 8017d48:	f04f 0200 	mov.w	r2, #0
 8017d4c:	f04f 0300 	mov.w	r3, #0
 8017d50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8017d54:	4659      	mov	r1, fp
 8017d56:	00cb      	lsls	r3, r1, #3
 8017d58:	4651      	mov	r1, sl
 8017d5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8017d5e:	4651      	mov	r1, sl
 8017d60:	00ca      	lsls	r2, r1, #3
 8017d62:	4610      	mov	r0, r2
 8017d64:	4619      	mov	r1, r3
 8017d66:	4603      	mov	r3, r0
 8017d68:	4642      	mov	r2, r8
 8017d6a:	189b      	adds	r3, r3, r2
 8017d6c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8017d70:	464b      	mov	r3, r9
 8017d72:	460a      	mov	r2, r1
 8017d74:	eb42 0303 	adc.w	r3, r2, r3
 8017d78:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8017d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8017d80:	685b      	ldr	r3, [r3, #4]
 8017d82:	2200      	movs	r2, #0
 8017d84:	67bb      	str	r3, [r7, #120]	; 0x78
 8017d86:	67fa      	str	r2, [r7, #124]	; 0x7c
 8017d88:	f04f 0200 	mov.w	r2, #0
 8017d8c:	f04f 0300 	mov.w	r3, #0
 8017d90:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8017d94:	4649      	mov	r1, r9
 8017d96:	008b      	lsls	r3, r1, #2
 8017d98:	4641      	mov	r1, r8
 8017d9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8017d9e:	4641      	mov	r1, r8
 8017da0:	008a      	lsls	r2, r1, #2
 8017da2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8017da6:	f001 f965 	bl	8019074 <__aeabi_uldivmod>
 8017daa:	4602      	mov	r2, r0
 8017dac:	460b      	mov	r3, r1
 8017dae:	4b39      	ldr	r3, [pc, #228]	; (8017e94 <UART_SetConfig+0x4e2>)
 8017db0:	fba3 1302 	umull	r1, r3, r3, r2
 8017db4:	095b      	lsrs	r3, r3, #5
 8017db6:	2164      	movs	r1, #100	; 0x64
 8017db8:	fb01 f303 	mul.w	r3, r1, r3
 8017dbc:	1ad3      	subs	r3, r2, r3
 8017dbe:	011b      	lsls	r3, r3, #4
 8017dc0:	3332      	adds	r3, #50	; 0x32
 8017dc2:	4a34      	ldr	r2, [pc, #208]	; (8017e94 <UART_SetConfig+0x4e2>)
 8017dc4:	fba2 2303 	umull	r2, r3, r2, r3
 8017dc8:	095b      	lsrs	r3, r3, #5
 8017dca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017dce:	441c      	add	r4, r3
 8017dd0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8017dd4:	2200      	movs	r2, #0
 8017dd6:	673b      	str	r3, [r7, #112]	; 0x70
 8017dd8:	677a      	str	r2, [r7, #116]	; 0x74
 8017dda:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8017dde:	4642      	mov	r2, r8
 8017de0:	464b      	mov	r3, r9
 8017de2:	1891      	adds	r1, r2, r2
 8017de4:	60b9      	str	r1, [r7, #8]
 8017de6:	415b      	adcs	r3, r3
 8017de8:	60fb      	str	r3, [r7, #12]
 8017dea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8017dee:	4641      	mov	r1, r8
 8017df0:	1851      	adds	r1, r2, r1
 8017df2:	6039      	str	r1, [r7, #0]
 8017df4:	4649      	mov	r1, r9
 8017df6:	414b      	adcs	r3, r1
 8017df8:	607b      	str	r3, [r7, #4]
 8017dfa:	f04f 0200 	mov.w	r2, #0
 8017dfe:	f04f 0300 	mov.w	r3, #0
 8017e02:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8017e06:	4659      	mov	r1, fp
 8017e08:	00cb      	lsls	r3, r1, #3
 8017e0a:	4651      	mov	r1, sl
 8017e0c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8017e10:	4651      	mov	r1, sl
 8017e12:	00ca      	lsls	r2, r1, #3
 8017e14:	4610      	mov	r0, r2
 8017e16:	4619      	mov	r1, r3
 8017e18:	4603      	mov	r3, r0
 8017e1a:	4642      	mov	r2, r8
 8017e1c:	189b      	adds	r3, r3, r2
 8017e1e:	66bb      	str	r3, [r7, #104]	; 0x68
 8017e20:	464b      	mov	r3, r9
 8017e22:	460a      	mov	r2, r1
 8017e24:	eb42 0303 	adc.w	r3, r2, r3
 8017e28:	66fb      	str	r3, [r7, #108]	; 0x6c
 8017e2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8017e2e:	685b      	ldr	r3, [r3, #4]
 8017e30:	2200      	movs	r2, #0
 8017e32:	663b      	str	r3, [r7, #96]	; 0x60
 8017e34:	667a      	str	r2, [r7, #100]	; 0x64
 8017e36:	f04f 0200 	mov.w	r2, #0
 8017e3a:	f04f 0300 	mov.w	r3, #0
 8017e3e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8017e42:	4649      	mov	r1, r9
 8017e44:	008b      	lsls	r3, r1, #2
 8017e46:	4641      	mov	r1, r8
 8017e48:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8017e4c:	4641      	mov	r1, r8
 8017e4e:	008a      	lsls	r2, r1, #2
 8017e50:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8017e54:	f001 f90e 	bl	8019074 <__aeabi_uldivmod>
 8017e58:	4602      	mov	r2, r0
 8017e5a:	460b      	mov	r3, r1
 8017e5c:	4b0d      	ldr	r3, [pc, #52]	; (8017e94 <UART_SetConfig+0x4e2>)
 8017e5e:	fba3 1302 	umull	r1, r3, r3, r2
 8017e62:	095b      	lsrs	r3, r3, #5
 8017e64:	2164      	movs	r1, #100	; 0x64
 8017e66:	fb01 f303 	mul.w	r3, r1, r3
 8017e6a:	1ad3      	subs	r3, r2, r3
 8017e6c:	011b      	lsls	r3, r3, #4
 8017e6e:	3332      	adds	r3, #50	; 0x32
 8017e70:	4a08      	ldr	r2, [pc, #32]	; (8017e94 <UART_SetConfig+0x4e2>)
 8017e72:	fba2 2303 	umull	r2, r3, r2, r3
 8017e76:	095b      	lsrs	r3, r3, #5
 8017e78:	f003 020f 	and.w	r2, r3, #15
 8017e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8017e80:	681b      	ldr	r3, [r3, #0]
 8017e82:	4422      	add	r2, r4
 8017e84:	609a      	str	r2, [r3, #8]
}
 8017e86:	bf00      	nop
 8017e88:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8017e8c:	46bd      	mov	sp, r7
 8017e8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8017e92:	bf00      	nop
 8017e94:	51eb851f 	.word	0x51eb851f

08017e98 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8017e98:	b480      	push	{r7}
 8017e9a:	b085      	sub	sp, #20
 8017e9c:	af00      	add	r7, sp, #0
 8017e9e:	6078      	str	r0, [r7, #4]
 8017ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8017ea2:	2300      	movs	r3, #0
 8017ea4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8017ea6:	683b      	ldr	r3, [r7, #0]
 8017ea8:	681a      	ldr	r2, [r3, #0]
 8017eaa:	687b      	ldr	r3, [r7, #4]
 8017eac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017eb0:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8017eb2:	68fa      	ldr	r2, [r7, #12]
 8017eb4:	4b20      	ldr	r3, [pc, #128]	; (8017f38 <FSMC_NORSRAM_Init+0xa0>)
 8017eb6:	4013      	ands	r3, r2
 8017eb8:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8017eba:	683b      	ldr	r3, [r7, #0]
 8017ebc:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8017ebe:	683b      	ldr	r3, [r7, #0]
 8017ec0:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8017ec2:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8017ec4:	683b      	ldr	r3, [r7, #0]
 8017ec6:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8017ec8:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8017eca:	683b      	ldr	r3, [r7, #0]
 8017ecc:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8017ece:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8017ed0:	683b      	ldr	r3, [r7, #0]
 8017ed2:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8017ed4:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8017ed6:	683b      	ldr	r3, [r7, #0]
 8017ed8:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8017eda:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8017edc:	683b      	ldr	r3, [r7, #0]
 8017ede:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8017ee0:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8017ee2:	683b      	ldr	r3, [r7, #0]
 8017ee4:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8017ee6:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8017ee8:	683b      	ldr	r3, [r7, #0]
 8017eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8017eec:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8017eee:	683b      	ldr	r3, [r7, #0]
 8017ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8017ef2:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8017ef4:	683b      	ldr	r3, [r7, #0]
 8017ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8017ef8:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8017efa:	683b      	ldr	r3, [r7, #0]
 8017efc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8017efe:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8017f00:	683b      	ldr	r3, [r7, #0]
 8017f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8017f04:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8017f06:	68fa      	ldr	r2, [r7, #12]
 8017f08:	4313      	orrs	r3, r2
 8017f0a:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8017f0c:	683b      	ldr	r3, [r7, #0]
 8017f0e:	689b      	ldr	r3, [r3, #8]
 8017f10:	2b08      	cmp	r3, #8
 8017f12:	d103      	bne.n	8017f1c <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8017f14:	68fb      	ldr	r3, [r7, #12]
 8017f16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017f1a:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8017f1c:	683b      	ldr	r3, [r7, #0]
 8017f1e:	681a      	ldr	r2, [r3, #0]
 8017f20:	687b      	ldr	r3, [r7, #4]
 8017f22:	68f9      	ldr	r1, [r7, #12]
 8017f24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8017f28:	2300      	movs	r3, #0
}
 8017f2a:	4618      	mov	r0, r3
 8017f2c:	3714      	adds	r7, #20
 8017f2e:	46bd      	mov	sp, r7
 8017f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f34:	4770      	bx	lr
 8017f36:	bf00      	nop
 8017f38:	fff00080 	.word	0xfff00080

08017f3c <FSMC_NORSRAM_DeInit>:
  * @param  ExDevice Pointer to NORSRAM extended mode device instance  
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_DeInit(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)
{
 8017f3c:	b480      	push	{r7}
 8017f3e:	b085      	sub	sp, #20
 8017f40:	af00      	add	r7, sp, #0
 8017f42:	60f8      	str	r0, [r7, #12]
 8017f44:	60b9      	str	r1, [r7, #8]
 8017f46:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
  assert_param(IS_FSMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Disable the FSMC_NORSRAM device */
  __FSMC_NORSRAM_DISABLE(Device, Bank);
 8017f48:	68fb      	ldr	r3, [r7, #12]
 8017f4a:	687a      	ldr	r2, [r7, #4]
 8017f4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017f50:	f023 0101 	bic.w	r1, r3, #1
 8017f54:	68fb      	ldr	r3, [r7, #12]
 8017f56:	687a      	ldr	r2, [r7, #4]
 8017f58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  /* De-initialize the FSMC_NORSRAM device */
  /* FSMC_NORSRAM_BANK1 */
  if(Bank == FSMC_NORSRAM_BANK1)
 8017f5c:	687b      	ldr	r3, [r7, #4]
 8017f5e:	2b00      	cmp	r3, #0
 8017f60:	d106      	bne.n	8017f70 <FSMC_NORSRAM_DeInit+0x34>
  {
    Device->BTCR[Bank] = 0x000030DBU;    
 8017f62:	68fb      	ldr	r3, [r7, #12]
 8017f64:	687a      	ldr	r2, [r7, #4]
 8017f66:	f243 01db 	movw	r1, #12507	; 0x30db
 8017f6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8017f6e:	e005      	b.n	8017f7c <FSMC_NORSRAM_DeInit+0x40>
  }
  /* FSMC_NORSRAM_BANK2, FSMC_NORSRAM_BANK3 or FSMC_NORSRAM_BANK4 */
  else
  {   
    Device->BTCR[Bank] = 0x000030D2U; 
 8017f70:	68fb      	ldr	r3, [r7, #12]
 8017f72:	687a      	ldr	r2, [r7, #4]
 8017f74:	f243 01d2 	movw	r1, #12498	; 0x30d2
 8017f78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  
  Device->BTCR[Bank + 1U] = 0x0FFFFFFFU;
 8017f7c:	687b      	ldr	r3, [r7, #4]
 8017f7e:	1c5a      	adds	r2, r3, #1
 8017f80:	68fb      	ldr	r3, [r7, #12]
 8017f82:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8017f86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  ExDevice->BWTR[Bank]    = 0x0FFFFFFFU;
 8017f8a:	68bb      	ldr	r3, [r7, #8]
 8017f8c:	687a      	ldr	r2, [r7, #4]
 8017f8e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8017f92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   
  return HAL_OK;
 8017f96:	2300      	movs	r3, #0
}
 8017f98:	4618      	mov	r0, r3
 8017f9a:	3714      	adds	r7, #20
 8017f9c:	46bd      	mov	sp, r7
 8017f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fa2:	4770      	bx	lr

08017fa4 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8017fa4:	b480      	push	{r7}
 8017fa6:	b087      	sub	sp, #28
 8017fa8:	af00      	add	r7, sp, #0
 8017faa:	60f8      	str	r0, [r7, #12]
 8017fac:	60b9      	str	r1, [r7, #8]
 8017fae:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8017fb0:	2300      	movs	r3, #0
 8017fb2:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8017fb4:	687b      	ldr	r3, [r7, #4]
 8017fb6:	1c5a      	adds	r2, r3, #1
 8017fb8:	68fb      	ldr	r3, [r7, #12]
 8017fba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017fbe:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8017fc0:	697b      	ldr	r3, [r7, #20]
 8017fc2:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8017fc6:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8017fc8:	68bb      	ldr	r3, [r7, #8]
 8017fca:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8017fcc:	68bb      	ldr	r3, [r7, #8]
 8017fce:	685b      	ldr	r3, [r3, #4]
 8017fd0:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8017fd2:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8017fd4:	68bb      	ldr	r3, [r7, #8]
 8017fd6:	689b      	ldr	r3, [r3, #8]
 8017fd8:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8017fda:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8017fdc:	68bb      	ldr	r3, [r7, #8]
 8017fde:	68db      	ldr	r3, [r3, #12]
 8017fe0:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8017fe2:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8017fe4:	68bb      	ldr	r3, [r7, #8]
 8017fe6:	691b      	ldr	r3, [r3, #16]
 8017fe8:	3b01      	subs	r3, #1
 8017fea:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8017fec:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8017fee:	68bb      	ldr	r3, [r7, #8]
 8017ff0:	695b      	ldr	r3, [r3, #20]
 8017ff2:	3b02      	subs	r3, #2
 8017ff4:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8017ff6:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8017ff8:	68bb      	ldr	r3, [r7, #8]
 8017ffa:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8017ffc:	4313      	orrs	r3, r2
 8017ffe:	697a      	ldr	r2, [r7, #20]
 8018000:	4313      	orrs	r3, r2
 8018002:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8018004:	687b      	ldr	r3, [r7, #4]
 8018006:	1c5a      	adds	r2, r3, #1
 8018008:	68fb      	ldr	r3, [r7, #12]
 801800a:	6979      	ldr	r1, [r7, #20]
 801800c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8018010:	2300      	movs	r3, #0
}
 8018012:	4618      	mov	r0, r3
 8018014:	371c      	adds	r7, #28
 8018016:	46bd      	mov	sp, r7
 8018018:	f85d 7b04 	ldr.w	r7, [sp], #4
 801801c:	4770      	bx	lr

0801801e <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 801801e:	b480      	push	{r7}
 8018020:	b087      	sub	sp, #28
 8018022:	af00      	add	r7, sp, #0
 8018024:	60f8      	str	r0, [r7, #12]
 8018026:	60b9      	str	r1, [r7, #8]
 8018028:	607a      	str	r2, [r7, #4]
 801802a:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 801802c:	2300      	movs	r3, #0
 801802e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8018030:	683b      	ldr	r3, [r7, #0]
 8018032:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8018036:	d122      	bne.n	801807e <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8018038:	68fb      	ldr	r3, [r7, #12]
 801803a:	687a      	ldr	r2, [r7, #4]
 801803c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8018040:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8018042:	697a      	ldr	r2, [r7, #20]
 8018044:	4b14      	ldr	r3, [pc, #80]	; (8018098 <FSMC_NORSRAM_Extended_Timing_Init+0x7a>)
 8018046:	4013      	ands	r3, r2
 8018048:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 801804a:	68bb      	ldr	r3, [r7, #8]
 801804c:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 801804e:	68bb      	ldr	r3, [r7, #8]
 8018050:	685b      	ldr	r3, [r3, #4]
 8018052:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8018054:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8018056:	68bb      	ldr	r3, [r7, #8]
 8018058:	689b      	ldr	r3, [r3, #8]
 801805a:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 801805c:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 801805e:	68bb      	ldr	r3, [r7, #8]
 8018060:	68db      	ldr	r3, [r3, #12]
 8018062:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8018064:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8018066:	68bb      	ldr	r3, [r7, #8]
 8018068:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 801806a:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 801806c:	697a      	ldr	r2, [r7, #20]
 801806e:	4313      	orrs	r3, r2
 8018070:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8018072:	68fb      	ldr	r3, [r7, #12]
 8018074:	687a      	ldr	r2, [r7, #4]
 8018076:	6979      	ldr	r1, [r7, #20]
 8018078:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801807c:	e005      	b.n	801808a <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 801807e:	68fb      	ldr	r3, [r7, #12]
 8018080:	687a      	ldr	r2, [r7, #4]
 8018082:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8018086:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 801808a:	2300      	movs	r3, #0
}
 801808c:	4618      	mov	r0, r3
 801808e:	371c      	adds	r7, #28
 8018090:	46bd      	mov	sp, r7
 8018092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018096:	4770      	bx	lr
 8018098:	cff00000 	.word	0xcff00000

0801809c <FSMC_NORSRAM_WriteOperation_Enable>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Bank NORSRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_WriteOperation_Enable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank)
{
 801809c:	b480      	push	{r7}
 801809e:	b083      	sub	sp, #12
 80180a0:	af00      	add	r7, sp, #0
 80180a2:	6078      	str	r0, [r7, #4]
 80180a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Enable write operation */
  Device->BTCR[Bank] |= FSMC_WRITE_OPERATION_ENABLE; 
 80180a6:	687b      	ldr	r3, [r7, #4]
 80180a8:	683a      	ldr	r2, [r7, #0]
 80180aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80180ae:	f443 5180 	orr.w	r1, r3, #4096	; 0x1000
 80180b2:	687b      	ldr	r3, [r7, #4]
 80180b4:	683a      	ldr	r2, [r7, #0]
 80180b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  return HAL_OK;  
 80180ba:	2300      	movs	r3, #0
}
 80180bc:	4618      	mov	r0, r3
 80180be:	370c      	adds	r7, #12
 80180c0:	46bd      	mov	sp, r7
 80180c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180c6:	4770      	bx	lr

080180c8 <FSMC_NORSRAM_WriteOperation_Disable>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Bank NORSRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_WriteOperation_Disable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank)
{
 80180c8:	b480      	push	{r7}
 80180ca:	b083      	sub	sp, #12
 80180cc:	af00      	add	r7, sp, #0
 80180ce:	6078      	str	r0, [r7, #4]
 80180d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_NORSRAM_DEVICE(Device));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Disable write operation */
  Device->BTCR[Bank] &= ~FSMC_WRITE_OPERATION_ENABLE; 
 80180d2:	687b      	ldr	r3, [r7, #4]
 80180d4:	683a      	ldr	r2, [r7, #0]
 80180d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80180da:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80180de:	687b      	ldr	r3, [r7, #4]
 80180e0:	683a      	ldr	r2, [r7, #0]
 80180e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  return HAL_OK;  
 80180e6:	2300      	movs	r3, #0
}
 80180e8:	4618      	mov	r0, r3
 80180ea:	370c      	adds	r7, #12
 80180ec:	46bd      	mov	sp, r7
 80180ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180f2:	4770      	bx	lr

080180f4 <FSMC_NAND_Init>:
  * @param  Device Pointer to NAND device instance
  * @param  Init Pointer to NAND Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_InitTypeDef *Init)
{
 80180f4:	b480      	push	{r7}
 80180f6:	b085      	sub	sp, #20
 80180f8:	af00      	add	r7, sp, #0
 80180fa:	6078      	str	r0, [r7, #4]
 80180fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpr  = 0U; 
 80180fe:	2300      	movs	r3, #0
 8018100:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_ECC_STATE(Init->EccComputation));
  assert_param(IS_FSMC_ECCPAGE_SIZE(Init->ECCPageSize));
  assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime));
  assert_param(IS_FSMC_TAR_TIME(Init->TARSetupTime));   

    if(Init->NandBank == FSMC_NAND_BANK2)
 8018102:	683b      	ldr	r3, [r7, #0]
 8018104:	681b      	ldr	r3, [r3, #0]
 8018106:	2b10      	cmp	r3, #16
 8018108:	d103      	bne.n	8018112 <FSMC_NAND_Init+0x1e>
  {
    /* Get the NAND bank 2 register value */
    tmpr = Device->PCR2;
 801810a:	687b      	ldr	r3, [r7, #4]
 801810c:	681b      	ldr	r3, [r3, #0]
 801810e:	60fb      	str	r3, [r7, #12]
 8018110:	e002      	b.n	8018118 <FSMC_NAND_Init+0x24>
  }
  else
  {
    /* Get the NAND bank 3 register value */
    tmpr = Device->PCR3;
 8018112:	687b      	ldr	r3, [r7, #4]
 8018114:	6a1b      	ldr	r3, [r3, #32]
 8018116:	60fb      	str	r3, [r7, #12]
  }
  
  /* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */
  tmpr &= ((uint32_t)~(FSMC_PCR2_PWAITEN  | FSMC_PCR2_PBKEN | FSMC_PCR2_PTYP | \
 8018118:	68fa      	ldr	r2, [r7, #12]
 801811a:	4b16      	ldr	r3, [pc, #88]	; (8018174 <FSMC_NAND_Init+0x80>)
 801811c:	4013      	ands	r3, r2
 801811e:	60fb      	str	r3, [r7, #12]
                       FSMC_PCR2_PWID | FSMC_PCR2_ECCEN | FSMC_PCR2_TCLR | \
                       FSMC_PCR2_TAR | FSMC_PCR2_ECCPS));  
  
  /* Set NAND device control parameters */
  tmpr |= (uint32_t)(Init->Waitfeature                |\
 8018120:	683b      	ldr	r3, [r7, #0]
 8018122:	685a      	ldr	r2, [r3, #4]
                     FSMC_PCR_MEMORY_TYPE_NAND        |\
                     Init->MemoryDataWidth            |\
 8018124:	683b      	ldr	r3, [r7, #0]
 8018126:	689b      	ldr	r3, [r3, #8]
                     FSMC_PCR_MEMORY_TYPE_NAND        |\
 8018128:	431a      	orrs	r2, r3
                     Init->EccComputation             |\
 801812a:	683b      	ldr	r3, [r7, #0]
 801812c:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryDataWidth            |\
 801812e:	431a      	orrs	r2, r3
                     Init->ECCPageSize                |\
 8018130:	683b      	ldr	r3, [r7, #0]
 8018132:	691b      	ldr	r3, [r3, #16]
                     Init->EccComputation             |\
 8018134:	431a      	orrs	r2, r3
                     ((Init->TCLRSetupTime) << 9U)    |\
 8018136:	683b      	ldr	r3, [r7, #0]
 8018138:	695b      	ldr	r3, [r3, #20]
 801813a:	025b      	lsls	r3, r3, #9
                     Init->ECCPageSize                |\
 801813c:	431a      	orrs	r2, r3
                     ((Init->TARSetupTime) << 13U));   
 801813e:	683b      	ldr	r3, [r7, #0]
 8018140:	699b      	ldr	r3, [r3, #24]
 8018142:	035b      	lsls	r3, r3, #13
  tmpr |= (uint32_t)(Init->Waitfeature                |\
 8018144:	431a      	orrs	r2, r3
 8018146:	68fb      	ldr	r3, [r7, #12]
 8018148:	4313      	orrs	r3, r2
 801814a:	f043 0308 	orr.w	r3, r3, #8
 801814e:	60fb      	str	r3, [r7, #12]
  
  if(Init->NandBank == FSMC_NAND_BANK2)
 8018150:	683b      	ldr	r3, [r7, #0]
 8018152:	681b      	ldr	r3, [r3, #0]
 8018154:	2b10      	cmp	r3, #16
 8018156:	d103      	bne.n	8018160 <FSMC_NAND_Init+0x6c>
  {
    /* NAND bank 2 registers configuration */
    Device->PCR2  = tmpr;
 8018158:	687b      	ldr	r3, [r7, #4]
 801815a:	68fa      	ldr	r2, [r7, #12]
 801815c:	601a      	str	r2, [r3, #0]
 801815e:	e002      	b.n	8018166 <FSMC_NAND_Init+0x72>
  }
  else
  {
    /* NAND bank 3 registers configuration */
    Device->PCR3  = tmpr;
 8018160:	687b      	ldr	r3, [r7, #4]
 8018162:	68fa      	ldr	r2, [r7, #12]
 8018164:	621a      	str	r2, [r3, #32]
  }
  
  return HAL_OK;
 8018166:	2300      	movs	r3, #0
}
 8018168:	4618      	mov	r0, r3
 801816a:	3714      	adds	r7, #20
 801816c:	46bd      	mov	sp, r7
 801816e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018172:	4770      	bx	lr
 8018174:	fff00181 	.word	0xfff00181

08018178 <FSMC_NAND_CommonSpace_Timing_Init>:
  * @param  Timing Pointer to NAND timing structure
  * @param  Bank NAND bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_CommonSpace_Timing_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 8018178:	b480      	push	{r7}
 801817a:	b087      	sub	sp, #28
 801817c:	af00      	add	r7, sp, #0
 801817e:	60f8      	str	r0, [r7, #12]
 8018180:	60b9      	str	r1, [r7, #8]
 8018182:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;  
 8018184:	2300      	movs	r3, #0
 8018186:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_SETUP_TIME(Timing->SetupTime));
  assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
  
  if(Bank == FSMC_NAND_BANK2)
 8018188:	687b      	ldr	r3, [r7, #4]
 801818a:	2b10      	cmp	r3, #16
 801818c:	d103      	bne.n	8018196 <FSMC_NAND_CommonSpace_Timing_Init+0x1e>
  {
    /* Get the NAND bank 2 register value */
    tmpr = Device->PMEM2;
 801818e:	68fb      	ldr	r3, [r7, #12]
 8018190:	689b      	ldr	r3, [r3, #8]
 8018192:	617b      	str	r3, [r7, #20]
 8018194:	e002      	b.n	801819c <FSMC_NAND_CommonSpace_Timing_Init+0x24>
  }
  else
  {
    /* Get the NAND bank 3 register value */
    tmpr = Device->PMEM3;
 8018196:	68fb      	ldr	r3, [r7, #12]
 8018198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801819a:	617b      	str	r3, [r7, #20]
  } 
  
  /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
  tmpr &= ((uint32_t)~(FSMC_PMEM2_MEMSET2  | FSMC_PMEM2_MEMWAIT2 | FSMC_PMEM2_MEMHOLD2 | \
 801819c:	2300      	movs	r3, #0
 801819e:	617b      	str	r3, [r7, #20]
                       FSMC_PMEM2_MEMHIZ2));
  
  /* Set FSMC_NAND device timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
 80181a0:	68bb      	ldr	r3, [r7, #8]
 80181a2:	681a      	ldr	r2, [r3, #0]
                       ((Timing->WaitSetupTime) << 8U)     |\
 80181a4:	68bb      	ldr	r3, [r7, #8]
 80181a6:	685b      	ldr	r3, [r3, #4]
 80181a8:	021b      	lsls	r3, r3, #8
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
 80181aa:	431a      	orrs	r2, r3
                       ((Timing->HoldSetupTime) << 16U)    |\
 80181ac:	68bb      	ldr	r3, [r7, #8]
 80181ae:	689b      	ldr	r3, [r3, #8]
 80181b0:	041b      	lsls	r3, r3, #16
                       ((Timing->WaitSetupTime) << 8U)     |\
 80181b2:	431a      	orrs	r2, r3
                       ((Timing->HiZSetupTime) << 24U)
 80181b4:	68bb      	ldr	r3, [r7, #8]
 80181b6:	68db      	ldr	r3, [r3, #12]
 80181b8:	061b      	lsls	r3, r3, #24
                       ((Timing->HoldSetupTime) << 16U)    |\
 80181ba:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
 80181bc:	697a      	ldr	r2, [r7, #20]
 80181be:	4313      	orrs	r3, r2
 80181c0:	617b      	str	r3, [r7, #20]
                       );
                            
  if(Bank == FSMC_NAND_BANK2)
 80181c2:	687b      	ldr	r3, [r7, #4]
 80181c4:	2b10      	cmp	r3, #16
 80181c6:	d103      	bne.n	80181d0 <FSMC_NAND_CommonSpace_Timing_Init+0x58>
  {
    /* NAND bank 2 registers configuration */
    Device->PMEM2 = tmpr;
 80181c8:	68fb      	ldr	r3, [r7, #12]
 80181ca:	697a      	ldr	r2, [r7, #20]
 80181cc:	609a      	str	r2, [r3, #8]
 80181ce:	e002      	b.n	80181d6 <FSMC_NAND_CommonSpace_Timing_Init+0x5e>
  }
  else
  {
    /* NAND bank 3 registers configuration */
    Device->PMEM3 = tmpr;
 80181d0:	68fb      	ldr	r3, [r7, #12]
 80181d2:	697a      	ldr	r2, [r7, #20]
 80181d4:	629a      	str	r2, [r3, #40]	; 0x28
  }  
  
  return HAL_OK;  
 80181d6:	2300      	movs	r3, #0
}
 80181d8:	4618      	mov	r0, r3
 80181da:	371c      	adds	r7, #28
 80181dc:	46bd      	mov	sp, r7
 80181de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181e2:	4770      	bx	lr

080181e4 <FSMC_NAND_AttributeSpace_Timing_Init>:
  * @param  Timing Pointer to NAND timing structure
  * @param  Bank NAND bank number 
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_AttributeSpace_Timing_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 80181e4:	b480      	push	{r7}
 80181e6:	b087      	sub	sp, #28
 80181e8:	af00      	add	r7, sp, #0
 80181ea:	60f8      	str	r0, [r7, #12]
 80181ec:	60b9      	str	r1, [r7, #8]
 80181ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;  
 80181f0:	2300      	movs	r3, #0
 80181f2:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_SETUP_TIME(Timing->SetupTime));
  assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
  
  if(Bank == FSMC_NAND_BANK2)
 80181f4:	687b      	ldr	r3, [r7, #4]
 80181f6:	2b10      	cmp	r3, #16
 80181f8:	d103      	bne.n	8018202 <FSMC_NAND_AttributeSpace_Timing_Init+0x1e>
  {
    /* Get the NAND bank 2 register value */
    tmpr = Device->PATT2;
 80181fa:	68fb      	ldr	r3, [r7, #12]
 80181fc:	68db      	ldr	r3, [r3, #12]
 80181fe:	617b      	str	r3, [r7, #20]
 8018200:	e002      	b.n	8018208 <FSMC_NAND_AttributeSpace_Timing_Init+0x24>
  }
  else
  {
    /* Get the NAND bank 3 register value */
    tmpr = Device->PATT3;
 8018202:	68fb      	ldr	r3, [r7, #12]
 8018204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018206:	617b      	str	r3, [r7, #20]
  } 
  
  /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
  tmpr &= ((uint32_t)~(FSMC_PATT2_ATTSET2  | FSMC_PATT2_ATTWAIT2 | FSMC_PATT2_ATTHOLD2 | \
 8018208:	2300      	movs	r3, #0
 801820a:	617b      	str	r3, [r7, #20]
                       FSMC_PATT2_ATTHIZ2));
  
  /* Set FSMC_NAND device timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
 801820c:	68bb      	ldr	r3, [r7, #8]
 801820e:	681a      	ldr	r2, [r3, #0]
                       ((Timing->WaitSetupTime) << 8U)     |\
 8018210:	68bb      	ldr	r3, [r7, #8]
 8018212:	685b      	ldr	r3, [r3, #4]
 8018214:	021b      	lsls	r3, r3, #8
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
 8018216:	431a      	orrs	r2, r3
                       ((Timing->HoldSetupTime) << 16U)    |\
 8018218:	68bb      	ldr	r3, [r7, #8]
 801821a:	689b      	ldr	r3, [r3, #8]
 801821c:	041b      	lsls	r3, r3, #16
                       ((Timing->WaitSetupTime) << 8U)     |\
 801821e:	431a      	orrs	r2, r3
                       ((Timing->HiZSetupTime) << 24U)
 8018220:	68bb      	ldr	r3, [r7, #8]
 8018222:	68db      	ldr	r3, [r3, #12]
 8018224:	061b      	lsls	r3, r3, #24
                       ((Timing->HoldSetupTime) << 16U)    |\
 8018226:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Timing->SetupTime                     |\
 8018228:	697a      	ldr	r2, [r7, #20]
 801822a:	4313      	orrs	r3, r2
 801822c:	617b      	str	r3, [r7, #20]
                       );
                       
  if(Bank == FSMC_NAND_BANK2)
 801822e:	687b      	ldr	r3, [r7, #4]
 8018230:	2b10      	cmp	r3, #16
 8018232:	d103      	bne.n	801823c <FSMC_NAND_AttributeSpace_Timing_Init+0x58>
  {
    /* NAND bank 2 registers configuration */
    Device->PATT2 = tmpr;
 8018234:	68fb      	ldr	r3, [r7, #12]
 8018236:	697a      	ldr	r2, [r7, #20]
 8018238:	60da      	str	r2, [r3, #12]
 801823a:	e002      	b.n	8018242 <FSMC_NAND_AttributeSpace_Timing_Init+0x5e>
  }
  else
  {
    /* NAND bank 3 registers configuration */
    Device->PATT3 = tmpr;
 801823c:	68fb      	ldr	r3, [r7, #12]
 801823e:	697a      	ldr	r2, [r7, #20]
 8018240:	62da      	str	r2, [r3, #44]	; 0x2c
  }   
  
  return HAL_OK;
 8018242:	2300      	movs	r3, #0
}
 8018244:	4618      	mov	r0, r3
 8018246:	371c      	adds	r7, #28
 8018248:	46bd      	mov	sp, r7
 801824a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801824e:	4770      	bx	lr

08018250 <FSMC_NAND_DeInit>:
  * @param  Device Pointer to NAND device instance
  * @param  Bank NAND bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_DeInit(FSMC_NAND_TypeDef *Device, uint32_t Bank)
{
 8018250:	b480      	push	{r7}
 8018252:	b083      	sub	sp, #12
 8018254:	af00      	add	r7, sp, #0
 8018256:	6078      	str	r0, [r7, #4]
 8018258:	6039      	str	r1, [r7, #0]
  /* Disable the NAND Bank */
  __FSMC_NAND_DISABLE(Device, Bank);
 801825a:	683b      	ldr	r3, [r7, #0]
 801825c:	2b10      	cmp	r3, #16
 801825e:	d106      	bne.n	801826e <FSMC_NAND_DeInit+0x1e>
 8018260:	687b      	ldr	r3, [r7, #4]
 8018262:	681b      	ldr	r3, [r3, #0]
 8018264:	f023 0204 	bic.w	r2, r3, #4
 8018268:	687b      	ldr	r3, [r7, #4]
 801826a:	601a      	str	r2, [r3, #0]
 801826c:	e005      	b.n	801827a <FSMC_NAND_DeInit+0x2a>
 801826e:	687b      	ldr	r3, [r7, #4]
 8018270:	6a1b      	ldr	r3, [r3, #32]
 8018272:	f023 0204 	bic.w	r2, r3, #4
 8018276:	687b      	ldr	r3, [r7, #4]
 8018278:	621a      	str	r2, [r3, #32]
 
  /* De-initialize the NAND Bank */
  if(Bank == FSMC_NAND_BANK2)
 801827a:	683b      	ldr	r3, [r7, #0]
 801827c:	2b10      	cmp	r3, #16
 801827e:	d10e      	bne.n	801829e <FSMC_NAND_DeInit+0x4e>
  {
    /* Set the FSMC_NAND_BANK2 registers to their reset values */
    Device->PCR2  = 0x00000018U;
 8018280:	687b      	ldr	r3, [r7, #4]
 8018282:	2218      	movs	r2, #24
 8018284:	601a      	str	r2, [r3, #0]
    Device->SR2   = 0x00000040U;
 8018286:	687b      	ldr	r3, [r7, #4]
 8018288:	2240      	movs	r2, #64	; 0x40
 801828a:	605a      	str	r2, [r3, #4]
    Device->PMEM2 = 0xFCFCFCFCU;
 801828c:	687b      	ldr	r3, [r7, #4]
 801828e:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8018292:	609a      	str	r2, [r3, #8]
    Device->PATT2 = 0xFCFCFCFCU;  
 8018294:	687b      	ldr	r3, [r7, #4]
 8018296:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 801829a:	60da      	str	r2, [r3, #12]
 801829c:	e00d      	b.n	80182ba <FSMC_NAND_DeInit+0x6a>
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_NAND_BANK3 registers to their reset values */
    Device->PCR3  = 0x00000018U;
 801829e:	687b      	ldr	r3, [r7, #4]
 80182a0:	2218      	movs	r2, #24
 80182a2:	621a      	str	r2, [r3, #32]
    Device->SR3   = 0x00000040U;
 80182a4:	687b      	ldr	r3, [r7, #4]
 80182a6:	2240      	movs	r2, #64	; 0x40
 80182a8:	625a      	str	r2, [r3, #36]	; 0x24
    Device->PMEM3 = 0xFCFCFCFCU;
 80182aa:	687b      	ldr	r3, [r7, #4]
 80182ac:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 80182b0:	629a      	str	r2, [r3, #40]	; 0x28
    Device->PATT3 = 0xFCFCFCFCU; 
 80182b2:	687b      	ldr	r3, [r7, #4]
 80182b4:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 80182b8:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;
 80182ba:	2300      	movs	r3, #0
}
 80182bc:	4618      	mov	r0, r3
 80182be:	370c      	adds	r7, #12
 80182c0:	46bd      	mov	sp, r7
 80182c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182c6:	4770      	bx	lr

080182c8 <FSMC_NAND_ECC_Enable>:
  * @param  Device Pointer to NAND device instance
  * @param  Bank NAND bank number
  * @retval HAL status
  */    
HAL_StatusTypeDef  FSMC_NAND_ECC_Enable(FSMC_NAND_TypeDef *Device, uint32_t Bank)
{
 80182c8:	b480      	push	{r7}
 80182ca:	b083      	sub	sp, #12
 80182cc:	af00      	add	r7, sp, #0
 80182ce:	6078      	str	r0, [r7, #4]
 80182d0:	6039      	str	r1, [r7, #0]
  /* Enable ECC feature */
  if(Bank == FSMC_NAND_BANK2)
 80182d2:	683b      	ldr	r3, [r7, #0]
 80182d4:	2b10      	cmp	r3, #16
 80182d6:	d106      	bne.n	80182e6 <FSMC_NAND_ECC_Enable+0x1e>
  {
    Device->PCR2 |= FSMC_PCR2_ECCEN;
 80182d8:	687b      	ldr	r3, [r7, #4]
 80182da:	681b      	ldr	r3, [r3, #0]
 80182dc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80182e0:	687b      	ldr	r3, [r7, #4]
 80182e2:	601a      	str	r2, [r3, #0]
 80182e4:	e005      	b.n	80182f2 <FSMC_NAND_ECC_Enable+0x2a>
  }
  else
  {
    Device->PCR3 |= FSMC_PCR3_ECCEN;
 80182e6:	687b      	ldr	r3, [r7, #4]
 80182e8:	6a1b      	ldr	r3, [r3, #32]
 80182ea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80182ee:	687b      	ldr	r3, [r7, #4]
 80182f0:	621a      	str	r2, [r3, #32]
  } 
  
  return HAL_OK;  
 80182f2:	2300      	movs	r3, #0
}
 80182f4:	4618      	mov	r0, r3
 80182f6:	370c      	adds	r7, #12
 80182f8:	46bd      	mov	sp, r7
 80182fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182fe:	4770      	bx	lr

08018300 <FSMC_NAND_ECC_Disable>:
  * @param  Device Pointer to NAND device instance
  * @param  Bank NAND bank number
  * @retval HAL status
  */  
HAL_StatusTypeDef FSMC_NAND_ECC_Disable(FSMC_NAND_TypeDef *Device, uint32_t Bank)  
{  
 8018300:	b480      	push	{r7}
 8018302:	b083      	sub	sp, #12
 8018304:	af00      	add	r7, sp, #0
 8018306:	6078      	str	r0, [r7, #4]
 8018308:	6039      	str	r1, [r7, #0]
  /* Disable ECC feature */
  if(Bank == FSMC_NAND_BANK2)
 801830a:	683b      	ldr	r3, [r7, #0]
 801830c:	2b10      	cmp	r3, #16
 801830e:	d106      	bne.n	801831e <FSMC_NAND_ECC_Disable+0x1e>
  {
    Device->PCR2 &= ~FSMC_PCR2_ECCEN;
 8018310:	687b      	ldr	r3, [r7, #4]
 8018312:	681b      	ldr	r3, [r3, #0]
 8018314:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8018318:	687b      	ldr	r3, [r7, #4]
 801831a:	601a      	str	r2, [r3, #0]
 801831c:	e005      	b.n	801832a <FSMC_NAND_ECC_Disable+0x2a>
  }
  else
  {
    Device->PCR3 &= ~FSMC_PCR3_ECCEN;
 801831e:	687b      	ldr	r3, [r7, #4]
 8018320:	6a1b      	ldr	r3, [r3, #32]
 8018322:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8018326:	687b      	ldr	r3, [r7, #4]
 8018328:	621a      	str	r2, [r3, #32]
  } 

  return HAL_OK;  
 801832a:	2300      	movs	r3, #0
}
 801832c:	4618      	mov	r0, r3
 801832e:	370c      	adds	r7, #12
 8018330:	46bd      	mov	sp, r7
 8018332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018336:	4770      	bx	lr

08018338 <FSMC_NAND_GetECC>:
  * @param  Bank NAND bank number
  * @param  Timeout Timeout wait value  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_GetECC(FSMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout)
{
 8018338:	b580      	push	{r7, lr}
 801833a:	b086      	sub	sp, #24
 801833c:	af00      	add	r7, sp, #0
 801833e:	60f8      	str	r0, [r7, #12]
 8018340:	60b9      	str	r1, [r7, #8]
 8018342:	607a      	str	r2, [r7, #4]
 8018344:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0U;
 8018346:	2300      	movs	r3, #0
 8018348:	617b      	str	r3, [r7, #20]
  /* Check the parameters */ 
  assert_param(IS_FSMC_NAND_DEVICE(Device)); 
  assert_param(IS_FSMC_NAND_BANK(Bank));

  /* Get tick */ 
  tickstart = HAL_GetTick();
 801834a:	f7ee f825 	bl	8006398 <HAL_GetTick>
 801834e:	6178      	str	r0, [r7, #20]

  /* Wait until FIFO is empty */
  while(__FSMC_NAND_GET_FLAG(Device, Bank, FSMC_FLAG_FEMPT) == RESET)
 8018350:	e010      	b.n	8018374 <FSMC_NAND_GetECC+0x3c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8018352:	683b      	ldr	r3, [r7, #0]
 8018354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018358:	d00c      	beq.n	8018374 <FSMC_NAND_GetECC+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 801835a:	683b      	ldr	r3, [r7, #0]
 801835c:	2b00      	cmp	r3, #0
 801835e:	d007      	beq.n	8018370 <FSMC_NAND_GetECC+0x38>
 8018360:	f7ee f81a 	bl	8006398 <HAL_GetTick>
 8018364:	4602      	mov	r2, r0
 8018366:	697b      	ldr	r3, [r7, #20]
 8018368:	1ad3      	subs	r3, r2, r3
 801836a:	683a      	ldr	r2, [r7, #0]
 801836c:	429a      	cmp	r2, r3
 801836e:	d201      	bcs.n	8018374 <FSMC_NAND_GetECC+0x3c>
      {
        return HAL_TIMEOUT;
 8018370:	2303      	movs	r3, #3
 8018372:	e024      	b.n	80183be <FSMC_NAND_GetECC+0x86>
  while(__FSMC_NAND_GET_FLAG(Device, Bank, FSMC_FLAG_FEMPT) == RESET)
 8018374:	687b      	ldr	r3, [r7, #4]
 8018376:	2b10      	cmp	r3, #16
 8018378:	d109      	bne.n	801838e <FSMC_NAND_GetECC+0x56>
 801837a:	68fb      	ldr	r3, [r7, #12]
 801837c:	685b      	ldr	r3, [r3, #4]
 801837e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8018382:	2b40      	cmp	r3, #64	; 0x40
 8018384:	bf14      	ite	ne
 8018386:	2301      	movne	r3, #1
 8018388:	2300      	moveq	r3, #0
 801838a:	b2db      	uxtb	r3, r3
 801838c:	e008      	b.n	80183a0 <FSMC_NAND_GetECC+0x68>
 801838e:	68fb      	ldr	r3, [r7, #12]
 8018390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018392:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8018396:	2b40      	cmp	r3, #64	; 0x40
 8018398:	bf14      	ite	ne
 801839a:	2301      	movne	r3, #1
 801839c:	2300      	moveq	r3, #0
 801839e:	b2db      	uxtb	r3, r3
 80183a0:	2b00      	cmp	r3, #0
 80183a2:	d1d6      	bne.n	8018352 <FSMC_NAND_GetECC+0x1a>
      }
    }   
  }
     
  if(Bank == FSMC_NAND_BANK2)
 80183a4:	687b      	ldr	r3, [r7, #4]
 80183a6:	2b10      	cmp	r3, #16
 80183a8:	d104      	bne.n	80183b4 <FSMC_NAND_GetECC+0x7c>
  {    
    /* Get the ECCR2 register value */
    *ECCval = (uint32_t)Device->ECCR2;
 80183aa:	68fb      	ldr	r3, [r7, #12]
 80183ac:	695a      	ldr	r2, [r3, #20]
 80183ae:	68bb      	ldr	r3, [r7, #8]
 80183b0:	601a      	str	r2, [r3, #0]
 80183b2:	e003      	b.n	80183bc <FSMC_NAND_GetECC+0x84>
  }
  else
  {    
    /* Get the ECCR3 register value */
    *ECCval = (uint32_t)Device->ECCR3;
 80183b4:	68fb      	ldr	r3, [r7, #12]
 80183b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80183b8:	68bb      	ldr	r3, [r7, #8]
 80183ba:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;  
 80183bc:	2300      	movs	r3, #0
}
 80183be:	4618      	mov	r0, r3
 80183c0:	3718      	adds	r7, #24
 80183c2:	46bd      	mov	sp, r7
 80183c4:	bd80      	pop	{r7, pc}

080183c6 <FSMC_PCCARD_Init>:
  * @param  Device Pointer to PCCARD device instance
  * @param  Init Pointer to PCCARD Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_PCCARD_Init(FSMC_PCCARD_TypeDef *Device, FSMC_PCCARD_InitTypeDef *Init)
{
 80183c6:	b480      	push	{r7}
 80183c8:	b085      	sub	sp, #20
 80183ca:	af00      	add	r7, sp, #0
 80183cc:	6078      	str	r0, [r7, #4]
 80183ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80183d0:	2300      	movs	r3, #0
 80183d2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WAIT_FEATURE(Init->Waitfeature));
  assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime));
  assert_param(IS_FSMC_TAR_TIME(Init->TARSetupTime));     
  
  /* Get PCCARD control register value */
  tmpr = Device->PCR4;
 80183d4:	687b      	ldr	r3, [r7, #4]
 80183d6:	681b      	ldr	r3, [r3, #0]
 80183d8:	60fb      	str	r3, [r7, #12]
  
  /* Clear TAR, TCLR, PWAITEN and PWID bits */
  tmpr &= ((uint32_t)~(FSMC_PCR4_TAR  | FSMC_PCR4_TCLR | FSMC_PCR4_PWAITEN | \
 80183da:	68fb      	ldr	r3, [r7, #12]
 80183dc:	f423 33ff 	bic.w	r3, r3, #130560	; 0x1fe00
 80183e0:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80183e4:	60fb      	str	r3, [r7, #12]
                       FSMC_PCR4_PWID | FSMC_PCR4_PTYP));
  
  /* Set FSMC_PCCARD device control parameters */
  tmpr |= (uint32_t)(Init->Waitfeature               |\
 80183e6:	683b      	ldr	r3, [r7, #0]
 80183e8:	681a      	ldr	r2, [r3, #0]
                     FSMC_NAND_PCC_MEM_BUS_WIDTH_16  |\
                     (Init->TCLRSetupTime << 9U)     |\
 80183ea:	683b      	ldr	r3, [r7, #0]
 80183ec:	685b      	ldr	r3, [r3, #4]
 80183ee:	025b      	lsls	r3, r3, #9
                     FSMC_NAND_PCC_MEM_BUS_WIDTH_16  |\
 80183f0:	431a      	orrs	r2, r3
                     (Init->TARSetupTime << 13U));
 80183f2:	683b      	ldr	r3, [r7, #0]
 80183f4:	689b      	ldr	r3, [r3, #8]
 80183f6:	035b      	lsls	r3, r3, #13
  tmpr |= (uint32_t)(Init->Waitfeature               |\
 80183f8:	431a      	orrs	r2, r3
 80183fa:	68fb      	ldr	r3, [r7, #12]
 80183fc:	4313      	orrs	r3, r2
 80183fe:	f043 0310 	orr.w	r3, r3, #16
 8018402:	60fb      	str	r3, [r7, #12]
  
  Device->PCR4 = tmpr;
 8018404:	687b      	ldr	r3, [r7, #4]
 8018406:	68fa      	ldr	r2, [r7, #12]
 8018408:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;
 801840a:	2300      	movs	r3, #0
}
 801840c:	4618      	mov	r0, r3
 801840e:	3714      	adds	r7, #20
 8018410:	46bd      	mov	sp, r7
 8018412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018416:	4770      	bx	lr

08018418 <FSMC_PCCARD_CommonSpace_Timing_Init>:
  * @param  Device Pointer to PCCARD device instance
  * @param  Timing Pointer to PCCARD timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_PCCARD_CommonSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing)
{
 8018418:	b480      	push	{r7}
 801841a:	b085      	sub	sp, #20
 801841c:	af00      	add	r7, sp, #0
 801841e:	6078      	str	r0, [r7, #4]
 8018420:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8018422:	2300      	movs	r3, #0
 8018424:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));

  /* Get PCCARD common space timing register value */
  tmpr = Device->PMEM4;
 8018426:	687b      	ldr	r3, [r7, #4]
 8018428:	689b      	ldr	r3, [r3, #8]
 801842a:	60fb      	str	r3, [r7, #12]
  
  /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
  tmpr &= ((uint32_t)~(FSMC_PMEM4_MEMSET4  | FSMC_PMEM4_MEMWAIT4 | FSMC_PMEM4_MEMHOLD4 | \
 801842c:	2300      	movs	r3, #0
 801842e:	60fb      	str	r3, [r7, #12]
                       FSMC_PMEM4_MEMHIZ4));
  /* Set PCCARD timing parameters */
  tmpr |= (uint32_t)((Timing->SetupTime                 |\
 8018430:	683b      	ldr	r3, [r7, #0]
 8018432:	681a      	ldr	r2, [r3, #0]
                    ((Timing->WaitSetupTime) << 8U)     |\
 8018434:	683b      	ldr	r3, [r7, #0]
 8018436:	685b      	ldr	r3, [r3, #4]
 8018438:	021b      	lsls	r3, r3, #8
  tmpr |= (uint32_t)((Timing->SetupTime                 |\
 801843a:	431a      	orrs	r2, r3
                    (Timing->HoldSetupTime) << 16U)     |\
 801843c:	683b      	ldr	r3, [r7, #0]
 801843e:	689b      	ldr	r3, [r3, #8]
 8018440:	041b      	lsls	r3, r3, #16
                    ((Timing->WaitSetupTime) << 8U)     |\
 8018442:	431a      	orrs	r2, r3
                    ((Timing->HiZSetupTime) << 24U));
 8018444:	683b      	ldr	r3, [r7, #0]
 8018446:	68db      	ldr	r3, [r3, #12]
 8018448:	061b      	lsls	r3, r3, #24
                    (Timing->HoldSetupTime) << 16U)     |\
 801844a:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)((Timing->SetupTime                 |\
 801844c:	68fa      	ldr	r2, [r7, #12]
 801844e:	4313      	orrs	r3, r2
 8018450:	60fb      	str	r3, [r7, #12]
  
  Device->PMEM4 = tmpr;
 8018452:	687b      	ldr	r3, [r7, #4]
 8018454:	68fa      	ldr	r2, [r7, #12]
 8018456:	609a      	str	r2, [r3, #8]
  
  return HAL_OK;  
 8018458:	2300      	movs	r3, #0
}
 801845a:	4618      	mov	r0, r3
 801845c:	3714      	adds	r7, #20
 801845e:	46bd      	mov	sp, r7
 8018460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018464:	4770      	bx	lr

08018466 <FSMC_PCCARD_AttributeSpace_Timing_Init>:
  * @param  Device Pointer to PCCARD device instance
  * @param  Timing Pointer to PCCARD timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_PCCARD_AttributeSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing)
{
 8018466:	b480      	push	{r7}
 8018468:	b085      	sub	sp, #20
 801846a:	af00      	add	r7, sp, #0
 801846c:	6078      	str	r0, [r7, #4]
 801846e:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8018470:	2300      	movs	r3, #0
 8018472:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));

  /* Get PCCARD timing parameters */
  tmpr = Device->PATT4;
 8018474:	687b      	ldr	r3, [r7, #4]
 8018476:	68db      	ldr	r3, [r3, #12]
 8018478:	60fb      	str	r3, [r7, #12]

  /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
  tmpr &= ((uint32_t)~(FSMC_PATT4_ATTSET4  | FSMC_PATT4_ATTWAIT4 | FSMC_PATT4_ATTHOLD4 | \
 801847a:	2300      	movs	r3, #0
 801847c:	60fb      	str	r3, [r7, #12]
                       FSMC_PATT4_ATTHIZ4));
  
  /* Set PCCARD timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                 |\
 801847e:	683b      	ldr	r3, [r7, #0]
 8018480:	681a      	ldr	r2, [r3, #0]
                   ((Timing->WaitSetupTime) << 8U)     |\
 8018482:	683b      	ldr	r3, [r7, #0]
 8018484:	685b      	ldr	r3, [r3, #4]
 8018486:	021b      	lsls	r3, r3, #8
  tmpr |= (uint32_t)(Timing->SetupTime                 |\
 8018488:	431a      	orrs	r2, r3
                   ((Timing->HoldSetupTime) << 16U)    |\
 801848a:	683b      	ldr	r3, [r7, #0]
 801848c:	689b      	ldr	r3, [r3, #8]
 801848e:	041b      	lsls	r3, r3, #16
                   ((Timing->WaitSetupTime) << 8U)     |\
 8018490:	431a      	orrs	r2, r3
                   ((Timing->HiZSetupTime) << 24U));
 8018492:	683b      	ldr	r3, [r7, #0]
 8018494:	68db      	ldr	r3, [r3, #12]
 8018496:	061b      	lsls	r3, r3, #24
                   ((Timing->HoldSetupTime) << 16U)    |\
 8018498:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Timing->SetupTime                 |\
 801849a:	68fa      	ldr	r2, [r7, #12]
 801849c:	4313      	orrs	r3, r2
 801849e:	60fb      	str	r3, [r7, #12]
  Device->PATT4 = tmpr; 
 80184a0:	687b      	ldr	r3, [r7, #4]
 80184a2:	68fa      	ldr	r2, [r7, #12]
 80184a4:	60da      	str	r2, [r3, #12]
                                        
  return HAL_OK;
 80184a6:	2300      	movs	r3, #0
}
 80184a8:	4618      	mov	r0, r3
 80184aa:	3714      	adds	r7, #20
 80184ac:	46bd      	mov	sp, r7
 80184ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184b2:	4770      	bx	lr

080184b4 <FSMC_PCCARD_IOSpace_Timing_Init>:
  * @param  Device Pointer to PCCARD device instance
  * @param  Timing Pointer to PCCARD timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_PCCARD_IOSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing)
{
 80184b4:	b480      	push	{r7}
 80184b6:	b085      	sub	sp, #20
 80184b8:	af00      	add	r7, sp, #0
 80184ba:	6078      	str	r0, [r7, #4]
 80184bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80184be:	2300      	movs	r3, #0
 80184c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WAIT_TIME(Timing->WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));

  /* Get FSMC_PCCARD device timing parameters */
  tmpr = Device->PIO4;
 80184c2:	687b      	ldr	r3, [r7, #4]
 80184c4:	691b      	ldr	r3, [r3, #16]
 80184c6:	60fb      	str	r3, [r7, #12]

  /* Clear IOSET4, IOWAIT4, IOHOLD4 and IOHIZ4 bits */
  tmpr &= ((uint32_t)~(FSMC_PIO4_IOSET4  | FSMC_PIO4_IOWAIT4 | FSMC_PIO4_IOHOLD4 | \
 80184c8:	2300      	movs	r3, #0
 80184ca:	60fb      	str	r3, [r7, #12]
                       FSMC_PIO4_IOHIZ4));
  
  /* Set FSMC_PCCARD device timing parameters */
  tmpr |= (uint32_t)(Timing->SetupTime                   |\
 80184cc:	683b      	ldr	r3, [r7, #0]
 80184ce:	681a      	ldr	r2, [r3, #0]
                     ((Timing->WaitSetupTime) << 8U)     |\
 80184d0:	683b      	ldr	r3, [r7, #0]
 80184d2:	685b      	ldr	r3, [r3, #4]
 80184d4:	021b      	lsls	r3, r3, #8
  tmpr |= (uint32_t)(Timing->SetupTime                   |\
 80184d6:	431a      	orrs	r2, r3
                     ((Timing->HoldSetupTime) << 16U)    |\
 80184d8:	683b      	ldr	r3, [r7, #0]
 80184da:	689b      	ldr	r3, [r3, #8]
 80184dc:	041b      	lsls	r3, r3, #16
                     ((Timing->WaitSetupTime) << 8U)     |\
 80184de:	431a      	orrs	r2, r3
                     ((Timing->HiZSetupTime) << 24U));   
 80184e0:	683b      	ldr	r3, [r7, #0]
 80184e2:	68db      	ldr	r3, [r3, #12]
 80184e4:	061b      	lsls	r3, r3, #24
                     ((Timing->HoldSetupTime) << 16U)    |\
 80184e6:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Timing->SetupTime                   |\
 80184e8:	68fa      	ldr	r2, [r7, #12]
 80184ea:	4313      	orrs	r3, r2
 80184ec:	60fb      	str	r3, [r7, #12]
  
  Device->PIO4 = tmpr;
 80184ee:	687b      	ldr	r3, [r7, #4]
 80184f0:	68fa      	ldr	r2, [r7, #12]
 80184f2:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;
 80184f4:	2300      	movs	r3, #0
}
 80184f6:	4618      	mov	r0, r3
 80184f8:	3714      	adds	r7, #20
 80184fa:	46bd      	mov	sp, r7
 80184fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018500:	4770      	bx	lr

08018502 <FSMC_PCCARD_DeInit>:
  * @brief  DeInitializes the FSMC_PCCARD device 
  * @param  Device Pointer to PCCARD device instance
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_PCCARD_DeInit(FSMC_PCCARD_TypeDef *Device)
{
 8018502:	b480      	push	{r7}
 8018504:	b083      	sub	sp, #12
 8018506:	af00      	add	r7, sp, #0
 8018508:	6078      	str	r0, [r7, #4]
  /* Disable the FSMC_PCCARD device */
  __FSMC_PCCARD_DISABLE(Device);
 801850a:	687b      	ldr	r3, [r7, #4]
 801850c:	681b      	ldr	r3, [r3, #0]
 801850e:	f023 0204 	bic.w	r2, r3, #4
 8018512:	687b      	ldr	r3, [r7, #4]
 8018514:	601a      	str	r2, [r3, #0]
  
  /* De-initialize the FSMC_PCCARD device */
  Device->PCR4    = 0x00000018U; 
 8018516:	687b      	ldr	r3, [r7, #4]
 8018518:	2218      	movs	r2, #24
 801851a:	601a      	str	r2, [r3, #0]
  Device->SR4     = 0x00000000U;	
 801851c:	687b      	ldr	r3, [r7, #4]
 801851e:	2200      	movs	r2, #0
 8018520:	605a      	str	r2, [r3, #4]
  Device->PMEM4   = 0xFCFCFCFCU;
 8018522:	687b      	ldr	r3, [r7, #4]
 8018524:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8018528:	609a      	str	r2, [r3, #8]
  Device->PATT4   = 0xFCFCFCFCU;
 801852a:	687b      	ldr	r3, [r7, #4]
 801852c:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8018530:	60da      	str	r2, [r3, #12]
  Device->PIO4    = 0xFCFCFCFCU;
 8018532:	687b      	ldr	r3, [r7, #4]
 8018534:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8018538:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;
 801853a:	2300      	movs	r3, #0
}
 801853c:	4618      	mov	r0, r3
 801853e:	370c      	adds	r7, #12
 8018540:	46bd      	mov	sp, r7
 8018542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018546:	4770      	bx	lr

08018548 <strlen>:
 8018548:	4603      	mov	r3, r0
 801854a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801854e:	2a00      	cmp	r2, #0
 8018550:	d1fb      	bne.n	801854a <strlen+0x2>
 8018552:	1a18      	subs	r0, r3, r0
 8018554:	3801      	subs	r0, #1
 8018556:	4770      	bx	lr
	...

08018560 <memchr>:
 8018560:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8018564:	2a10      	cmp	r2, #16
 8018566:	db2b      	blt.n	80185c0 <memchr+0x60>
 8018568:	f010 0f07 	tst.w	r0, #7
 801856c:	d008      	beq.n	8018580 <memchr+0x20>
 801856e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8018572:	3a01      	subs	r2, #1
 8018574:	428b      	cmp	r3, r1
 8018576:	d02d      	beq.n	80185d4 <memchr+0x74>
 8018578:	f010 0f07 	tst.w	r0, #7
 801857c:	b342      	cbz	r2, 80185d0 <memchr+0x70>
 801857e:	d1f6      	bne.n	801856e <memchr+0xe>
 8018580:	b4f0      	push	{r4, r5, r6, r7}
 8018582:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8018586:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 801858a:	f022 0407 	bic.w	r4, r2, #7
 801858e:	f07f 0700 	mvns.w	r7, #0
 8018592:	2300      	movs	r3, #0
 8018594:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8018598:	3c08      	subs	r4, #8
 801859a:	ea85 0501 	eor.w	r5, r5, r1
 801859e:	ea86 0601 	eor.w	r6, r6, r1
 80185a2:	fa85 f547 	uadd8	r5, r5, r7
 80185a6:	faa3 f587 	sel	r5, r3, r7
 80185aa:	fa86 f647 	uadd8	r6, r6, r7
 80185ae:	faa5 f687 	sel	r6, r5, r7
 80185b2:	b98e      	cbnz	r6, 80185d8 <memchr+0x78>
 80185b4:	d1ee      	bne.n	8018594 <memchr+0x34>
 80185b6:	bcf0      	pop	{r4, r5, r6, r7}
 80185b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80185bc:	f002 0207 	and.w	r2, r2, #7
 80185c0:	b132      	cbz	r2, 80185d0 <memchr+0x70>
 80185c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80185c6:	3a01      	subs	r2, #1
 80185c8:	ea83 0301 	eor.w	r3, r3, r1
 80185cc:	b113      	cbz	r3, 80185d4 <memchr+0x74>
 80185ce:	d1f8      	bne.n	80185c2 <memchr+0x62>
 80185d0:	2000      	movs	r0, #0
 80185d2:	4770      	bx	lr
 80185d4:	3801      	subs	r0, #1
 80185d6:	4770      	bx	lr
 80185d8:	2d00      	cmp	r5, #0
 80185da:	bf06      	itte	eq
 80185dc:	4635      	moveq	r5, r6
 80185de:	3803      	subeq	r0, #3
 80185e0:	3807      	subne	r0, #7
 80185e2:	f015 0f01 	tst.w	r5, #1
 80185e6:	d107      	bne.n	80185f8 <memchr+0x98>
 80185e8:	3001      	adds	r0, #1
 80185ea:	f415 7f80 	tst.w	r5, #256	; 0x100
 80185ee:	bf02      	ittt	eq
 80185f0:	3001      	addeq	r0, #1
 80185f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80185f6:	3001      	addeq	r0, #1
 80185f8:	bcf0      	pop	{r4, r5, r6, r7}
 80185fa:	3801      	subs	r0, #1
 80185fc:	4770      	bx	lr
 80185fe:	bf00      	nop

08018600 <__aeabi_drsub>:
 8018600:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8018604:	e002      	b.n	801860c <__adddf3>
 8018606:	bf00      	nop

08018608 <__aeabi_dsub>:
 8018608:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0801860c <__adddf3>:
 801860c:	b530      	push	{r4, r5, lr}
 801860e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8018612:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8018616:	ea94 0f05 	teq	r4, r5
 801861a:	bf08      	it	eq
 801861c:	ea90 0f02 	teqeq	r0, r2
 8018620:	bf1f      	itttt	ne
 8018622:	ea54 0c00 	orrsne.w	ip, r4, r0
 8018626:	ea55 0c02 	orrsne.w	ip, r5, r2
 801862a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 801862e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8018632:	f000 80e2 	beq.w	80187fa <__adddf3+0x1ee>
 8018636:	ea4f 5454 	mov.w	r4, r4, lsr #21
 801863a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 801863e:	bfb8      	it	lt
 8018640:	426d      	neglt	r5, r5
 8018642:	dd0c      	ble.n	801865e <__adddf3+0x52>
 8018644:	442c      	add	r4, r5
 8018646:	ea80 0202 	eor.w	r2, r0, r2
 801864a:	ea81 0303 	eor.w	r3, r1, r3
 801864e:	ea82 0000 	eor.w	r0, r2, r0
 8018652:	ea83 0101 	eor.w	r1, r3, r1
 8018656:	ea80 0202 	eor.w	r2, r0, r2
 801865a:	ea81 0303 	eor.w	r3, r1, r3
 801865e:	2d36      	cmp	r5, #54	; 0x36
 8018660:	bf88      	it	hi
 8018662:	bd30      	pophi	{r4, r5, pc}
 8018664:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8018668:	ea4f 3101 	mov.w	r1, r1, lsl #12
 801866c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8018670:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8018674:	d002      	beq.n	801867c <__adddf3+0x70>
 8018676:	4240      	negs	r0, r0
 8018678:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 801867c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8018680:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8018684:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8018688:	d002      	beq.n	8018690 <__adddf3+0x84>
 801868a:	4252      	negs	r2, r2
 801868c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8018690:	ea94 0f05 	teq	r4, r5
 8018694:	f000 80a7 	beq.w	80187e6 <__adddf3+0x1da>
 8018698:	f1a4 0401 	sub.w	r4, r4, #1
 801869c:	f1d5 0e20 	rsbs	lr, r5, #32
 80186a0:	db0d      	blt.n	80186be <__adddf3+0xb2>
 80186a2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80186a6:	fa22 f205 	lsr.w	r2, r2, r5
 80186aa:	1880      	adds	r0, r0, r2
 80186ac:	f141 0100 	adc.w	r1, r1, #0
 80186b0:	fa03 f20e 	lsl.w	r2, r3, lr
 80186b4:	1880      	adds	r0, r0, r2
 80186b6:	fa43 f305 	asr.w	r3, r3, r5
 80186ba:	4159      	adcs	r1, r3
 80186bc:	e00e      	b.n	80186dc <__adddf3+0xd0>
 80186be:	f1a5 0520 	sub.w	r5, r5, #32
 80186c2:	f10e 0e20 	add.w	lr, lr, #32
 80186c6:	2a01      	cmp	r2, #1
 80186c8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80186cc:	bf28      	it	cs
 80186ce:	f04c 0c02 	orrcs.w	ip, ip, #2
 80186d2:	fa43 f305 	asr.w	r3, r3, r5
 80186d6:	18c0      	adds	r0, r0, r3
 80186d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80186dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80186e0:	d507      	bpl.n	80186f2 <__adddf3+0xe6>
 80186e2:	f04f 0e00 	mov.w	lr, #0
 80186e6:	f1dc 0c00 	rsbs	ip, ip, #0
 80186ea:	eb7e 0000 	sbcs.w	r0, lr, r0
 80186ee:	eb6e 0101 	sbc.w	r1, lr, r1
 80186f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80186f6:	d31b      	bcc.n	8018730 <__adddf3+0x124>
 80186f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80186fc:	d30c      	bcc.n	8018718 <__adddf3+0x10c>
 80186fe:	0849      	lsrs	r1, r1, #1
 8018700:	ea5f 0030 	movs.w	r0, r0, rrx
 8018704:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8018708:	f104 0401 	add.w	r4, r4, #1
 801870c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8018710:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8018714:	f080 809a 	bcs.w	801884c <__adddf3+0x240>
 8018718:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 801871c:	bf08      	it	eq
 801871e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8018722:	f150 0000 	adcs.w	r0, r0, #0
 8018726:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 801872a:	ea41 0105 	orr.w	r1, r1, r5
 801872e:	bd30      	pop	{r4, r5, pc}
 8018730:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8018734:	4140      	adcs	r0, r0
 8018736:	eb41 0101 	adc.w	r1, r1, r1
 801873a:	3c01      	subs	r4, #1
 801873c:	bf28      	it	cs
 801873e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8018742:	d2e9      	bcs.n	8018718 <__adddf3+0x10c>
 8018744:	f091 0f00 	teq	r1, #0
 8018748:	bf04      	itt	eq
 801874a:	4601      	moveq	r1, r0
 801874c:	2000      	moveq	r0, #0
 801874e:	fab1 f381 	clz	r3, r1
 8018752:	bf08      	it	eq
 8018754:	3320      	addeq	r3, #32
 8018756:	f1a3 030b 	sub.w	r3, r3, #11
 801875a:	f1b3 0220 	subs.w	r2, r3, #32
 801875e:	da0c      	bge.n	801877a <__adddf3+0x16e>
 8018760:	320c      	adds	r2, #12
 8018762:	dd08      	ble.n	8018776 <__adddf3+0x16a>
 8018764:	f102 0c14 	add.w	ip, r2, #20
 8018768:	f1c2 020c 	rsb	r2, r2, #12
 801876c:	fa01 f00c 	lsl.w	r0, r1, ip
 8018770:	fa21 f102 	lsr.w	r1, r1, r2
 8018774:	e00c      	b.n	8018790 <__adddf3+0x184>
 8018776:	f102 0214 	add.w	r2, r2, #20
 801877a:	bfd8      	it	le
 801877c:	f1c2 0c20 	rsble	ip, r2, #32
 8018780:	fa01 f102 	lsl.w	r1, r1, r2
 8018784:	fa20 fc0c 	lsr.w	ip, r0, ip
 8018788:	bfdc      	itt	le
 801878a:	ea41 010c 	orrle.w	r1, r1, ip
 801878e:	4090      	lslle	r0, r2
 8018790:	1ae4      	subs	r4, r4, r3
 8018792:	bfa2      	ittt	ge
 8018794:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8018798:	4329      	orrge	r1, r5
 801879a:	bd30      	popge	{r4, r5, pc}
 801879c:	ea6f 0404 	mvn.w	r4, r4
 80187a0:	3c1f      	subs	r4, #31
 80187a2:	da1c      	bge.n	80187de <__adddf3+0x1d2>
 80187a4:	340c      	adds	r4, #12
 80187a6:	dc0e      	bgt.n	80187c6 <__adddf3+0x1ba>
 80187a8:	f104 0414 	add.w	r4, r4, #20
 80187ac:	f1c4 0220 	rsb	r2, r4, #32
 80187b0:	fa20 f004 	lsr.w	r0, r0, r4
 80187b4:	fa01 f302 	lsl.w	r3, r1, r2
 80187b8:	ea40 0003 	orr.w	r0, r0, r3
 80187bc:	fa21 f304 	lsr.w	r3, r1, r4
 80187c0:	ea45 0103 	orr.w	r1, r5, r3
 80187c4:	bd30      	pop	{r4, r5, pc}
 80187c6:	f1c4 040c 	rsb	r4, r4, #12
 80187ca:	f1c4 0220 	rsb	r2, r4, #32
 80187ce:	fa20 f002 	lsr.w	r0, r0, r2
 80187d2:	fa01 f304 	lsl.w	r3, r1, r4
 80187d6:	ea40 0003 	orr.w	r0, r0, r3
 80187da:	4629      	mov	r1, r5
 80187dc:	bd30      	pop	{r4, r5, pc}
 80187de:	fa21 f004 	lsr.w	r0, r1, r4
 80187e2:	4629      	mov	r1, r5
 80187e4:	bd30      	pop	{r4, r5, pc}
 80187e6:	f094 0f00 	teq	r4, #0
 80187ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80187ee:	bf06      	itte	eq
 80187f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80187f4:	3401      	addeq	r4, #1
 80187f6:	3d01      	subne	r5, #1
 80187f8:	e74e      	b.n	8018698 <__adddf3+0x8c>
 80187fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80187fe:	bf18      	it	ne
 8018800:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8018804:	d029      	beq.n	801885a <__adddf3+0x24e>
 8018806:	ea94 0f05 	teq	r4, r5
 801880a:	bf08      	it	eq
 801880c:	ea90 0f02 	teqeq	r0, r2
 8018810:	d005      	beq.n	801881e <__adddf3+0x212>
 8018812:	ea54 0c00 	orrs.w	ip, r4, r0
 8018816:	bf04      	itt	eq
 8018818:	4619      	moveq	r1, r3
 801881a:	4610      	moveq	r0, r2
 801881c:	bd30      	pop	{r4, r5, pc}
 801881e:	ea91 0f03 	teq	r1, r3
 8018822:	bf1e      	ittt	ne
 8018824:	2100      	movne	r1, #0
 8018826:	2000      	movne	r0, #0
 8018828:	bd30      	popne	{r4, r5, pc}
 801882a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 801882e:	d105      	bne.n	801883c <__adddf3+0x230>
 8018830:	0040      	lsls	r0, r0, #1
 8018832:	4149      	adcs	r1, r1
 8018834:	bf28      	it	cs
 8018836:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 801883a:	bd30      	pop	{r4, r5, pc}
 801883c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8018840:	bf3c      	itt	cc
 8018842:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8018846:	bd30      	popcc	{r4, r5, pc}
 8018848:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 801884c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8018850:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8018854:	f04f 0000 	mov.w	r0, #0
 8018858:	bd30      	pop	{r4, r5, pc}
 801885a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 801885e:	bf1a      	itte	ne
 8018860:	4619      	movne	r1, r3
 8018862:	4610      	movne	r0, r2
 8018864:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8018868:	bf1c      	itt	ne
 801886a:	460b      	movne	r3, r1
 801886c:	4602      	movne	r2, r0
 801886e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8018872:	bf06      	itte	eq
 8018874:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8018878:	ea91 0f03 	teqeq	r1, r3
 801887c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8018880:	bd30      	pop	{r4, r5, pc}
 8018882:	bf00      	nop

08018884 <__aeabi_ui2d>:
 8018884:	f090 0f00 	teq	r0, #0
 8018888:	bf04      	itt	eq
 801888a:	2100      	moveq	r1, #0
 801888c:	4770      	bxeq	lr
 801888e:	b530      	push	{r4, r5, lr}
 8018890:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8018894:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8018898:	f04f 0500 	mov.w	r5, #0
 801889c:	f04f 0100 	mov.w	r1, #0
 80188a0:	e750      	b.n	8018744 <__adddf3+0x138>
 80188a2:	bf00      	nop

080188a4 <__aeabi_i2d>:
 80188a4:	f090 0f00 	teq	r0, #0
 80188a8:	bf04      	itt	eq
 80188aa:	2100      	moveq	r1, #0
 80188ac:	4770      	bxeq	lr
 80188ae:	b530      	push	{r4, r5, lr}
 80188b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80188b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80188b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80188bc:	bf48      	it	mi
 80188be:	4240      	negmi	r0, r0
 80188c0:	f04f 0100 	mov.w	r1, #0
 80188c4:	e73e      	b.n	8018744 <__adddf3+0x138>
 80188c6:	bf00      	nop

080188c8 <__aeabi_f2d>:
 80188c8:	0042      	lsls	r2, r0, #1
 80188ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80188ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80188d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80188d6:	bf1f      	itttt	ne
 80188d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80188dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80188e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80188e4:	4770      	bxne	lr
 80188e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80188ea:	bf08      	it	eq
 80188ec:	4770      	bxeq	lr
 80188ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80188f2:	bf04      	itt	eq
 80188f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80188f8:	4770      	bxeq	lr
 80188fa:	b530      	push	{r4, r5, lr}
 80188fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8018900:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8018904:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8018908:	e71c      	b.n	8018744 <__adddf3+0x138>
 801890a:	bf00      	nop

0801890c <__aeabi_ul2d>:
 801890c:	ea50 0201 	orrs.w	r2, r0, r1
 8018910:	bf08      	it	eq
 8018912:	4770      	bxeq	lr
 8018914:	b530      	push	{r4, r5, lr}
 8018916:	f04f 0500 	mov.w	r5, #0
 801891a:	e00a      	b.n	8018932 <__aeabi_l2d+0x16>

0801891c <__aeabi_l2d>:
 801891c:	ea50 0201 	orrs.w	r2, r0, r1
 8018920:	bf08      	it	eq
 8018922:	4770      	bxeq	lr
 8018924:	b530      	push	{r4, r5, lr}
 8018926:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 801892a:	d502      	bpl.n	8018932 <__aeabi_l2d+0x16>
 801892c:	4240      	negs	r0, r0
 801892e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8018932:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8018936:	f104 0432 	add.w	r4, r4, #50	; 0x32
 801893a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 801893e:	f43f aed8 	beq.w	80186f2 <__adddf3+0xe6>
 8018942:	f04f 0203 	mov.w	r2, #3
 8018946:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 801894a:	bf18      	it	ne
 801894c:	3203      	addne	r2, #3
 801894e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8018952:	bf18      	it	ne
 8018954:	3203      	addne	r2, #3
 8018956:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 801895a:	f1c2 0320 	rsb	r3, r2, #32
 801895e:	fa00 fc03 	lsl.w	ip, r0, r3
 8018962:	fa20 f002 	lsr.w	r0, r0, r2
 8018966:	fa01 fe03 	lsl.w	lr, r1, r3
 801896a:	ea40 000e 	orr.w	r0, r0, lr
 801896e:	fa21 f102 	lsr.w	r1, r1, r2
 8018972:	4414      	add	r4, r2
 8018974:	e6bd      	b.n	80186f2 <__adddf3+0xe6>
 8018976:	bf00      	nop

08018978 <__aeabi_dmul>:
 8018978:	b570      	push	{r4, r5, r6, lr}
 801897a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 801897e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8018982:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8018986:	bf1d      	ittte	ne
 8018988:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 801898c:	ea94 0f0c 	teqne	r4, ip
 8018990:	ea95 0f0c 	teqne	r5, ip
 8018994:	f000 f8de 	bleq	8018b54 <__aeabi_dmul+0x1dc>
 8018998:	442c      	add	r4, r5
 801899a:	ea81 0603 	eor.w	r6, r1, r3
 801899e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80189a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80189a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80189aa:	bf18      	it	ne
 80189ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80189b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80189b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80189b8:	d038      	beq.n	8018a2c <__aeabi_dmul+0xb4>
 80189ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80189be:	f04f 0500 	mov.w	r5, #0
 80189c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80189c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80189ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80189ce:	f04f 0600 	mov.w	r6, #0
 80189d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80189d6:	f09c 0f00 	teq	ip, #0
 80189da:	bf18      	it	ne
 80189dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80189e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80189e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80189e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80189ec:	d204      	bcs.n	80189f8 <__aeabi_dmul+0x80>
 80189ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80189f2:	416d      	adcs	r5, r5
 80189f4:	eb46 0606 	adc.w	r6, r6, r6
 80189f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80189fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8018a00:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8018a04:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8018a08:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8018a0c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8018a10:	bf88      	it	hi
 8018a12:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8018a16:	d81e      	bhi.n	8018a56 <__aeabi_dmul+0xde>
 8018a18:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8018a1c:	bf08      	it	eq
 8018a1e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8018a22:	f150 0000 	adcs.w	r0, r0, #0
 8018a26:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8018a2a:	bd70      	pop	{r4, r5, r6, pc}
 8018a2c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8018a30:	ea46 0101 	orr.w	r1, r6, r1
 8018a34:	ea40 0002 	orr.w	r0, r0, r2
 8018a38:	ea81 0103 	eor.w	r1, r1, r3
 8018a3c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8018a40:	bfc2      	ittt	gt
 8018a42:	ebd4 050c 	rsbsgt	r5, r4, ip
 8018a46:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8018a4a:	bd70      	popgt	{r4, r5, r6, pc}
 8018a4c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8018a50:	f04f 0e00 	mov.w	lr, #0
 8018a54:	3c01      	subs	r4, #1
 8018a56:	f300 80ab 	bgt.w	8018bb0 <__aeabi_dmul+0x238>
 8018a5a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8018a5e:	bfde      	ittt	le
 8018a60:	2000      	movle	r0, #0
 8018a62:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8018a66:	bd70      	pople	{r4, r5, r6, pc}
 8018a68:	f1c4 0400 	rsb	r4, r4, #0
 8018a6c:	3c20      	subs	r4, #32
 8018a6e:	da35      	bge.n	8018adc <__aeabi_dmul+0x164>
 8018a70:	340c      	adds	r4, #12
 8018a72:	dc1b      	bgt.n	8018aac <__aeabi_dmul+0x134>
 8018a74:	f104 0414 	add.w	r4, r4, #20
 8018a78:	f1c4 0520 	rsb	r5, r4, #32
 8018a7c:	fa00 f305 	lsl.w	r3, r0, r5
 8018a80:	fa20 f004 	lsr.w	r0, r0, r4
 8018a84:	fa01 f205 	lsl.w	r2, r1, r5
 8018a88:	ea40 0002 	orr.w	r0, r0, r2
 8018a8c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8018a90:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8018a94:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8018a98:	fa21 f604 	lsr.w	r6, r1, r4
 8018a9c:	eb42 0106 	adc.w	r1, r2, r6
 8018aa0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8018aa4:	bf08      	it	eq
 8018aa6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8018aaa:	bd70      	pop	{r4, r5, r6, pc}
 8018aac:	f1c4 040c 	rsb	r4, r4, #12
 8018ab0:	f1c4 0520 	rsb	r5, r4, #32
 8018ab4:	fa00 f304 	lsl.w	r3, r0, r4
 8018ab8:	fa20 f005 	lsr.w	r0, r0, r5
 8018abc:	fa01 f204 	lsl.w	r2, r1, r4
 8018ac0:	ea40 0002 	orr.w	r0, r0, r2
 8018ac4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8018ac8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8018acc:	f141 0100 	adc.w	r1, r1, #0
 8018ad0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8018ad4:	bf08      	it	eq
 8018ad6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8018ada:	bd70      	pop	{r4, r5, r6, pc}
 8018adc:	f1c4 0520 	rsb	r5, r4, #32
 8018ae0:	fa00 f205 	lsl.w	r2, r0, r5
 8018ae4:	ea4e 0e02 	orr.w	lr, lr, r2
 8018ae8:	fa20 f304 	lsr.w	r3, r0, r4
 8018aec:	fa01 f205 	lsl.w	r2, r1, r5
 8018af0:	ea43 0302 	orr.w	r3, r3, r2
 8018af4:	fa21 f004 	lsr.w	r0, r1, r4
 8018af8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8018afc:	fa21 f204 	lsr.w	r2, r1, r4
 8018b00:	ea20 0002 	bic.w	r0, r0, r2
 8018b04:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8018b08:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8018b0c:	bf08      	it	eq
 8018b0e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8018b12:	bd70      	pop	{r4, r5, r6, pc}
 8018b14:	f094 0f00 	teq	r4, #0
 8018b18:	d10f      	bne.n	8018b3a <__aeabi_dmul+0x1c2>
 8018b1a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8018b1e:	0040      	lsls	r0, r0, #1
 8018b20:	eb41 0101 	adc.w	r1, r1, r1
 8018b24:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8018b28:	bf08      	it	eq
 8018b2a:	3c01      	subeq	r4, #1
 8018b2c:	d0f7      	beq.n	8018b1e <__aeabi_dmul+0x1a6>
 8018b2e:	ea41 0106 	orr.w	r1, r1, r6
 8018b32:	f095 0f00 	teq	r5, #0
 8018b36:	bf18      	it	ne
 8018b38:	4770      	bxne	lr
 8018b3a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8018b3e:	0052      	lsls	r2, r2, #1
 8018b40:	eb43 0303 	adc.w	r3, r3, r3
 8018b44:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8018b48:	bf08      	it	eq
 8018b4a:	3d01      	subeq	r5, #1
 8018b4c:	d0f7      	beq.n	8018b3e <__aeabi_dmul+0x1c6>
 8018b4e:	ea43 0306 	orr.w	r3, r3, r6
 8018b52:	4770      	bx	lr
 8018b54:	ea94 0f0c 	teq	r4, ip
 8018b58:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8018b5c:	bf18      	it	ne
 8018b5e:	ea95 0f0c 	teqne	r5, ip
 8018b62:	d00c      	beq.n	8018b7e <__aeabi_dmul+0x206>
 8018b64:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8018b68:	bf18      	it	ne
 8018b6a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8018b6e:	d1d1      	bne.n	8018b14 <__aeabi_dmul+0x19c>
 8018b70:	ea81 0103 	eor.w	r1, r1, r3
 8018b74:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8018b78:	f04f 0000 	mov.w	r0, #0
 8018b7c:	bd70      	pop	{r4, r5, r6, pc}
 8018b7e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8018b82:	bf06      	itte	eq
 8018b84:	4610      	moveq	r0, r2
 8018b86:	4619      	moveq	r1, r3
 8018b88:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8018b8c:	d019      	beq.n	8018bc2 <__aeabi_dmul+0x24a>
 8018b8e:	ea94 0f0c 	teq	r4, ip
 8018b92:	d102      	bne.n	8018b9a <__aeabi_dmul+0x222>
 8018b94:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8018b98:	d113      	bne.n	8018bc2 <__aeabi_dmul+0x24a>
 8018b9a:	ea95 0f0c 	teq	r5, ip
 8018b9e:	d105      	bne.n	8018bac <__aeabi_dmul+0x234>
 8018ba0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8018ba4:	bf1c      	itt	ne
 8018ba6:	4610      	movne	r0, r2
 8018ba8:	4619      	movne	r1, r3
 8018baa:	d10a      	bne.n	8018bc2 <__aeabi_dmul+0x24a>
 8018bac:	ea81 0103 	eor.w	r1, r1, r3
 8018bb0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8018bb4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8018bb8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8018bbc:	f04f 0000 	mov.w	r0, #0
 8018bc0:	bd70      	pop	{r4, r5, r6, pc}
 8018bc2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8018bc6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8018bca:	bd70      	pop	{r4, r5, r6, pc}

08018bcc <__aeabi_ddiv>:
 8018bcc:	b570      	push	{r4, r5, r6, lr}
 8018bce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8018bd2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8018bd6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8018bda:	bf1d      	ittte	ne
 8018bdc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8018be0:	ea94 0f0c 	teqne	r4, ip
 8018be4:	ea95 0f0c 	teqne	r5, ip
 8018be8:	f000 f8a7 	bleq	8018d3a <__aeabi_ddiv+0x16e>
 8018bec:	eba4 0405 	sub.w	r4, r4, r5
 8018bf0:	ea81 0e03 	eor.w	lr, r1, r3
 8018bf4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8018bf8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8018bfc:	f000 8088 	beq.w	8018d10 <__aeabi_ddiv+0x144>
 8018c00:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8018c04:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8018c08:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8018c0c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8018c10:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8018c14:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8018c18:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8018c1c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8018c20:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8018c24:	429d      	cmp	r5, r3
 8018c26:	bf08      	it	eq
 8018c28:	4296      	cmpeq	r6, r2
 8018c2a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8018c2e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8018c32:	d202      	bcs.n	8018c3a <__aeabi_ddiv+0x6e>
 8018c34:	085b      	lsrs	r3, r3, #1
 8018c36:	ea4f 0232 	mov.w	r2, r2, rrx
 8018c3a:	1ab6      	subs	r6, r6, r2
 8018c3c:	eb65 0503 	sbc.w	r5, r5, r3
 8018c40:	085b      	lsrs	r3, r3, #1
 8018c42:	ea4f 0232 	mov.w	r2, r2, rrx
 8018c46:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8018c4a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8018c4e:	ebb6 0e02 	subs.w	lr, r6, r2
 8018c52:	eb75 0e03 	sbcs.w	lr, r5, r3
 8018c56:	bf22      	ittt	cs
 8018c58:	1ab6      	subcs	r6, r6, r2
 8018c5a:	4675      	movcs	r5, lr
 8018c5c:	ea40 000c 	orrcs.w	r0, r0, ip
 8018c60:	085b      	lsrs	r3, r3, #1
 8018c62:	ea4f 0232 	mov.w	r2, r2, rrx
 8018c66:	ebb6 0e02 	subs.w	lr, r6, r2
 8018c6a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8018c6e:	bf22      	ittt	cs
 8018c70:	1ab6      	subcs	r6, r6, r2
 8018c72:	4675      	movcs	r5, lr
 8018c74:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8018c78:	085b      	lsrs	r3, r3, #1
 8018c7a:	ea4f 0232 	mov.w	r2, r2, rrx
 8018c7e:	ebb6 0e02 	subs.w	lr, r6, r2
 8018c82:	eb75 0e03 	sbcs.w	lr, r5, r3
 8018c86:	bf22      	ittt	cs
 8018c88:	1ab6      	subcs	r6, r6, r2
 8018c8a:	4675      	movcs	r5, lr
 8018c8c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8018c90:	085b      	lsrs	r3, r3, #1
 8018c92:	ea4f 0232 	mov.w	r2, r2, rrx
 8018c96:	ebb6 0e02 	subs.w	lr, r6, r2
 8018c9a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8018c9e:	bf22      	ittt	cs
 8018ca0:	1ab6      	subcs	r6, r6, r2
 8018ca2:	4675      	movcs	r5, lr
 8018ca4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8018ca8:	ea55 0e06 	orrs.w	lr, r5, r6
 8018cac:	d018      	beq.n	8018ce0 <__aeabi_ddiv+0x114>
 8018cae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8018cb2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8018cb6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8018cba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018cbe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8018cc2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8018cc6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8018cca:	d1c0      	bne.n	8018c4e <__aeabi_ddiv+0x82>
 8018ccc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8018cd0:	d10b      	bne.n	8018cea <__aeabi_ddiv+0x11e>
 8018cd2:	ea41 0100 	orr.w	r1, r1, r0
 8018cd6:	f04f 0000 	mov.w	r0, #0
 8018cda:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8018cde:	e7b6      	b.n	8018c4e <__aeabi_ddiv+0x82>
 8018ce0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8018ce4:	bf04      	itt	eq
 8018ce6:	4301      	orreq	r1, r0
 8018ce8:	2000      	moveq	r0, #0
 8018cea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8018cee:	bf88      	it	hi
 8018cf0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8018cf4:	f63f aeaf 	bhi.w	8018a56 <__aeabi_dmul+0xde>
 8018cf8:	ebb5 0c03 	subs.w	ip, r5, r3
 8018cfc:	bf04      	itt	eq
 8018cfe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8018d02:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8018d06:	f150 0000 	adcs.w	r0, r0, #0
 8018d0a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8018d0e:	bd70      	pop	{r4, r5, r6, pc}
 8018d10:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8018d14:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8018d18:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8018d1c:	bfc2      	ittt	gt
 8018d1e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8018d22:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8018d26:	bd70      	popgt	{r4, r5, r6, pc}
 8018d28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8018d2c:	f04f 0e00 	mov.w	lr, #0
 8018d30:	3c01      	subs	r4, #1
 8018d32:	e690      	b.n	8018a56 <__aeabi_dmul+0xde>
 8018d34:	ea45 0e06 	orr.w	lr, r5, r6
 8018d38:	e68d      	b.n	8018a56 <__aeabi_dmul+0xde>
 8018d3a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8018d3e:	ea94 0f0c 	teq	r4, ip
 8018d42:	bf08      	it	eq
 8018d44:	ea95 0f0c 	teqeq	r5, ip
 8018d48:	f43f af3b 	beq.w	8018bc2 <__aeabi_dmul+0x24a>
 8018d4c:	ea94 0f0c 	teq	r4, ip
 8018d50:	d10a      	bne.n	8018d68 <__aeabi_ddiv+0x19c>
 8018d52:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8018d56:	f47f af34 	bne.w	8018bc2 <__aeabi_dmul+0x24a>
 8018d5a:	ea95 0f0c 	teq	r5, ip
 8018d5e:	f47f af25 	bne.w	8018bac <__aeabi_dmul+0x234>
 8018d62:	4610      	mov	r0, r2
 8018d64:	4619      	mov	r1, r3
 8018d66:	e72c      	b.n	8018bc2 <__aeabi_dmul+0x24a>
 8018d68:	ea95 0f0c 	teq	r5, ip
 8018d6c:	d106      	bne.n	8018d7c <__aeabi_ddiv+0x1b0>
 8018d6e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8018d72:	f43f aefd 	beq.w	8018b70 <__aeabi_dmul+0x1f8>
 8018d76:	4610      	mov	r0, r2
 8018d78:	4619      	mov	r1, r3
 8018d7a:	e722      	b.n	8018bc2 <__aeabi_dmul+0x24a>
 8018d7c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8018d80:	bf18      	it	ne
 8018d82:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8018d86:	f47f aec5 	bne.w	8018b14 <__aeabi_dmul+0x19c>
 8018d8a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8018d8e:	f47f af0d 	bne.w	8018bac <__aeabi_dmul+0x234>
 8018d92:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8018d96:	f47f aeeb 	bne.w	8018b70 <__aeabi_dmul+0x1f8>
 8018d9a:	e712      	b.n	8018bc2 <__aeabi_dmul+0x24a>

08018d9c <__gedf2>:
 8018d9c:	f04f 3cff 	mov.w	ip, #4294967295
 8018da0:	e006      	b.n	8018db0 <__cmpdf2+0x4>
 8018da2:	bf00      	nop

08018da4 <__ledf2>:
 8018da4:	f04f 0c01 	mov.w	ip, #1
 8018da8:	e002      	b.n	8018db0 <__cmpdf2+0x4>
 8018daa:	bf00      	nop

08018dac <__cmpdf2>:
 8018dac:	f04f 0c01 	mov.w	ip, #1
 8018db0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8018db4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8018db8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8018dbc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8018dc0:	bf18      	it	ne
 8018dc2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8018dc6:	d01b      	beq.n	8018e00 <__cmpdf2+0x54>
 8018dc8:	b001      	add	sp, #4
 8018dca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8018dce:	bf0c      	ite	eq
 8018dd0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8018dd4:	ea91 0f03 	teqne	r1, r3
 8018dd8:	bf02      	ittt	eq
 8018dda:	ea90 0f02 	teqeq	r0, r2
 8018dde:	2000      	moveq	r0, #0
 8018de0:	4770      	bxeq	lr
 8018de2:	f110 0f00 	cmn.w	r0, #0
 8018de6:	ea91 0f03 	teq	r1, r3
 8018dea:	bf58      	it	pl
 8018dec:	4299      	cmppl	r1, r3
 8018dee:	bf08      	it	eq
 8018df0:	4290      	cmpeq	r0, r2
 8018df2:	bf2c      	ite	cs
 8018df4:	17d8      	asrcs	r0, r3, #31
 8018df6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8018dfa:	f040 0001 	orr.w	r0, r0, #1
 8018dfe:	4770      	bx	lr
 8018e00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8018e04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8018e08:	d102      	bne.n	8018e10 <__cmpdf2+0x64>
 8018e0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8018e0e:	d107      	bne.n	8018e20 <__cmpdf2+0x74>
 8018e10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8018e14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8018e18:	d1d6      	bne.n	8018dc8 <__cmpdf2+0x1c>
 8018e1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8018e1e:	d0d3      	beq.n	8018dc8 <__cmpdf2+0x1c>
 8018e20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8018e24:	4770      	bx	lr
 8018e26:	bf00      	nop

08018e28 <__aeabi_cdrcmple>:
 8018e28:	4684      	mov	ip, r0
 8018e2a:	4610      	mov	r0, r2
 8018e2c:	4662      	mov	r2, ip
 8018e2e:	468c      	mov	ip, r1
 8018e30:	4619      	mov	r1, r3
 8018e32:	4663      	mov	r3, ip
 8018e34:	e000      	b.n	8018e38 <__aeabi_cdcmpeq>
 8018e36:	bf00      	nop

08018e38 <__aeabi_cdcmpeq>:
 8018e38:	b501      	push	{r0, lr}
 8018e3a:	f7ff ffb7 	bl	8018dac <__cmpdf2>
 8018e3e:	2800      	cmp	r0, #0
 8018e40:	bf48      	it	mi
 8018e42:	f110 0f00 	cmnmi.w	r0, #0
 8018e46:	bd01      	pop	{r0, pc}

08018e48 <__aeabi_dcmpeq>:
 8018e48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8018e4c:	f7ff fff4 	bl	8018e38 <__aeabi_cdcmpeq>
 8018e50:	bf0c      	ite	eq
 8018e52:	2001      	moveq	r0, #1
 8018e54:	2000      	movne	r0, #0
 8018e56:	f85d fb08 	ldr.w	pc, [sp], #8
 8018e5a:	bf00      	nop

08018e5c <__aeabi_dcmplt>:
 8018e5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8018e60:	f7ff ffea 	bl	8018e38 <__aeabi_cdcmpeq>
 8018e64:	bf34      	ite	cc
 8018e66:	2001      	movcc	r0, #1
 8018e68:	2000      	movcs	r0, #0
 8018e6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8018e6e:	bf00      	nop

08018e70 <__aeabi_dcmple>:
 8018e70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8018e74:	f7ff ffe0 	bl	8018e38 <__aeabi_cdcmpeq>
 8018e78:	bf94      	ite	ls
 8018e7a:	2001      	movls	r0, #1
 8018e7c:	2000      	movhi	r0, #0
 8018e7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8018e82:	bf00      	nop

08018e84 <__aeabi_dcmpge>:
 8018e84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8018e88:	f7ff ffce 	bl	8018e28 <__aeabi_cdrcmple>
 8018e8c:	bf94      	ite	ls
 8018e8e:	2001      	movls	r0, #1
 8018e90:	2000      	movhi	r0, #0
 8018e92:	f85d fb08 	ldr.w	pc, [sp], #8
 8018e96:	bf00      	nop

08018e98 <__aeabi_dcmpgt>:
 8018e98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8018e9c:	f7ff ffc4 	bl	8018e28 <__aeabi_cdrcmple>
 8018ea0:	bf34      	ite	cc
 8018ea2:	2001      	movcc	r0, #1
 8018ea4:	2000      	movcs	r0, #0
 8018ea6:	f85d fb08 	ldr.w	pc, [sp], #8
 8018eaa:	bf00      	nop

08018eac <__aeabi_dcmpun>:
 8018eac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8018eb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8018eb4:	d102      	bne.n	8018ebc <__aeabi_dcmpun+0x10>
 8018eb6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8018eba:	d10a      	bne.n	8018ed2 <__aeabi_dcmpun+0x26>
 8018ebc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8018ec0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8018ec4:	d102      	bne.n	8018ecc <__aeabi_dcmpun+0x20>
 8018ec6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8018eca:	d102      	bne.n	8018ed2 <__aeabi_dcmpun+0x26>
 8018ecc:	f04f 0000 	mov.w	r0, #0
 8018ed0:	4770      	bx	lr
 8018ed2:	f04f 0001 	mov.w	r0, #1
 8018ed6:	4770      	bx	lr

08018ed8 <__aeabi_d2iz>:
 8018ed8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8018edc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8018ee0:	d215      	bcs.n	8018f0e <__aeabi_d2iz+0x36>
 8018ee2:	d511      	bpl.n	8018f08 <__aeabi_d2iz+0x30>
 8018ee4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8018ee8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8018eec:	d912      	bls.n	8018f14 <__aeabi_d2iz+0x3c>
 8018eee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8018ef2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8018ef6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8018efa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8018efe:	fa23 f002 	lsr.w	r0, r3, r2
 8018f02:	bf18      	it	ne
 8018f04:	4240      	negne	r0, r0
 8018f06:	4770      	bx	lr
 8018f08:	f04f 0000 	mov.w	r0, #0
 8018f0c:	4770      	bx	lr
 8018f0e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8018f12:	d105      	bne.n	8018f20 <__aeabi_d2iz+0x48>
 8018f14:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8018f18:	bf08      	it	eq
 8018f1a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8018f1e:	4770      	bx	lr
 8018f20:	f04f 0000 	mov.w	r0, #0
 8018f24:	4770      	bx	lr
 8018f26:	bf00      	nop

08018f28 <__aeabi_d2uiz>:
 8018f28:	004a      	lsls	r2, r1, #1
 8018f2a:	d211      	bcs.n	8018f50 <__aeabi_d2uiz+0x28>
 8018f2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8018f30:	d211      	bcs.n	8018f56 <__aeabi_d2uiz+0x2e>
 8018f32:	d50d      	bpl.n	8018f50 <__aeabi_d2uiz+0x28>
 8018f34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8018f38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8018f3c:	d40e      	bmi.n	8018f5c <__aeabi_d2uiz+0x34>
 8018f3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8018f42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8018f46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8018f4a:	fa23 f002 	lsr.w	r0, r3, r2
 8018f4e:	4770      	bx	lr
 8018f50:	f04f 0000 	mov.w	r0, #0
 8018f54:	4770      	bx	lr
 8018f56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8018f5a:	d102      	bne.n	8018f62 <__aeabi_d2uiz+0x3a>
 8018f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8018f60:	4770      	bx	lr
 8018f62:	f04f 0000 	mov.w	r0, #0
 8018f66:	4770      	bx	lr

08018f68 <__aeabi_d2f>:
 8018f68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8018f6c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8018f70:	bf24      	itt	cs
 8018f72:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8018f76:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8018f7a:	d90d      	bls.n	8018f98 <__aeabi_d2f+0x30>
 8018f7c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8018f80:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8018f84:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8018f88:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8018f8c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8018f90:	bf08      	it	eq
 8018f92:	f020 0001 	biceq.w	r0, r0, #1
 8018f96:	4770      	bx	lr
 8018f98:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8018f9c:	d121      	bne.n	8018fe2 <__aeabi_d2f+0x7a>
 8018f9e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8018fa2:	bfbc      	itt	lt
 8018fa4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8018fa8:	4770      	bxlt	lr
 8018faa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8018fae:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8018fb2:	f1c2 0218 	rsb	r2, r2, #24
 8018fb6:	f1c2 0c20 	rsb	ip, r2, #32
 8018fba:	fa10 f30c 	lsls.w	r3, r0, ip
 8018fbe:	fa20 f002 	lsr.w	r0, r0, r2
 8018fc2:	bf18      	it	ne
 8018fc4:	f040 0001 	orrne.w	r0, r0, #1
 8018fc8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8018fcc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8018fd0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8018fd4:	ea40 000c 	orr.w	r0, r0, ip
 8018fd8:	fa23 f302 	lsr.w	r3, r3, r2
 8018fdc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8018fe0:	e7cc      	b.n	8018f7c <__aeabi_d2f+0x14>
 8018fe2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8018fe6:	d107      	bne.n	8018ff8 <__aeabi_d2f+0x90>
 8018fe8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8018fec:	bf1e      	ittt	ne
 8018fee:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8018ff2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8018ff6:	4770      	bxne	lr
 8018ff8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8018ffc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8019000:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8019004:	4770      	bx	lr
 8019006:	bf00      	nop

08019008 <__aeabi_d2lz>:
 8019008:	b538      	push	{r3, r4, r5, lr}
 801900a:	2200      	movs	r2, #0
 801900c:	2300      	movs	r3, #0
 801900e:	4604      	mov	r4, r0
 8019010:	460d      	mov	r5, r1
 8019012:	f7ff ff23 	bl	8018e5c <__aeabi_dcmplt>
 8019016:	b928      	cbnz	r0, 8019024 <__aeabi_d2lz+0x1c>
 8019018:	4620      	mov	r0, r4
 801901a:	4629      	mov	r1, r5
 801901c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019020:	f000 b80a 	b.w	8019038 <__aeabi_d2ulz>
 8019024:	4620      	mov	r0, r4
 8019026:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 801902a:	f000 f805 	bl	8019038 <__aeabi_d2ulz>
 801902e:	4240      	negs	r0, r0
 8019030:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8019034:	bd38      	pop	{r3, r4, r5, pc}
 8019036:	bf00      	nop

08019038 <__aeabi_d2ulz>:
 8019038:	b5d0      	push	{r4, r6, r7, lr}
 801903a:	4b0c      	ldr	r3, [pc, #48]	; (801906c <__aeabi_d2ulz+0x34>)
 801903c:	2200      	movs	r2, #0
 801903e:	4606      	mov	r6, r0
 8019040:	460f      	mov	r7, r1
 8019042:	f7ff fc99 	bl	8018978 <__aeabi_dmul>
 8019046:	f7ff ff6f 	bl	8018f28 <__aeabi_d2uiz>
 801904a:	4604      	mov	r4, r0
 801904c:	f7ff fc1a 	bl	8018884 <__aeabi_ui2d>
 8019050:	4b07      	ldr	r3, [pc, #28]	; (8019070 <__aeabi_d2ulz+0x38>)
 8019052:	2200      	movs	r2, #0
 8019054:	f7ff fc90 	bl	8018978 <__aeabi_dmul>
 8019058:	4602      	mov	r2, r0
 801905a:	460b      	mov	r3, r1
 801905c:	4630      	mov	r0, r6
 801905e:	4639      	mov	r1, r7
 8019060:	f7ff fad2 	bl	8018608 <__aeabi_dsub>
 8019064:	f7ff ff60 	bl	8018f28 <__aeabi_d2uiz>
 8019068:	4621      	mov	r1, r4
 801906a:	bdd0      	pop	{r4, r6, r7, pc}
 801906c:	3df00000 	.word	0x3df00000
 8019070:	41f00000 	.word	0x41f00000

08019074 <__aeabi_uldivmod>:
 8019074:	b953      	cbnz	r3, 801908c <__aeabi_uldivmod+0x18>
 8019076:	b94a      	cbnz	r2, 801908c <__aeabi_uldivmod+0x18>
 8019078:	2900      	cmp	r1, #0
 801907a:	bf08      	it	eq
 801907c:	2800      	cmpeq	r0, #0
 801907e:	bf1c      	itt	ne
 8019080:	f04f 31ff 	movne.w	r1, #4294967295
 8019084:	f04f 30ff 	movne.w	r0, #4294967295
 8019088:	f000 b974 	b.w	8019374 <__aeabi_idiv0>
 801908c:	f1ad 0c08 	sub.w	ip, sp, #8
 8019090:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8019094:	f000 f806 	bl	80190a4 <__udivmoddi4>
 8019098:	f8dd e004 	ldr.w	lr, [sp, #4]
 801909c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80190a0:	b004      	add	sp, #16
 80190a2:	4770      	bx	lr

080190a4 <__udivmoddi4>:
 80190a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80190a8:	9d08      	ldr	r5, [sp, #32]
 80190aa:	4604      	mov	r4, r0
 80190ac:	468e      	mov	lr, r1
 80190ae:	2b00      	cmp	r3, #0
 80190b0:	d14d      	bne.n	801914e <__udivmoddi4+0xaa>
 80190b2:	428a      	cmp	r2, r1
 80190b4:	4694      	mov	ip, r2
 80190b6:	d969      	bls.n	801918c <__udivmoddi4+0xe8>
 80190b8:	fab2 f282 	clz	r2, r2
 80190bc:	b152      	cbz	r2, 80190d4 <__udivmoddi4+0x30>
 80190be:	fa01 f302 	lsl.w	r3, r1, r2
 80190c2:	f1c2 0120 	rsb	r1, r2, #32
 80190c6:	fa20 f101 	lsr.w	r1, r0, r1
 80190ca:	fa0c fc02 	lsl.w	ip, ip, r2
 80190ce:	ea41 0e03 	orr.w	lr, r1, r3
 80190d2:	4094      	lsls	r4, r2
 80190d4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80190d8:	0c21      	lsrs	r1, r4, #16
 80190da:	fbbe f6f8 	udiv	r6, lr, r8
 80190de:	fa1f f78c 	uxth.w	r7, ip
 80190e2:	fb08 e316 	mls	r3, r8, r6, lr
 80190e6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80190ea:	fb06 f107 	mul.w	r1, r6, r7
 80190ee:	4299      	cmp	r1, r3
 80190f0:	d90a      	bls.n	8019108 <__udivmoddi4+0x64>
 80190f2:	eb1c 0303 	adds.w	r3, ip, r3
 80190f6:	f106 30ff 	add.w	r0, r6, #4294967295
 80190fa:	f080 811f 	bcs.w	801933c <__udivmoddi4+0x298>
 80190fe:	4299      	cmp	r1, r3
 8019100:	f240 811c 	bls.w	801933c <__udivmoddi4+0x298>
 8019104:	3e02      	subs	r6, #2
 8019106:	4463      	add	r3, ip
 8019108:	1a5b      	subs	r3, r3, r1
 801910a:	b2a4      	uxth	r4, r4
 801910c:	fbb3 f0f8 	udiv	r0, r3, r8
 8019110:	fb08 3310 	mls	r3, r8, r0, r3
 8019114:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8019118:	fb00 f707 	mul.w	r7, r0, r7
 801911c:	42a7      	cmp	r7, r4
 801911e:	d90a      	bls.n	8019136 <__udivmoddi4+0x92>
 8019120:	eb1c 0404 	adds.w	r4, ip, r4
 8019124:	f100 33ff 	add.w	r3, r0, #4294967295
 8019128:	f080 810a 	bcs.w	8019340 <__udivmoddi4+0x29c>
 801912c:	42a7      	cmp	r7, r4
 801912e:	f240 8107 	bls.w	8019340 <__udivmoddi4+0x29c>
 8019132:	4464      	add	r4, ip
 8019134:	3802      	subs	r0, #2
 8019136:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 801913a:	1be4      	subs	r4, r4, r7
 801913c:	2600      	movs	r6, #0
 801913e:	b11d      	cbz	r5, 8019148 <__udivmoddi4+0xa4>
 8019140:	40d4      	lsrs	r4, r2
 8019142:	2300      	movs	r3, #0
 8019144:	e9c5 4300 	strd	r4, r3, [r5]
 8019148:	4631      	mov	r1, r6
 801914a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801914e:	428b      	cmp	r3, r1
 8019150:	d909      	bls.n	8019166 <__udivmoddi4+0xc2>
 8019152:	2d00      	cmp	r5, #0
 8019154:	f000 80ef 	beq.w	8019336 <__udivmoddi4+0x292>
 8019158:	2600      	movs	r6, #0
 801915a:	e9c5 0100 	strd	r0, r1, [r5]
 801915e:	4630      	mov	r0, r6
 8019160:	4631      	mov	r1, r6
 8019162:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019166:	fab3 f683 	clz	r6, r3
 801916a:	2e00      	cmp	r6, #0
 801916c:	d14a      	bne.n	8019204 <__udivmoddi4+0x160>
 801916e:	428b      	cmp	r3, r1
 8019170:	d302      	bcc.n	8019178 <__udivmoddi4+0xd4>
 8019172:	4282      	cmp	r2, r0
 8019174:	f200 80f9 	bhi.w	801936a <__udivmoddi4+0x2c6>
 8019178:	1a84      	subs	r4, r0, r2
 801917a:	eb61 0303 	sbc.w	r3, r1, r3
 801917e:	2001      	movs	r0, #1
 8019180:	469e      	mov	lr, r3
 8019182:	2d00      	cmp	r5, #0
 8019184:	d0e0      	beq.n	8019148 <__udivmoddi4+0xa4>
 8019186:	e9c5 4e00 	strd	r4, lr, [r5]
 801918a:	e7dd      	b.n	8019148 <__udivmoddi4+0xa4>
 801918c:	b902      	cbnz	r2, 8019190 <__udivmoddi4+0xec>
 801918e:	deff      	udf	#255	; 0xff
 8019190:	fab2 f282 	clz	r2, r2
 8019194:	2a00      	cmp	r2, #0
 8019196:	f040 8092 	bne.w	80192be <__udivmoddi4+0x21a>
 801919a:	eba1 010c 	sub.w	r1, r1, ip
 801919e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80191a2:	fa1f fe8c 	uxth.w	lr, ip
 80191a6:	2601      	movs	r6, #1
 80191a8:	0c20      	lsrs	r0, r4, #16
 80191aa:	fbb1 f3f7 	udiv	r3, r1, r7
 80191ae:	fb07 1113 	mls	r1, r7, r3, r1
 80191b2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80191b6:	fb0e f003 	mul.w	r0, lr, r3
 80191ba:	4288      	cmp	r0, r1
 80191bc:	d908      	bls.n	80191d0 <__udivmoddi4+0x12c>
 80191be:	eb1c 0101 	adds.w	r1, ip, r1
 80191c2:	f103 38ff 	add.w	r8, r3, #4294967295
 80191c6:	d202      	bcs.n	80191ce <__udivmoddi4+0x12a>
 80191c8:	4288      	cmp	r0, r1
 80191ca:	f200 80cb 	bhi.w	8019364 <__udivmoddi4+0x2c0>
 80191ce:	4643      	mov	r3, r8
 80191d0:	1a09      	subs	r1, r1, r0
 80191d2:	b2a4      	uxth	r4, r4
 80191d4:	fbb1 f0f7 	udiv	r0, r1, r7
 80191d8:	fb07 1110 	mls	r1, r7, r0, r1
 80191dc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80191e0:	fb0e fe00 	mul.w	lr, lr, r0
 80191e4:	45a6      	cmp	lr, r4
 80191e6:	d908      	bls.n	80191fa <__udivmoddi4+0x156>
 80191e8:	eb1c 0404 	adds.w	r4, ip, r4
 80191ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80191f0:	d202      	bcs.n	80191f8 <__udivmoddi4+0x154>
 80191f2:	45a6      	cmp	lr, r4
 80191f4:	f200 80bb 	bhi.w	801936e <__udivmoddi4+0x2ca>
 80191f8:	4608      	mov	r0, r1
 80191fa:	eba4 040e 	sub.w	r4, r4, lr
 80191fe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8019202:	e79c      	b.n	801913e <__udivmoddi4+0x9a>
 8019204:	f1c6 0720 	rsb	r7, r6, #32
 8019208:	40b3      	lsls	r3, r6
 801920a:	fa22 fc07 	lsr.w	ip, r2, r7
 801920e:	ea4c 0c03 	orr.w	ip, ip, r3
 8019212:	fa20 f407 	lsr.w	r4, r0, r7
 8019216:	fa01 f306 	lsl.w	r3, r1, r6
 801921a:	431c      	orrs	r4, r3
 801921c:	40f9      	lsrs	r1, r7
 801921e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8019222:	fa00 f306 	lsl.w	r3, r0, r6
 8019226:	fbb1 f8f9 	udiv	r8, r1, r9
 801922a:	0c20      	lsrs	r0, r4, #16
 801922c:	fa1f fe8c 	uxth.w	lr, ip
 8019230:	fb09 1118 	mls	r1, r9, r8, r1
 8019234:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8019238:	fb08 f00e 	mul.w	r0, r8, lr
 801923c:	4288      	cmp	r0, r1
 801923e:	fa02 f206 	lsl.w	r2, r2, r6
 8019242:	d90b      	bls.n	801925c <__udivmoddi4+0x1b8>
 8019244:	eb1c 0101 	adds.w	r1, ip, r1
 8019248:	f108 3aff 	add.w	sl, r8, #4294967295
 801924c:	f080 8088 	bcs.w	8019360 <__udivmoddi4+0x2bc>
 8019250:	4288      	cmp	r0, r1
 8019252:	f240 8085 	bls.w	8019360 <__udivmoddi4+0x2bc>
 8019256:	f1a8 0802 	sub.w	r8, r8, #2
 801925a:	4461      	add	r1, ip
 801925c:	1a09      	subs	r1, r1, r0
 801925e:	b2a4      	uxth	r4, r4
 8019260:	fbb1 f0f9 	udiv	r0, r1, r9
 8019264:	fb09 1110 	mls	r1, r9, r0, r1
 8019268:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 801926c:	fb00 fe0e 	mul.w	lr, r0, lr
 8019270:	458e      	cmp	lr, r1
 8019272:	d908      	bls.n	8019286 <__udivmoddi4+0x1e2>
 8019274:	eb1c 0101 	adds.w	r1, ip, r1
 8019278:	f100 34ff 	add.w	r4, r0, #4294967295
 801927c:	d26c      	bcs.n	8019358 <__udivmoddi4+0x2b4>
 801927e:	458e      	cmp	lr, r1
 8019280:	d96a      	bls.n	8019358 <__udivmoddi4+0x2b4>
 8019282:	3802      	subs	r0, #2
 8019284:	4461      	add	r1, ip
 8019286:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 801928a:	fba0 9402 	umull	r9, r4, r0, r2
 801928e:	eba1 010e 	sub.w	r1, r1, lr
 8019292:	42a1      	cmp	r1, r4
 8019294:	46c8      	mov	r8, r9
 8019296:	46a6      	mov	lr, r4
 8019298:	d356      	bcc.n	8019348 <__udivmoddi4+0x2a4>
 801929a:	d053      	beq.n	8019344 <__udivmoddi4+0x2a0>
 801929c:	b15d      	cbz	r5, 80192b6 <__udivmoddi4+0x212>
 801929e:	ebb3 0208 	subs.w	r2, r3, r8
 80192a2:	eb61 010e 	sbc.w	r1, r1, lr
 80192a6:	fa01 f707 	lsl.w	r7, r1, r7
 80192aa:	fa22 f306 	lsr.w	r3, r2, r6
 80192ae:	40f1      	lsrs	r1, r6
 80192b0:	431f      	orrs	r7, r3
 80192b2:	e9c5 7100 	strd	r7, r1, [r5]
 80192b6:	2600      	movs	r6, #0
 80192b8:	4631      	mov	r1, r6
 80192ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80192be:	f1c2 0320 	rsb	r3, r2, #32
 80192c2:	40d8      	lsrs	r0, r3
 80192c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80192c8:	fa21 f303 	lsr.w	r3, r1, r3
 80192cc:	4091      	lsls	r1, r2
 80192ce:	4301      	orrs	r1, r0
 80192d0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80192d4:	fa1f fe8c 	uxth.w	lr, ip
 80192d8:	fbb3 f0f7 	udiv	r0, r3, r7
 80192dc:	fb07 3610 	mls	r6, r7, r0, r3
 80192e0:	0c0b      	lsrs	r3, r1, #16
 80192e2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80192e6:	fb00 f60e 	mul.w	r6, r0, lr
 80192ea:	429e      	cmp	r6, r3
 80192ec:	fa04 f402 	lsl.w	r4, r4, r2
 80192f0:	d908      	bls.n	8019304 <__udivmoddi4+0x260>
 80192f2:	eb1c 0303 	adds.w	r3, ip, r3
 80192f6:	f100 38ff 	add.w	r8, r0, #4294967295
 80192fa:	d22f      	bcs.n	801935c <__udivmoddi4+0x2b8>
 80192fc:	429e      	cmp	r6, r3
 80192fe:	d92d      	bls.n	801935c <__udivmoddi4+0x2b8>
 8019300:	3802      	subs	r0, #2
 8019302:	4463      	add	r3, ip
 8019304:	1b9b      	subs	r3, r3, r6
 8019306:	b289      	uxth	r1, r1
 8019308:	fbb3 f6f7 	udiv	r6, r3, r7
 801930c:	fb07 3316 	mls	r3, r7, r6, r3
 8019310:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8019314:	fb06 f30e 	mul.w	r3, r6, lr
 8019318:	428b      	cmp	r3, r1
 801931a:	d908      	bls.n	801932e <__udivmoddi4+0x28a>
 801931c:	eb1c 0101 	adds.w	r1, ip, r1
 8019320:	f106 38ff 	add.w	r8, r6, #4294967295
 8019324:	d216      	bcs.n	8019354 <__udivmoddi4+0x2b0>
 8019326:	428b      	cmp	r3, r1
 8019328:	d914      	bls.n	8019354 <__udivmoddi4+0x2b0>
 801932a:	3e02      	subs	r6, #2
 801932c:	4461      	add	r1, ip
 801932e:	1ac9      	subs	r1, r1, r3
 8019330:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8019334:	e738      	b.n	80191a8 <__udivmoddi4+0x104>
 8019336:	462e      	mov	r6, r5
 8019338:	4628      	mov	r0, r5
 801933a:	e705      	b.n	8019148 <__udivmoddi4+0xa4>
 801933c:	4606      	mov	r6, r0
 801933e:	e6e3      	b.n	8019108 <__udivmoddi4+0x64>
 8019340:	4618      	mov	r0, r3
 8019342:	e6f8      	b.n	8019136 <__udivmoddi4+0x92>
 8019344:	454b      	cmp	r3, r9
 8019346:	d2a9      	bcs.n	801929c <__udivmoddi4+0x1f8>
 8019348:	ebb9 0802 	subs.w	r8, r9, r2
 801934c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8019350:	3801      	subs	r0, #1
 8019352:	e7a3      	b.n	801929c <__udivmoddi4+0x1f8>
 8019354:	4646      	mov	r6, r8
 8019356:	e7ea      	b.n	801932e <__udivmoddi4+0x28a>
 8019358:	4620      	mov	r0, r4
 801935a:	e794      	b.n	8019286 <__udivmoddi4+0x1e2>
 801935c:	4640      	mov	r0, r8
 801935e:	e7d1      	b.n	8019304 <__udivmoddi4+0x260>
 8019360:	46d0      	mov	r8, sl
 8019362:	e77b      	b.n	801925c <__udivmoddi4+0x1b8>
 8019364:	3b02      	subs	r3, #2
 8019366:	4461      	add	r1, ip
 8019368:	e732      	b.n	80191d0 <__udivmoddi4+0x12c>
 801936a:	4630      	mov	r0, r6
 801936c:	e709      	b.n	8019182 <__udivmoddi4+0xde>
 801936e:	4464      	add	r4, ip
 8019370:	3802      	subs	r0, #2
 8019372:	e742      	b.n	80191fa <__udivmoddi4+0x156>

08019374 <__aeabi_idiv0>:
 8019374:	4770      	bx	lr
 8019376:	bf00      	nop

08019378 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8019378:	f8df d034 	ldr.w	sp, [pc, #52]	; 80193b0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 801937c:	480d      	ldr	r0, [pc, #52]	; (80193b4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 801937e:	490e      	ldr	r1, [pc, #56]	; (80193b8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8019380:	4a0e      	ldr	r2, [pc, #56]	; (80193bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8019382:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8019384:	e002      	b.n	801938c <LoopCopyDataInit>

08019386 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8019386:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8019388:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 801938a:	3304      	adds	r3, #4

0801938c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 801938c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 801938e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8019390:	d3f9      	bcc.n	8019386 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8019392:	4a0b      	ldr	r2, [pc, #44]	; (80193c0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8019394:	4c0b      	ldr	r4, [pc, #44]	; (80193c4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8019396:	2300      	movs	r3, #0
  b LoopFillZerobss
 8019398:	e001      	b.n	801939e <LoopFillZerobss>

0801939a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 801939a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 801939c:	3204      	adds	r2, #4

0801939e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 801939e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80193a0:	d3fb      	bcc.n	801939a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80193a2:	f7ec fda9 	bl	8005ef8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80193a6:	f000 f81b 	bl	80193e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80193aa:	f7e8 fad5 	bl	8001958 <main>
  bx  lr    
 80193ae:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80193b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80193b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80193b8:	20000238 	.word	0x20000238
  ldr r2, =_sidata
 80193bc:	08052070 	.word	0x08052070
  ldr r2, =_sbss
 80193c0:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 80193c4:	200009bc 	.word	0x200009bc

080193c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80193c8:	e7fe      	b.n	80193c8 <ADC_IRQHandler>

080193ca <atoi>:
 80193ca:	220a      	movs	r2, #10
 80193cc:	2100      	movs	r1, #0
 80193ce:	f001 bd7f 	b.w	801aed0 <strtol>
	...

080193d4 <__errno>:
 80193d4:	4b01      	ldr	r3, [pc, #4]	; (80193dc <__errno+0x8>)
 80193d6:	6818      	ldr	r0, [r3, #0]
 80193d8:	4770      	bx	lr
 80193da:	bf00      	nop
 80193dc:	20000064 	.word	0x20000064

080193e0 <__libc_init_array>:
 80193e0:	b570      	push	{r4, r5, r6, lr}
 80193e2:	4d0d      	ldr	r5, [pc, #52]	; (8019418 <__libc_init_array+0x38>)
 80193e4:	4c0d      	ldr	r4, [pc, #52]	; (801941c <__libc_init_array+0x3c>)
 80193e6:	1b64      	subs	r4, r4, r5
 80193e8:	10a4      	asrs	r4, r4, #2
 80193ea:	2600      	movs	r6, #0
 80193ec:	42a6      	cmp	r6, r4
 80193ee:	d109      	bne.n	8019404 <__libc_init_array+0x24>
 80193f0:	4d0b      	ldr	r5, [pc, #44]	; (8019420 <__libc_init_array+0x40>)
 80193f2:	4c0c      	ldr	r4, [pc, #48]	; (8019424 <__libc_init_array+0x44>)
 80193f4:	f005 fc46 	bl	801ec84 <_init>
 80193f8:	1b64      	subs	r4, r4, r5
 80193fa:	10a4      	asrs	r4, r4, #2
 80193fc:	2600      	movs	r6, #0
 80193fe:	42a6      	cmp	r6, r4
 8019400:	d105      	bne.n	801940e <__libc_init_array+0x2e>
 8019402:	bd70      	pop	{r4, r5, r6, pc}
 8019404:	f855 3b04 	ldr.w	r3, [r5], #4
 8019408:	4798      	blx	r3
 801940a:	3601      	adds	r6, #1
 801940c:	e7ee      	b.n	80193ec <__libc_init_array+0xc>
 801940e:	f855 3b04 	ldr.w	r3, [r5], #4
 8019412:	4798      	blx	r3
 8019414:	3601      	adds	r6, #1
 8019416:	e7f2      	b.n	80193fe <__libc_init_array+0x1e>
 8019418:	08052068 	.word	0x08052068
 801941c:	08052068 	.word	0x08052068
 8019420:	08052068 	.word	0x08052068
 8019424:	0805206c 	.word	0x0805206c

08019428 <memset>:
 8019428:	4402      	add	r2, r0
 801942a:	4603      	mov	r3, r0
 801942c:	4293      	cmp	r3, r2
 801942e:	d100      	bne.n	8019432 <memset+0xa>
 8019430:	4770      	bx	lr
 8019432:	f803 1b01 	strb.w	r1, [r3], #1
 8019436:	e7f9      	b.n	801942c <memset+0x4>

08019438 <__cvt>:
 8019438:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801943c:	ec55 4b10 	vmov	r4, r5, d0
 8019440:	2d00      	cmp	r5, #0
 8019442:	460e      	mov	r6, r1
 8019444:	4619      	mov	r1, r3
 8019446:	462b      	mov	r3, r5
 8019448:	bfbb      	ittet	lt
 801944a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801944e:	461d      	movlt	r5, r3
 8019450:	2300      	movge	r3, #0
 8019452:	232d      	movlt	r3, #45	; 0x2d
 8019454:	700b      	strb	r3, [r1, #0]
 8019456:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019458:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801945c:	4691      	mov	r9, r2
 801945e:	f023 0820 	bic.w	r8, r3, #32
 8019462:	bfbc      	itt	lt
 8019464:	4622      	movlt	r2, r4
 8019466:	4614      	movlt	r4, r2
 8019468:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801946c:	d005      	beq.n	801947a <__cvt+0x42>
 801946e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8019472:	d100      	bne.n	8019476 <__cvt+0x3e>
 8019474:	3601      	adds	r6, #1
 8019476:	2102      	movs	r1, #2
 8019478:	e000      	b.n	801947c <__cvt+0x44>
 801947a:	2103      	movs	r1, #3
 801947c:	ab03      	add	r3, sp, #12
 801947e:	9301      	str	r3, [sp, #4]
 8019480:	ab02      	add	r3, sp, #8
 8019482:	9300      	str	r3, [sp, #0]
 8019484:	ec45 4b10 	vmov	d0, r4, r5
 8019488:	4653      	mov	r3, sl
 801948a:	4632      	mov	r2, r6
 801948c:	f001 fdb8 	bl	801b000 <_dtoa_r>
 8019490:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8019494:	4607      	mov	r7, r0
 8019496:	d102      	bne.n	801949e <__cvt+0x66>
 8019498:	f019 0f01 	tst.w	r9, #1
 801949c:	d022      	beq.n	80194e4 <__cvt+0xac>
 801949e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80194a2:	eb07 0906 	add.w	r9, r7, r6
 80194a6:	d110      	bne.n	80194ca <__cvt+0x92>
 80194a8:	783b      	ldrb	r3, [r7, #0]
 80194aa:	2b30      	cmp	r3, #48	; 0x30
 80194ac:	d10a      	bne.n	80194c4 <__cvt+0x8c>
 80194ae:	2200      	movs	r2, #0
 80194b0:	2300      	movs	r3, #0
 80194b2:	4620      	mov	r0, r4
 80194b4:	4629      	mov	r1, r5
 80194b6:	f7ff fcc7 	bl	8018e48 <__aeabi_dcmpeq>
 80194ba:	b918      	cbnz	r0, 80194c4 <__cvt+0x8c>
 80194bc:	f1c6 0601 	rsb	r6, r6, #1
 80194c0:	f8ca 6000 	str.w	r6, [sl]
 80194c4:	f8da 3000 	ldr.w	r3, [sl]
 80194c8:	4499      	add	r9, r3
 80194ca:	2200      	movs	r2, #0
 80194cc:	2300      	movs	r3, #0
 80194ce:	4620      	mov	r0, r4
 80194d0:	4629      	mov	r1, r5
 80194d2:	f7ff fcb9 	bl	8018e48 <__aeabi_dcmpeq>
 80194d6:	b108      	cbz	r0, 80194dc <__cvt+0xa4>
 80194d8:	f8cd 900c 	str.w	r9, [sp, #12]
 80194dc:	2230      	movs	r2, #48	; 0x30
 80194de:	9b03      	ldr	r3, [sp, #12]
 80194e0:	454b      	cmp	r3, r9
 80194e2:	d307      	bcc.n	80194f4 <__cvt+0xbc>
 80194e4:	9b03      	ldr	r3, [sp, #12]
 80194e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80194e8:	1bdb      	subs	r3, r3, r7
 80194ea:	4638      	mov	r0, r7
 80194ec:	6013      	str	r3, [r2, #0]
 80194ee:	b004      	add	sp, #16
 80194f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80194f4:	1c59      	adds	r1, r3, #1
 80194f6:	9103      	str	r1, [sp, #12]
 80194f8:	701a      	strb	r2, [r3, #0]
 80194fa:	e7f0      	b.n	80194de <__cvt+0xa6>

080194fc <__exponent>:
 80194fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80194fe:	4603      	mov	r3, r0
 8019500:	2900      	cmp	r1, #0
 8019502:	bfb8      	it	lt
 8019504:	4249      	neglt	r1, r1
 8019506:	f803 2b02 	strb.w	r2, [r3], #2
 801950a:	bfb4      	ite	lt
 801950c:	222d      	movlt	r2, #45	; 0x2d
 801950e:	222b      	movge	r2, #43	; 0x2b
 8019510:	2909      	cmp	r1, #9
 8019512:	7042      	strb	r2, [r0, #1]
 8019514:	dd2a      	ble.n	801956c <__exponent+0x70>
 8019516:	f10d 0407 	add.w	r4, sp, #7
 801951a:	46a4      	mov	ip, r4
 801951c:	270a      	movs	r7, #10
 801951e:	46a6      	mov	lr, r4
 8019520:	460a      	mov	r2, r1
 8019522:	fb91 f6f7 	sdiv	r6, r1, r7
 8019526:	fb07 1516 	mls	r5, r7, r6, r1
 801952a:	3530      	adds	r5, #48	; 0x30
 801952c:	2a63      	cmp	r2, #99	; 0x63
 801952e:	f104 34ff 	add.w	r4, r4, #4294967295
 8019532:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8019536:	4631      	mov	r1, r6
 8019538:	dcf1      	bgt.n	801951e <__exponent+0x22>
 801953a:	3130      	adds	r1, #48	; 0x30
 801953c:	f1ae 0502 	sub.w	r5, lr, #2
 8019540:	f804 1c01 	strb.w	r1, [r4, #-1]
 8019544:	1c44      	adds	r4, r0, #1
 8019546:	4629      	mov	r1, r5
 8019548:	4561      	cmp	r1, ip
 801954a:	d30a      	bcc.n	8019562 <__exponent+0x66>
 801954c:	f10d 0209 	add.w	r2, sp, #9
 8019550:	eba2 020e 	sub.w	r2, r2, lr
 8019554:	4565      	cmp	r5, ip
 8019556:	bf88      	it	hi
 8019558:	2200      	movhi	r2, #0
 801955a:	4413      	add	r3, r2
 801955c:	1a18      	subs	r0, r3, r0
 801955e:	b003      	add	sp, #12
 8019560:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019562:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019566:	f804 2f01 	strb.w	r2, [r4, #1]!
 801956a:	e7ed      	b.n	8019548 <__exponent+0x4c>
 801956c:	2330      	movs	r3, #48	; 0x30
 801956e:	3130      	adds	r1, #48	; 0x30
 8019570:	7083      	strb	r3, [r0, #2]
 8019572:	70c1      	strb	r1, [r0, #3]
 8019574:	1d03      	adds	r3, r0, #4
 8019576:	e7f1      	b.n	801955c <__exponent+0x60>

08019578 <_printf_float>:
 8019578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801957c:	ed2d 8b02 	vpush	{d8}
 8019580:	b08d      	sub	sp, #52	; 0x34
 8019582:	460c      	mov	r4, r1
 8019584:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8019588:	4616      	mov	r6, r2
 801958a:	461f      	mov	r7, r3
 801958c:	4605      	mov	r5, r0
 801958e:	f002 fe95 	bl	801c2bc <_localeconv_r>
 8019592:	f8d0 a000 	ldr.w	sl, [r0]
 8019596:	4650      	mov	r0, sl
 8019598:	f7fe ffd6 	bl	8018548 <strlen>
 801959c:	2300      	movs	r3, #0
 801959e:	930a      	str	r3, [sp, #40]	; 0x28
 80195a0:	6823      	ldr	r3, [r4, #0]
 80195a2:	9305      	str	r3, [sp, #20]
 80195a4:	f8d8 3000 	ldr.w	r3, [r8]
 80195a8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80195ac:	3307      	adds	r3, #7
 80195ae:	f023 0307 	bic.w	r3, r3, #7
 80195b2:	f103 0208 	add.w	r2, r3, #8
 80195b6:	f8c8 2000 	str.w	r2, [r8]
 80195ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80195be:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80195c2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80195c6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80195ca:	9307      	str	r3, [sp, #28]
 80195cc:	f8cd 8018 	str.w	r8, [sp, #24]
 80195d0:	ee08 0a10 	vmov	s16, r0
 80195d4:	4b9f      	ldr	r3, [pc, #636]	; (8019854 <_printf_float+0x2dc>)
 80195d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80195da:	f04f 32ff 	mov.w	r2, #4294967295
 80195de:	f7ff fc65 	bl	8018eac <__aeabi_dcmpun>
 80195e2:	bb88      	cbnz	r0, 8019648 <_printf_float+0xd0>
 80195e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80195e8:	4b9a      	ldr	r3, [pc, #616]	; (8019854 <_printf_float+0x2dc>)
 80195ea:	f04f 32ff 	mov.w	r2, #4294967295
 80195ee:	f7ff fc3f 	bl	8018e70 <__aeabi_dcmple>
 80195f2:	bb48      	cbnz	r0, 8019648 <_printf_float+0xd0>
 80195f4:	2200      	movs	r2, #0
 80195f6:	2300      	movs	r3, #0
 80195f8:	4640      	mov	r0, r8
 80195fa:	4649      	mov	r1, r9
 80195fc:	f7ff fc2e 	bl	8018e5c <__aeabi_dcmplt>
 8019600:	b110      	cbz	r0, 8019608 <_printf_float+0x90>
 8019602:	232d      	movs	r3, #45	; 0x2d
 8019604:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019608:	4b93      	ldr	r3, [pc, #588]	; (8019858 <_printf_float+0x2e0>)
 801960a:	4894      	ldr	r0, [pc, #592]	; (801985c <_printf_float+0x2e4>)
 801960c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8019610:	bf94      	ite	ls
 8019612:	4698      	movls	r8, r3
 8019614:	4680      	movhi	r8, r0
 8019616:	2303      	movs	r3, #3
 8019618:	6123      	str	r3, [r4, #16]
 801961a:	9b05      	ldr	r3, [sp, #20]
 801961c:	f023 0204 	bic.w	r2, r3, #4
 8019620:	6022      	str	r2, [r4, #0]
 8019622:	f04f 0900 	mov.w	r9, #0
 8019626:	9700      	str	r7, [sp, #0]
 8019628:	4633      	mov	r3, r6
 801962a:	aa0b      	add	r2, sp, #44	; 0x2c
 801962c:	4621      	mov	r1, r4
 801962e:	4628      	mov	r0, r5
 8019630:	f000 f9d8 	bl	80199e4 <_printf_common>
 8019634:	3001      	adds	r0, #1
 8019636:	f040 8090 	bne.w	801975a <_printf_float+0x1e2>
 801963a:	f04f 30ff 	mov.w	r0, #4294967295
 801963e:	b00d      	add	sp, #52	; 0x34
 8019640:	ecbd 8b02 	vpop	{d8}
 8019644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019648:	4642      	mov	r2, r8
 801964a:	464b      	mov	r3, r9
 801964c:	4640      	mov	r0, r8
 801964e:	4649      	mov	r1, r9
 8019650:	f7ff fc2c 	bl	8018eac <__aeabi_dcmpun>
 8019654:	b140      	cbz	r0, 8019668 <_printf_float+0xf0>
 8019656:	464b      	mov	r3, r9
 8019658:	2b00      	cmp	r3, #0
 801965a:	bfbc      	itt	lt
 801965c:	232d      	movlt	r3, #45	; 0x2d
 801965e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8019662:	487f      	ldr	r0, [pc, #508]	; (8019860 <_printf_float+0x2e8>)
 8019664:	4b7f      	ldr	r3, [pc, #508]	; (8019864 <_printf_float+0x2ec>)
 8019666:	e7d1      	b.n	801960c <_printf_float+0x94>
 8019668:	6863      	ldr	r3, [r4, #4]
 801966a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801966e:	9206      	str	r2, [sp, #24]
 8019670:	1c5a      	adds	r2, r3, #1
 8019672:	d13f      	bne.n	80196f4 <_printf_float+0x17c>
 8019674:	2306      	movs	r3, #6
 8019676:	6063      	str	r3, [r4, #4]
 8019678:	9b05      	ldr	r3, [sp, #20]
 801967a:	6861      	ldr	r1, [r4, #4]
 801967c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8019680:	2300      	movs	r3, #0
 8019682:	9303      	str	r3, [sp, #12]
 8019684:	ab0a      	add	r3, sp, #40	; 0x28
 8019686:	e9cd b301 	strd	fp, r3, [sp, #4]
 801968a:	ab09      	add	r3, sp, #36	; 0x24
 801968c:	ec49 8b10 	vmov	d0, r8, r9
 8019690:	9300      	str	r3, [sp, #0]
 8019692:	6022      	str	r2, [r4, #0]
 8019694:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8019698:	4628      	mov	r0, r5
 801969a:	f7ff fecd 	bl	8019438 <__cvt>
 801969e:	9b06      	ldr	r3, [sp, #24]
 80196a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80196a2:	2b47      	cmp	r3, #71	; 0x47
 80196a4:	4680      	mov	r8, r0
 80196a6:	d108      	bne.n	80196ba <_printf_float+0x142>
 80196a8:	1cc8      	adds	r0, r1, #3
 80196aa:	db02      	blt.n	80196b2 <_printf_float+0x13a>
 80196ac:	6863      	ldr	r3, [r4, #4]
 80196ae:	4299      	cmp	r1, r3
 80196b0:	dd41      	ble.n	8019736 <_printf_float+0x1be>
 80196b2:	f1ab 0b02 	sub.w	fp, fp, #2
 80196b6:	fa5f fb8b 	uxtb.w	fp, fp
 80196ba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80196be:	d820      	bhi.n	8019702 <_printf_float+0x18a>
 80196c0:	3901      	subs	r1, #1
 80196c2:	465a      	mov	r2, fp
 80196c4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80196c8:	9109      	str	r1, [sp, #36]	; 0x24
 80196ca:	f7ff ff17 	bl	80194fc <__exponent>
 80196ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80196d0:	1813      	adds	r3, r2, r0
 80196d2:	2a01      	cmp	r2, #1
 80196d4:	4681      	mov	r9, r0
 80196d6:	6123      	str	r3, [r4, #16]
 80196d8:	dc02      	bgt.n	80196e0 <_printf_float+0x168>
 80196da:	6822      	ldr	r2, [r4, #0]
 80196dc:	07d2      	lsls	r2, r2, #31
 80196de:	d501      	bpl.n	80196e4 <_printf_float+0x16c>
 80196e0:	3301      	adds	r3, #1
 80196e2:	6123      	str	r3, [r4, #16]
 80196e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80196e8:	2b00      	cmp	r3, #0
 80196ea:	d09c      	beq.n	8019626 <_printf_float+0xae>
 80196ec:	232d      	movs	r3, #45	; 0x2d
 80196ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80196f2:	e798      	b.n	8019626 <_printf_float+0xae>
 80196f4:	9a06      	ldr	r2, [sp, #24]
 80196f6:	2a47      	cmp	r2, #71	; 0x47
 80196f8:	d1be      	bne.n	8019678 <_printf_float+0x100>
 80196fa:	2b00      	cmp	r3, #0
 80196fc:	d1bc      	bne.n	8019678 <_printf_float+0x100>
 80196fe:	2301      	movs	r3, #1
 8019700:	e7b9      	b.n	8019676 <_printf_float+0xfe>
 8019702:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8019706:	d118      	bne.n	801973a <_printf_float+0x1c2>
 8019708:	2900      	cmp	r1, #0
 801970a:	6863      	ldr	r3, [r4, #4]
 801970c:	dd0b      	ble.n	8019726 <_printf_float+0x1ae>
 801970e:	6121      	str	r1, [r4, #16]
 8019710:	b913      	cbnz	r3, 8019718 <_printf_float+0x1a0>
 8019712:	6822      	ldr	r2, [r4, #0]
 8019714:	07d0      	lsls	r0, r2, #31
 8019716:	d502      	bpl.n	801971e <_printf_float+0x1a6>
 8019718:	3301      	adds	r3, #1
 801971a:	440b      	add	r3, r1
 801971c:	6123      	str	r3, [r4, #16]
 801971e:	65a1      	str	r1, [r4, #88]	; 0x58
 8019720:	f04f 0900 	mov.w	r9, #0
 8019724:	e7de      	b.n	80196e4 <_printf_float+0x16c>
 8019726:	b913      	cbnz	r3, 801972e <_printf_float+0x1b6>
 8019728:	6822      	ldr	r2, [r4, #0]
 801972a:	07d2      	lsls	r2, r2, #31
 801972c:	d501      	bpl.n	8019732 <_printf_float+0x1ba>
 801972e:	3302      	adds	r3, #2
 8019730:	e7f4      	b.n	801971c <_printf_float+0x1a4>
 8019732:	2301      	movs	r3, #1
 8019734:	e7f2      	b.n	801971c <_printf_float+0x1a4>
 8019736:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801973a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801973c:	4299      	cmp	r1, r3
 801973e:	db05      	blt.n	801974c <_printf_float+0x1d4>
 8019740:	6823      	ldr	r3, [r4, #0]
 8019742:	6121      	str	r1, [r4, #16]
 8019744:	07d8      	lsls	r0, r3, #31
 8019746:	d5ea      	bpl.n	801971e <_printf_float+0x1a6>
 8019748:	1c4b      	adds	r3, r1, #1
 801974a:	e7e7      	b.n	801971c <_printf_float+0x1a4>
 801974c:	2900      	cmp	r1, #0
 801974e:	bfd4      	ite	le
 8019750:	f1c1 0202 	rsble	r2, r1, #2
 8019754:	2201      	movgt	r2, #1
 8019756:	4413      	add	r3, r2
 8019758:	e7e0      	b.n	801971c <_printf_float+0x1a4>
 801975a:	6823      	ldr	r3, [r4, #0]
 801975c:	055a      	lsls	r2, r3, #21
 801975e:	d407      	bmi.n	8019770 <_printf_float+0x1f8>
 8019760:	6923      	ldr	r3, [r4, #16]
 8019762:	4642      	mov	r2, r8
 8019764:	4631      	mov	r1, r6
 8019766:	4628      	mov	r0, r5
 8019768:	47b8      	blx	r7
 801976a:	3001      	adds	r0, #1
 801976c:	d12c      	bne.n	80197c8 <_printf_float+0x250>
 801976e:	e764      	b.n	801963a <_printf_float+0xc2>
 8019770:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8019774:	f240 80e0 	bls.w	8019938 <_printf_float+0x3c0>
 8019778:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801977c:	2200      	movs	r2, #0
 801977e:	2300      	movs	r3, #0
 8019780:	f7ff fb62 	bl	8018e48 <__aeabi_dcmpeq>
 8019784:	2800      	cmp	r0, #0
 8019786:	d034      	beq.n	80197f2 <_printf_float+0x27a>
 8019788:	4a37      	ldr	r2, [pc, #220]	; (8019868 <_printf_float+0x2f0>)
 801978a:	2301      	movs	r3, #1
 801978c:	4631      	mov	r1, r6
 801978e:	4628      	mov	r0, r5
 8019790:	47b8      	blx	r7
 8019792:	3001      	adds	r0, #1
 8019794:	f43f af51 	beq.w	801963a <_printf_float+0xc2>
 8019798:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801979c:	429a      	cmp	r2, r3
 801979e:	db02      	blt.n	80197a6 <_printf_float+0x22e>
 80197a0:	6823      	ldr	r3, [r4, #0]
 80197a2:	07d8      	lsls	r0, r3, #31
 80197a4:	d510      	bpl.n	80197c8 <_printf_float+0x250>
 80197a6:	ee18 3a10 	vmov	r3, s16
 80197aa:	4652      	mov	r2, sl
 80197ac:	4631      	mov	r1, r6
 80197ae:	4628      	mov	r0, r5
 80197b0:	47b8      	blx	r7
 80197b2:	3001      	adds	r0, #1
 80197b4:	f43f af41 	beq.w	801963a <_printf_float+0xc2>
 80197b8:	f04f 0800 	mov.w	r8, #0
 80197bc:	f104 091a 	add.w	r9, r4, #26
 80197c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80197c2:	3b01      	subs	r3, #1
 80197c4:	4543      	cmp	r3, r8
 80197c6:	dc09      	bgt.n	80197dc <_printf_float+0x264>
 80197c8:	6823      	ldr	r3, [r4, #0]
 80197ca:	079b      	lsls	r3, r3, #30
 80197cc:	f100 8105 	bmi.w	80199da <_printf_float+0x462>
 80197d0:	68e0      	ldr	r0, [r4, #12]
 80197d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80197d4:	4298      	cmp	r0, r3
 80197d6:	bfb8      	it	lt
 80197d8:	4618      	movlt	r0, r3
 80197da:	e730      	b.n	801963e <_printf_float+0xc6>
 80197dc:	2301      	movs	r3, #1
 80197de:	464a      	mov	r2, r9
 80197e0:	4631      	mov	r1, r6
 80197e2:	4628      	mov	r0, r5
 80197e4:	47b8      	blx	r7
 80197e6:	3001      	adds	r0, #1
 80197e8:	f43f af27 	beq.w	801963a <_printf_float+0xc2>
 80197ec:	f108 0801 	add.w	r8, r8, #1
 80197f0:	e7e6      	b.n	80197c0 <_printf_float+0x248>
 80197f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80197f4:	2b00      	cmp	r3, #0
 80197f6:	dc39      	bgt.n	801986c <_printf_float+0x2f4>
 80197f8:	4a1b      	ldr	r2, [pc, #108]	; (8019868 <_printf_float+0x2f0>)
 80197fa:	2301      	movs	r3, #1
 80197fc:	4631      	mov	r1, r6
 80197fe:	4628      	mov	r0, r5
 8019800:	47b8      	blx	r7
 8019802:	3001      	adds	r0, #1
 8019804:	f43f af19 	beq.w	801963a <_printf_float+0xc2>
 8019808:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801980c:	4313      	orrs	r3, r2
 801980e:	d102      	bne.n	8019816 <_printf_float+0x29e>
 8019810:	6823      	ldr	r3, [r4, #0]
 8019812:	07d9      	lsls	r1, r3, #31
 8019814:	d5d8      	bpl.n	80197c8 <_printf_float+0x250>
 8019816:	ee18 3a10 	vmov	r3, s16
 801981a:	4652      	mov	r2, sl
 801981c:	4631      	mov	r1, r6
 801981e:	4628      	mov	r0, r5
 8019820:	47b8      	blx	r7
 8019822:	3001      	adds	r0, #1
 8019824:	f43f af09 	beq.w	801963a <_printf_float+0xc2>
 8019828:	f04f 0900 	mov.w	r9, #0
 801982c:	f104 0a1a 	add.w	sl, r4, #26
 8019830:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019832:	425b      	negs	r3, r3
 8019834:	454b      	cmp	r3, r9
 8019836:	dc01      	bgt.n	801983c <_printf_float+0x2c4>
 8019838:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801983a:	e792      	b.n	8019762 <_printf_float+0x1ea>
 801983c:	2301      	movs	r3, #1
 801983e:	4652      	mov	r2, sl
 8019840:	4631      	mov	r1, r6
 8019842:	4628      	mov	r0, r5
 8019844:	47b8      	blx	r7
 8019846:	3001      	adds	r0, #1
 8019848:	f43f aef7 	beq.w	801963a <_printf_float+0xc2>
 801984c:	f109 0901 	add.w	r9, r9, #1
 8019850:	e7ee      	b.n	8019830 <_printf_float+0x2b8>
 8019852:	bf00      	nop
 8019854:	7fefffff 	.word	0x7fefffff
 8019858:	08051b8c 	.word	0x08051b8c
 801985c:	08051b90 	.word	0x08051b90
 8019860:	08051b98 	.word	0x08051b98
 8019864:	08051b94 	.word	0x08051b94
 8019868:	08051b9c 	.word	0x08051b9c
 801986c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801986e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8019870:	429a      	cmp	r2, r3
 8019872:	bfa8      	it	ge
 8019874:	461a      	movge	r2, r3
 8019876:	2a00      	cmp	r2, #0
 8019878:	4691      	mov	r9, r2
 801987a:	dc37      	bgt.n	80198ec <_printf_float+0x374>
 801987c:	f04f 0b00 	mov.w	fp, #0
 8019880:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019884:	f104 021a 	add.w	r2, r4, #26
 8019888:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801988a:	9305      	str	r3, [sp, #20]
 801988c:	eba3 0309 	sub.w	r3, r3, r9
 8019890:	455b      	cmp	r3, fp
 8019892:	dc33      	bgt.n	80198fc <_printf_float+0x384>
 8019894:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8019898:	429a      	cmp	r2, r3
 801989a:	db3b      	blt.n	8019914 <_printf_float+0x39c>
 801989c:	6823      	ldr	r3, [r4, #0]
 801989e:	07da      	lsls	r2, r3, #31
 80198a0:	d438      	bmi.n	8019914 <_printf_float+0x39c>
 80198a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80198a4:	9a05      	ldr	r2, [sp, #20]
 80198a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80198a8:	1a9a      	subs	r2, r3, r2
 80198aa:	eba3 0901 	sub.w	r9, r3, r1
 80198ae:	4591      	cmp	r9, r2
 80198b0:	bfa8      	it	ge
 80198b2:	4691      	movge	r9, r2
 80198b4:	f1b9 0f00 	cmp.w	r9, #0
 80198b8:	dc35      	bgt.n	8019926 <_printf_float+0x3ae>
 80198ba:	f04f 0800 	mov.w	r8, #0
 80198be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80198c2:	f104 0a1a 	add.w	sl, r4, #26
 80198c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80198ca:	1a9b      	subs	r3, r3, r2
 80198cc:	eba3 0309 	sub.w	r3, r3, r9
 80198d0:	4543      	cmp	r3, r8
 80198d2:	f77f af79 	ble.w	80197c8 <_printf_float+0x250>
 80198d6:	2301      	movs	r3, #1
 80198d8:	4652      	mov	r2, sl
 80198da:	4631      	mov	r1, r6
 80198dc:	4628      	mov	r0, r5
 80198de:	47b8      	blx	r7
 80198e0:	3001      	adds	r0, #1
 80198e2:	f43f aeaa 	beq.w	801963a <_printf_float+0xc2>
 80198e6:	f108 0801 	add.w	r8, r8, #1
 80198ea:	e7ec      	b.n	80198c6 <_printf_float+0x34e>
 80198ec:	4613      	mov	r3, r2
 80198ee:	4631      	mov	r1, r6
 80198f0:	4642      	mov	r2, r8
 80198f2:	4628      	mov	r0, r5
 80198f4:	47b8      	blx	r7
 80198f6:	3001      	adds	r0, #1
 80198f8:	d1c0      	bne.n	801987c <_printf_float+0x304>
 80198fa:	e69e      	b.n	801963a <_printf_float+0xc2>
 80198fc:	2301      	movs	r3, #1
 80198fe:	4631      	mov	r1, r6
 8019900:	4628      	mov	r0, r5
 8019902:	9205      	str	r2, [sp, #20]
 8019904:	47b8      	blx	r7
 8019906:	3001      	adds	r0, #1
 8019908:	f43f ae97 	beq.w	801963a <_printf_float+0xc2>
 801990c:	9a05      	ldr	r2, [sp, #20]
 801990e:	f10b 0b01 	add.w	fp, fp, #1
 8019912:	e7b9      	b.n	8019888 <_printf_float+0x310>
 8019914:	ee18 3a10 	vmov	r3, s16
 8019918:	4652      	mov	r2, sl
 801991a:	4631      	mov	r1, r6
 801991c:	4628      	mov	r0, r5
 801991e:	47b8      	blx	r7
 8019920:	3001      	adds	r0, #1
 8019922:	d1be      	bne.n	80198a2 <_printf_float+0x32a>
 8019924:	e689      	b.n	801963a <_printf_float+0xc2>
 8019926:	9a05      	ldr	r2, [sp, #20]
 8019928:	464b      	mov	r3, r9
 801992a:	4442      	add	r2, r8
 801992c:	4631      	mov	r1, r6
 801992e:	4628      	mov	r0, r5
 8019930:	47b8      	blx	r7
 8019932:	3001      	adds	r0, #1
 8019934:	d1c1      	bne.n	80198ba <_printf_float+0x342>
 8019936:	e680      	b.n	801963a <_printf_float+0xc2>
 8019938:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801993a:	2a01      	cmp	r2, #1
 801993c:	dc01      	bgt.n	8019942 <_printf_float+0x3ca>
 801993e:	07db      	lsls	r3, r3, #31
 8019940:	d538      	bpl.n	80199b4 <_printf_float+0x43c>
 8019942:	2301      	movs	r3, #1
 8019944:	4642      	mov	r2, r8
 8019946:	4631      	mov	r1, r6
 8019948:	4628      	mov	r0, r5
 801994a:	47b8      	blx	r7
 801994c:	3001      	adds	r0, #1
 801994e:	f43f ae74 	beq.w	801963a <_printf_float+0xc2>
 8019952:	ee18 3a10 	vmov	r3, s16
 8019956:	4652      	mov	r2, sl
 8019958:	4631      	mov	r1, r6
 801995a:	4628      	mov	r0, r5
 801995c:	47b8      	blx	r7
 801995e:	3001      	adds	r0, #1
 8019960:	f43f ae6b 	beq.w	801963a <_printf_float+0xc2>
 8019964:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8019968:	2200      	movs	r2, #0
 801996a:	2300      	movs	r3, #0
 801996c:	f7ff fa6c 	bl	8018e48 <__aeabi_dcmpeq>
 8019970:	b9d8      	cbnz	r0, 80199aa <_printf_float+0x432>
 8019972:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019974:	f108 0201 	add.w	r2, r8, #1
 8019978:	3b01      	subs	r3, #1
 801997a:	4631      	mov	r1, r6
 801997c:	4628      	mov	r0, r5
 801997e:	47b8      	blx	r7
 8019980:	3001      	adds	r0, #1
 8019982:	d10e      	bne.n	80199a2 <_printf_float+0x42a>
 8019984:	e659      	b.n	801963a <_printf_float+0xc2>
 8019986:	2301      	movs	r3, #1
 8019988:	4652      	mov	r2, sl
 801998a:	4631      	mov	r1, r6
 801998c:	4628      	mov	r0, r5
 801998e:	47b8      	blx	r7
 8019990:	3001      	adds	r0, #1
 8019992:	f43f ae52 	beq.w	801963a <_printf_float+0xc2>
 8019996:	f108 0801 	add.w	r8, r8, #1
 801999a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801999c:	3b01      	subs	r3, #1
 801999e:	4543      	cmp	r3, r8
 80199a0:	dcf1      	bgt.n	8019986 <_printf_float+0x40e>
 80199a2:	464b      	mov	r3, r9
 80199a4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80199a8:	e6dc      	b.n	8019764 <_printf_float+0x1ec>
 80199aa:	f04f 0800 	mov.w	r8, #0
 80199ae:	f104 0a1a 	add.w	sl, r4, #26
 80199b2:	e7f2      	b.n	801999a <_printf_float+0x422>
 80199b4:	2301      	movs	r3, #1
 80199b6:	4642      	mov	r2, r8
 80199b8:	e7df      	b.n	801997a <_printf_float+0x402>
 80199ba:	2301      	movs	r3, #1
 80199bc:	464a      	mov	r2, r9
 80199be:	4631      	mov	r1, r6
 80199c0:	4628      	mov	r0, r5
 80199c2:	47b8      	blx	r7
 80199c4:	3001      	adds	r0, #1
 80199c6:	f43f ae38 	beq.w	801963a <_printf_float+0xc2>
 80199ca:	f108 0801 	add.w	r8, r8, #1
 80199ce:	68e3      	ldr	r3, [r4, #12]
 80199d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80199d2:	1a5b      	subs	r3, r3, r1
 80199d4:	4543      	cmp	r3, r8
 80199d6:	dcf0      	bgt.n	80199ba <_printf_float+0x442>
 80199d8:	e6fa      	b.n	80197d0 <_printf_float+0x258>
 80199da:	f04f 0800 	mov.w	r8, #0
 80199de:	f104 0919 	add.w	r9, r4, #25
 80199e2:	e7f4      	b.n	80199ce <_printf_float+0x456>

080199e4 <_printf_common>:
 80199e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80199e8:	4616      	mov	r6, r2
 80199ea:	4699      	mov	r9, r3
 80199ec:	688a      	ldr	r2, [r1, #8]
 80199ee:	690b      	ldr	r3, [r1, #16]
 80199f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80199f4:	4293      	cmp	r3, r2
 80199f6:	bfb8      	it	lt
 80199f8:	4613      	movlt	r3, r2
 80199fa:	6033      	str	r3, [r6, #0]
 80199fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8019a00:	4607      	mov	r7, r0
 8019a02:	460c      	mov	r4, r1
 8019a04:	b10a      	cbz	r2, 8019a0a <_printf_common+0x26>
 8019a06:	3301      	adds	r3, #1
 8019a08:	6033      	str	r3, [r6, #0]
 8019a0a:	6823      	ldr	r3, [r4, #0]
 8019a0c:	0699      	lsls	r1, r3, #26
 8019a0e:	bf42      	ittt	mi
 8019a10:	6833      	ldrmi	r3, [r6, #0]
 8019a12:	3302      	addmi	r3, #2
 8019a14:	6033      	strmi	r3, [r6, #0]
 8019a16:	6825      	ldr	r5, [r4, #0]
 8019a18:	f015 0506 	ands.w	r5, r5, #6
 8019a1c:	d106      	bne.n	8019a2c <_printf_common+0x48>
 8019a1e:	f104 0a19 	add.w	sl, r4, #25
 8019a22:	68e3      	ldr	r3, [r4, #12]
 8019a24:	6832      	ldr	r2, [r6, #0]
 8019a26:	1a9b      	subs	r3, r3, r2
 8019a28:	42ab      	cmp	r3, r5
 8019a2a:	dc26      	bgt.n	8019a7a <_printf_common+0x96>
 8019a2c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8019a30:	1e13      	subs	r3, r2, #0
 8019a32:	6822      	ldr	r2, [r4, #0]
 8019a34:	bf18      	it	ne
 8019a36:	2301      	movne	r3, #1
 8019a38:	0692      	lsls	r2, r2, #26
 8019a3a:	d42b      	bmi.n	8019a94 <_printf_common+0xb0>
 8019a3c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8019a40:	4649      	mov	r1, r9
 8019a42:	4638      	mov	r0, r7
 8019a44:	47c0      	blx	r8
 8019a46:	3001      	adds	r0, #1
 8019a48:	d01e      	beq.n	8019a88 <_printf_common+0xa4>
 8019a4a:	6823      	ldr	r3, [r4, #0]
 8019a4c:	68e5      	ldr	r5, [r4, #12]
 8019a4e:	6832      	ldr	r2, [r6, #0]
 8019a50:	f003 0306 	and.w	r3, r3, #6
 8019a54:	2b04      	cmp	r3, #4
 8019a56:	bf08      	it	eq
 8019a58:	1aad      	subeq	r5, r5, r2
 8019a5a:	68a3      	ldr	r3, [r4, #8]
 8019a5c:	6922      	ldr	r2, [r4, #16]
 8019a5e:	bf0c      	ite	eq
 8019a60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019a64:	2500      	movne	r5, #0
 8019a66:	4293      	cmp	r3, r2
 8019a68:	bfc4      	itt	gt
 8019a6a:	1a9b      	subgt	r3, r3, r2
 8019a6c:	18ed      	addgt	r5, r5, r3
 8019a6e:	2600      	movs	r6, #0
 8019a70:	341a      	adds	r4, #26
 8019a72:	42b5      	cmp	r5, r6
 8019a74:	d11a      	bne.n	8019aac <_printf_common+0xc8>
 8019a76:	2000      	movs	r0, #0
 8019a78:	e008      	b.n	8019a8c <_printf_common+0xa8>
 8019a7a:	2301      	movs	r3, #1
 8019a7c:	4652      	mov	r2, sl
 8019a7e:	4649      	mov	r1, r9
 8019a80:	4638      	mov	r0, r7
 8019a82:	47c0      	blx	r8
 8019a84:	3001      	adds	r0, #1
 8019a86:	d103      	bne.n	8019a90 <_printf_common+0xac>
 8019a88:	f04f 30ff 	mov.w	r0, #4294967295
 8019a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019a90:	3501      	adds	r5, #1
 8019a92:	e7c6      	b.n	8019a22 <_printf_common+0x3e>
 8019a94:	18e1      	adds	r1, r4, r3
 8019a96:	1c5a      	adds	r2, r3, #1
 8019a98:	2030      	movs	r0, #48	; 0x30
 8019a9a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8019a9e:	4422      	add	r2, r4
 8019aa0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8019aa4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8019aa8:	3302      	adds	r3, #2
 8019aaa:	e7c7      	b.n	8019a3c <_printf_common+0x58>
 8019aac:	2301      	movs	r3, #1
 8019aae:	4622      	mov	r2, r4
 8019ab0:	4649      	mov	r1, r9
 8019ab2:	4638      	mov	r0, r7
 8019ab4:	47c0      	blx	r8
 8019ab6:	3001      	adds	r0, #1
 8019ab8:	d0e6      	beq.n	8019a88 <_printf_common+0xa4>
 8019aba:	3601      	adds	r6, #1
 8019abc:	e7d9      	b.n	8019a72 <_printf_common+0x8e>
	...

08019ac0 <_printf_i>:
 8019ac0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019ac4:	7e0f      	ldrb	r7, [r1, #24]
 8019ac6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8019ac8:	2f78      	cmp	r7, #120	; 0x78
 8019aca:	4691      	mov	r9, r2
 8019acc:	4680      	mov	r8, r0
 8019ace:	460c      	mov	r4, r1
 8019ad0:	469a      	mov	sl, r3
 8019ad2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8019ad6:	d807      	bhi.n	8019ae8 <_printf_i+0x28>
 8019ad8:	2f62      	cmp	r7, #98	; 0x62
 8019ada:	d80a      	bhi.n	8019af2 <_printf_i+0x32>
 8019adc:	2f00      	cmp	r7, #0
 8019ade:	f000 80d8 	beq.w	8019c92 <_printf_i+0x1d2>
 8019ae2:	2f58      	cmp	r7, #88	; 0x58
 8019ae4:	f000 80a3 	beq.w	8019c2e <_printf_i+0x16e>
 8019ae8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8019aec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8019af0:	e03a      	b.n	8019b68 <_printf_i+0xa8>
 8019af2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8019af6:	2b15      	cmp	r3, #21
 8019af8:	d8f6      	bhi.n	8019ae8 <_printf_i+0x28>
 8019afa:	a101      	add	r1, pc, #4	; (adr r1, 8019b00 <_printf_i+0x40>)
 8019afc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019b00:	08019b59 	.word	0x08019b59
 8019b04:	08019b6d 	.word	0x08019b6d
 8019b08:	08019ae9 	.word	0x08019ae9
 8019b0c:	08019ae9 	.word	0x08019ae9
 8019b10:	08019ae9 	.word	0x08019ae9
 8019b14:	08019ae9 	.word	0x08019ae9
 8019b18:	08019b6d 	.word	0x08019b6d
 8019b1c:	08019ae9 	.word	0x08019ae9
 8019b20:	08019ae9 	.word	0x08019ae9
 8019b24:	08019ae9 	.word	0x08019ae9
 8019b28:	08019ae9 	.word	0x08019ae9
 8019b2c:	08019c79 	.word	0x08019c79
 8019b30:	08019b9d 	.word	0x08019b9d
 8019b34:	08019c5b 	.word	0x08019c5b
 8019b38:	08019ae9 	.word	0x08019ae9
 8019b3c:	08019ae9 	.word	0x08019ae9
 8019b40:	08019c9b 	.word	0x08019c9b
 8019b44:	08019ae9 	.word	0x08019ae9
 8019b48:	08019b9d 	.word	0x08019b9d
 8019b4c:	08019ae9 	.word	0x08019ae9
 8019b50:	08019ae9 	.word	0x08019ae9
 8019b54:	08019c63 	.word	0x08019c63
 8019b58:	682b      	ldr	r3, [r5, #0]
 8019b5a:	1d1a      	adds	r2, r3, #4
 8019b5c:	681b      	ldr	r3, [r3, #0]
 8019b5e:	602a      	str	r2, [r5, #0]
 8019b60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8019b64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8019b68:	2301      	movs	r3, #1
 8019b6a:	e0a3      	b.n	8019cb4 <_printf_i+0x1f4>
 8019b6c:	6820      	ldr	r0, [r4, #0]
 8019b6e:	6829      	ldr	r1, [r5, #0]
 8019b70:	0606      	lsls	r6, r0, #24
 8019b72:	f101 0304 	add.w	r3, r1, #4
 8019b76:	d50a      	bpl.n	8019b8e <_printf_i+0xce>
 8019b78:	680e      	ldr	r6, [r1, #0]
 8019b7a:	602b      	str	r3, [r5, #0]
 8019b7c:	2e00      	cmp	r6, #0
 8019b7e:	da03      	bge.n	8019b88 <_printf_i+0xc8>
 8019b80:	232d      	movs	r3, #45	; 0x2d
 8019b82:	4276      	negs	r6, r6
 8019b84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019b88:	485e      	ldr	r0, [pc, #376]	; (8019d04 <_printf_i+0x244>)
 8019b8a:	230a      	movs	r3, #10
 8019b8c:	e019      	b.n	8019bc2 <_printf_i+0x102>
 8019b8e:	680e      	ldr	r6, [r1, #0]
 8019b90:	602b      	str	r3, [r5, #0]
 8019b92:	f010 0f40 	tst.w	r0, #64	; 0x40
 8019b96:	bf18      	it	ne
 8019b98:	b236      	sxthne	r6, r6
 8019b9a:	e7ef      	b.n	8019b7c <_printf_i+0xbc>
 8019b9c:	682b      	ldr	r3, [r5, #0]
 8019b9e:	6820      	ldr	r0, [r4, #0]
 8019ba0:	1d19      	adds	r1, r3, #4
 8019ba2:	6029      	str	r1, [r5, #0]
 8019ba4:	0601      	lsls	r1, r0, #24
 8019ba6:	d501      	bpl.n	8019bac <_printf_i+0xec>
 8019ba8:	681e      	ldr	r6, [r3, #0]
 8019baa:	e002      	b.n	8019bb2 <_printf_i+0xf2>
 8019bac:	0646      	lsls	r6, r0, #25
 8019bae:	d5fb      	bpl.n	8019ba8 <_printf_i+0xe8>
 8019bb0:	881e      	ldrh	r6, [r3, #0]
 8019bb2:	4854      	ldr	r0, [pc, #336]	; (8019d04 <_printf_i+0x244>)
 8019bb4:	2f6f      	cmp	r7, #111	; 0x6f
 8019bb6:	bf0c      	ite	eq
 8019bb8:	2308      	moveq	r3, #8
 8019bba:	230a      	movne	r3, #10
 8019bbc:	2100      	movs	r1, #0
 8019bbe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8019bc2:	6865      	ldr	r5, [r4, #4]
 8019bc4:	60a5      	str	r5, [r4, #8]
 8019bc6:	2d00      	cmp	r5, #0
 8019bc8:	bfa2      	ittt	ge
 8019bca:	6821      	ldrge	r1, [r4, #0]
 8019bcc:	f021 0104 	bicge.w	r1, r1, #4
 8019bd0:	6021      	strge	r1, [r4, #0]
 8019bd2:	b90e      	cbnz	r6, 8019bd8 <_printf_i+0x118>
 8019bd4:	2d00      	cmp	r5, #0
 8019bd6:	d04d      	beq.n	8019c74 <_printf_i+0x1b4>
 8019bd8:	4615      	mov	r5, r2
 8019bda:	fbb6 f1f3 	udiv	r1, r6, r3
 8019bde:	fb03 6711 	mls	r7, r3, r1, r6
 8019be2:	5dc7      	ldrb	r7, [r0, r7]
 8019be4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8019be8:	4637      	mov	r7, r6
 8019bea:	42bb      	cmp	r3, r7
 8019bec:	460e      	mov	r6, r1
 8019bee:	d9f4      	bls.n	8019bda <_printf_i+0x11a>
 8019bf0:	2b08      	cmp	r3, #8
 8019bf2:	d10b      	bne.n	8019c0c <_printf_i+0x14c>
 8019bf4:	6823      	ldr	r3, [r4, #0]
 8019bf6:	07de      	lsls	r6, r3, #31
 8019bf8:	d508      	bpl.n	8019c0c <_printf_i+0x14c>
 8019bfa:	6923      	ldr	r3, [r4, #16]
 8019bfc:	6861      	ldr	r1, [r4, #4]
 8019bfe:	4299      	cmp	r1, r3
 8019c00:	bfde      	ittt	le
 8019c02:	2330      	movle	r3, #48	; 0x30
 8019c04:	f805 3c01 	strble.w	r3, [r5, #-1]
 8019c08:	f105 35ff 	addle.w	r5, r5, #4294967295
 8019c0c:	1b52      	subs	r2, r2, r5
 8019c0e:	6122      	str	r2, [r4, #16]
 8019c10:	f8cd a000 	str.w	sl, [sp]
 8019c14:	464b      	mov	r3, r9
 8019c16:	aa03      	add	r2, sp, #12
 8019c18:	4621      	mov	r1, r4
 8019c1a:	4640      	mov	r0, r8
 8019c1c:	f7ff fee2 	bl	80199e4 <_printf_common>
 8019c20:	3001      	adds	r0, #1
 8019c22:	d14c      	bne.n	8019cbe <_printf_i+0x1fe>
 8019c24:	f04f 30ff 	mov.w	r0, #4294967295
 8019c28:	b004      	add	sp, #16
 8019c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019c2e:	4835      	ldr	r0, [pc, #212]	; (8019d04 <_printf_i+0x244>)
 8019c30:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8019c34:	6829      	ldr	r1, [r5, #0]
 8019c36:	6823      	ldr	r3, [r4, #0]
 8019c38:	f851 6b04 	ldr.w	r6, [r1], #4
 8019c3c:	6029      	str	r1, [r5, #0]
 8019c3e:	061d      	lsls	r5, r3, #24
 8019c40:	d514      	bpl.n	8019c6c <_printf_i+0x1ac>
 8019c42:	07df      	lsls	r7, r3, #31
 8019c44:	bf44      	itt	mi
 8019c46:	f043 0320 	orrmi.w	r3, r3, #32
 8019c4a:	6023      	strmi	r3, [r4, #0]
 8019c4c:	b91e      	cbnz	r6, 8019c56 <_printf_i+0x196>
 8019c4e:	6823      	ldr	r3, [r4, #0]
 8019c50:	f023 0320 	bic.w	r3, r3, #32
 8019c54:	6023      	str	r3, [r4, #0]
 8019c56:	2310      	movs	r3, #16
 8019c58:	e7b0      	b.n	8019bbc <_printf_i+0xfc>
 8019c5a:	6823      	ldr	r3, [r4, #0]
 8019c5c:	f043 0320 	orr.w	r3, r3, #32
 8019c60:	6023      	str	r3, [r4, #0]
 8019c62:	2378      	movs	r3, #120	; 0x78
 8019c64:	4828      	ldr	r0, [pc, #160]	; (8019d08 <_printf_i+0x248>)
 8019c66:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8019c6a:	e7e3      	b.n	8019c34 <_printf_i+0x174>
 8019c6c:	0659      	lsls	r1, r3, #25
 8019c6e:	bf48      	it	mi
 8019c70:	b2b6      	uxthmi	r6, r6
 8019c72:	e7e6      	b.n	8019c42 <_printf_i+0x182>
 8019c74:	4615      	mov	r5, r2
 8019c76:	e7bb      	b.n	8019bf0 <_printf_i+0x130>
 8019c78:	682b      	ldr	r3, [r5, #0]
 8019c7a:	6826      	ldr	r6, [r4, #0]
 8019c7c:	6961      	ldr	r1, [r4, #20]
 8019c7e:	1d18      	adds	r0, r3, #4
 8019c80:	6028      	str	r0, [r5, #0]
 8019c82:	0635      	lsls	r5, r6, #24
 8019c84:	681b      	ldr	r3, [r3, #0]
 8019c86:	d501      	bpl.n	8019c8c <_printf_i+0x1cc>
 8019c88:	6019      	str	r1, [r3, #0]
 8019c8a:	e002      	b.n	8019c92 <_printf_i+0x1d2>
 8019c8c:	0670      	lsls	r0, r6, #25
 8019c8e:	d5fb      	bpl.n	8019c88 <_printf_i+0x1c8>
 8019c90:	8019      	strh	r1, [r3, #0]
 8019c92:	2300      	movs	r3, #0
 8019c94:	6123      	str	r3, [r4, #16]
 8019c96:	4615      	mov	r5, r2
 8019c98:	e7ba      	b.n	8019c10 <_printf_i+0x150>
 8019c9a:	682b      	ldr	r3, [r5, #0]
 8019c9c:	1d1a      	adds	r2, r3, #4
 8019c9e:	602a      	str	r2, [r5, #0]
 8019ca0:	681d      	ldr	r5, [r3, #0]
 8019ca2:	6862      	ldr	r2, [r4, #4]
 8019ca4:	2100      	movs	r1, #0
 8019ca6:	4628      	mov	r0, r5
 8019ca8:	f7fe fc5a 	bl	8018560 <memchr>
 8019cac:	b108      	cbz	r0, 8019cb2 <_printf_i+0x1f2>
 8019cae:	1b40      	subs	r0, r0, r5
 8019cb0:	6060      	str	r0, [r4, #4]
 8019cb2:	6863      	ldr	r3, [r4, #4]
 8019cb4:	6123      	str	r3, [r4, #16]
 8019cb6:	2300      	movs	r3, #0
 8019cb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019cbc:	e7a8      	b.n	8019c10 <_printf_i+0x150>
 8019cbe:	6923      	ldr	r3, [r4, #16]
 8019cc0:	462a      	mov	r2, r5
 8019cc2:	4649      	mov	r1, r9
 8019cc4:	4640      	mov	r0, r8
 8019cc6:	47d0      	blx	sl
 8019cc8:	3001      	adds	r0, #1
 8019cca:	d0ab      	beq.n	8019c24 <_printf_i+0x164>
 8019ccc:	6823      	ldr	r3, [r4, #0]
 8019cce:	079b      	lsls	r3, r3, #30
 8019cd0:	d413      	bmi.n	8019cfa <_printf_i+0x23a>
 8019cd2:	68e0      	ldr	r0, [r4, #12]
 8019cd4:	9b03      	ldr	r3, [sp, #12]
 8019cd6:	4298      	cmp	r0, r3
 8019cd8:	bfb8      	it	lt
 8019cda:	4618      	movlt	r0, r3
 8019cdc:	e7a4      	b.n	8019c28 <_printf_i+0x168>
 8019cde:	2301      	movs	r3, #1
 8019ce0:	4632      	mov	r2, r6
 8019ce2:	4649      	mov	r1, r9
 8019ce4:	4640      	mov	r0, r8
 8019ce6:	47d0      	blx	sl
 8019ce8:	3001      	adds	r0, #1
 8019cea:	d09b      	beq.n	8019c24 <_printf_i+0x164>
 8019cec:	3501      	adds	r5, #1
 8019cee:	68e3      	ldr	r3, [r4, #12]
 8019cf0:	9903      	ldr	r1, [sp, #12]
 8019cf2:	1a5b      	subs	r3, r3, r1
 8019cf4:	42ab      	cmp	r3, r5
 8019cf6:	dcf2      	bgt.n	8019cde <_printf_i+0x21e>
 8019cf8:	e7eb      	b.n	8019cd2 <_printf_i+0x212>
 8019cfa:	2500      	movs	r5, #0
 8019cfc:	f104 0619 	add.w	r6, r4, #25
 8019d00:	e7f5      	b.n	8019cee <_printf_i+0x22e>
 8019d02:	bf00      	nop
 8019d04:	08051b9e 	.word	0x08051b9e
 8019d08:	08051baf 	.word	0x08051baf

08019d0c <_scanf_float>:
 8019d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019d10:	b087      	sub	sp, #28
 8019d12:	4617      	mov	r7, r2
 8019d14:	9303      	str	r3, [sp, #12]
 8019d16:	688b      	ldr	r3, [r1, #8]
 8019d18:	1e5a      	subs	r2, r3, #1
 8019d1a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8019d1e:	bf83      	ittte	hi
 8019d20:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8019d24:	195b      	addhi	r3, r3, r5
 8019d26:	9302      	strhi	r3, [sp, #8]
 8019d28:	2300      	movls	r3, #0
 8019d2a:	bf86      	itte	hi
 8019d2c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8019d30:	608b      	strhi	r3, [r1, #8]
 8019d32:	9302      	strls	r3, [sp, #8]
 8019d34:	680b      	ldr	r3, [r1, #0]
 8019d36:	468b      	mov	fp, r1
 8019d38:	2500      	movs	r5, #0
 8019d3a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8019d3e:	f84b 3b1c 	str.w	r3, [fp], #28
 8019d42:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8019d46:	4680      	mov	r8, r0
 8019d48:	460c      	mov	r4, r1
 8019d4a:	465e      	mov	r6, fp
 8019d4c:	46aa      	mov	sl, r5
 8019d4e:	46a9      	mov	r9, r5
 8019d50:	9501      	str	r5, [sp, #4]
 8019d52:	68a2      	ldr	r2, [r4, #8]
 8019d54:	b152      	cbz	r2, 8019d6c <_scanf_float+0x60>
 8019d56:	683b      	ldr	r3, [r7, #0]
 8019d58:	781b      	ldrb	r3, [r3, #0]
 8019d5a:	2b4e      	cmp	r3, #78	; 0x4e
 8019d5c:	d864      	bhi.n	8019e28 <_scanf_float+0x11c>
 8019d5e:	2b40      	cmp	r3, #64	; 0x40
 8019d60:	d83c      	bhi.n	8019ddc <_scanf_float+0xd0>
 8019d62:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8019d66:	b2c8      	uxtb	r0, r1
 8019d68:	280e      	cmp	r0, #14
 8019d6a:	d93a      	bls.n	8019de2 <_scanf_float+0xd6>
 8019d6c:	f1b9 0f00 	cmp.w	r9, #0
 8019d70:	d003      	beq.n	8019d7a <_scanf_float+0x6e>
 8019d72:	6823      	ldr	r3, [r4, #0]
 8019d74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8019d78:	6023      	str	r3, [r4, #0]
 8019d7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019d7e:	f1ba 0f01 	cmp.w	sl, #1
 8019d82:	f200 8113 	bhi.w	8019fac <_scanf_float+0x2a0>
 8019d86:	455e      	cmp	r6, fp
 8019d88:	f200 8105 	bhi.w	8019f96 <_scanf_float+0x28a>
 8019d8c:	2501      	movs	r5, #1
 8019d8e:	4628      	mov	r0, r5
 8019d90:	b007      	add	sp, #28
 8019d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019d96:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8019d9a:	2a0d      	cmp	r2, #13
 8019d9c:	d8e6      	bhi.n	8019d6c <_scanf_float+0x60>
 8019d9e:	a101      	add	r1, pc, #4	; (adr r1, 8019da4 <_scanf_float+0x98>)
 8019da0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8019da4:	08019ee3 	.word	0x08019ee3
 8019da8:	08019d6d 	.word	0x08019d6d
 8019dac:	08019d6d 	.word	0x08019d6d
 8019db0:	08019d6d 	.word	0x08019d6d
 8019db4:	08019f43 	.word	0x08019f43
 8019db8:	08019f1b 	.word	0x08019f1b
 8019dbc:	08019d6d 	.word	0x08019d6d
 8019dc0:	08019d6d 	.word	0x08019d6d
 8019dc4:	08019ef1 	.word	0x08019ef1
 8019dc8:	08019d6d 	.word	0x08019d6d
 8019dcc:	08019d6d 	.word	0x08019d6d
 8019dd0:	08019d6d 	.word	0x08019d6d
 8019dd4:	08019d6d 	.word	0x08019d6d
 8019dd8:	08019ea9 	.word	0x08019ea9
 8019ddc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8019de0:	e7db      	b.n	8019d9a <_scanf_float+0x8e>
 8019de2:	290e      	cmp	r1, #14
 8019de4:	d8c2      	bhi.n	8019d6c <_scanf_float+0x60>
 8019de6:	a001      	add	r0, pc, #4	; (adr r0, 8019dec <_scanf_float+0xe0>)
 8019de8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8019dec:	08019e9b 	.word	0x08019e9b
 8019df0:	08019d6d 	.word	0x08019d6d
 8019df4:	08019e9b 	.word	0x08019e9b
 8019df8:	08019f2f 	.word	0x08019f2f
 8019dfc:	08019d6d 	.word	0x08019d6d
 8019e00:	08019e49 	.word	0x08019e49
 8019e04:	08019e85 	.word	0x08019e85
 8019e08:	08019e85 	.word	0x08019e85
 8019e0c:	08019e85 	.word	0x08019e85
 8019e10:	08019e85 	.word	0x08019e85
 8019e14:	08019e85 	.word	0x08019e85
 8019e18:	08019e85 	.word	0x08019e85
 8019e1c:	08019e85 	.word	0x08019e85
 8019e20:	08019e85 	.word	0x08019e85
 8019e24:	08019e85 	.word	0x08019e85
 8019e28:	2b6e      	cmp	r3, #110	; 0x6e
 8019e2a:	d809      	bhi.n	8019e40 <_scanf_float+0x134>
 8019e2c:	2b60      	cmp	r3, #96	; 0x60
 8019e2e:	d8b2      	bhi.n	8019d96 <_scanf_float+0x8a>
 8019e30:	2b54      	cmp	r3, #84	; 0x54
 8019e32:	d077      	beq.n	8019f24 <_scanf_float+0x218>
 8019e34:	2b59      	cmp	r3, #89	; 0x59
 8019e36:	d199      	bne.n	8019d6c <_scanf_float+0x60>
 8019e38:	2d07      	cmp	r5, #7
 8019e3a:	d197      	bne.n	8019d6c <_scanf_float+0x60>
 8019e3c:	2508      	movs	r5, #8
 8019e3e:	e029      	b.n	8019e94 <_scanf_float+0x188>
 8019e40:	2b74      	cmp	r3, #116	; 0x74
 8019e42:	d06f      	beq.n	8019f24 <_scanf_float+0x218>
 8019e44:	2b79      	cmp	r3, #121	; 0x79
 8019e46:	e7f6      	b.n	8019e36 <_scanf_float+0x12a>
 8019e48:	6821      	ldr	r1, [r4, #0]
 8019e4a:	05c8      	lsls	r0, r1, #23
 8019e4c:	d51a      	bpl.n	8019e84 <_scanf_float+0x178>
 8019e4e:	9b02      	ldr	r3, [sp, #8]
 8019e50:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8019e54:	6021      	str	r1, [r4, #0]
 8019e56:	f109 0901 	add.w	r9, r9, #1
 8019e5a:	b11b      	cbz	r3, 8019e64 <_scanf_float+0x158>
 8019e5c:	3b01      	subs	r3, #1
 8019e5e:	3201      	adds	r2, #1
 8019e60:	9302      	str	r3, [sp, #8]
 8019e62:	60a2      	str	r2, [r4, #8]
 8019e64:	68a3      	ldr	r3, [r4, #8]
 8019e66:	3b01      	subs	r3, #1
 8019e68:	60a3      	str	r3, [r4, #8]
 8019e6a:	6923      	ldr	r3, [r4, #16]
 8019e6c:	3301      	adds	r3, #1
 8019e6e:	6123      	str	r3, [r4, #16]
 8019e70:	687b      	ldr	r3, [r7, #4]
 8019e72:	3b01      	subs	r3, #1
 8019e74:	2b00      	cmp	r3, #0
 8019e76:	607b      	str	r3, [r7, #4]
 8019e78:	f340 8084 	ble.w	8019f84 <_scanf_float+0x278>
 8019e7c:	683b      	ldr	r3, [r7, #0]
 8019e7e:	3301      	adds	r3, #1
 8019e80:	603b      	str	r3, [r7, #0]
 8019e82:	e766      	b.n	8019d52 <_scanf_float+0x46>
 8019e84:	eb1a 0f05 	cmn.w	sl, r5
 8019e88:	f47f af70 	bne.w	8019d6c <_scanf_float+0x60>
 8019e8c:	6822      	ldr	r2, [r4, #0]
 8019e8e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8019e92:	6022      	str	r2, [r4, #0]
 8019e94:	f806 3b01 	strb.w	r3, [r6], #1
 8019e98:	e7e4      	b.n	8019e64 <_scanf_float+0x158>
 8019e9a:	6822      	ldr	r2, [r4, #0]
 8019e9c:	0610      	lsls	r0, r2, #24
 8019e9e:	f57f af65 	bpl.w	8019d6c <_scanf_float+0x60>
 8019ea2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8019ea6:	e7f4      	b.n	8019e92 <_scanf_float+0x186>
 8019ea8:	f1ba 0f00 	cmp.w	sl, #0
 8019eac:	d10e      	bne.n	8019ecc <_scanf_float+0x1c0>
 8019eae:	f1b9 0f00 	cmp.w	r9, #0
 8019eb2:	d10e      	bne.n	8019ed2 <_scanf_float+0x1c6>
 8019eb4:	6822      	ldr	r2, [r4, #0]
 8019eb6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8019eba:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8019ebe:	d108      	bne.n	8019ed2 <_scanf_float+0x1c6>
 8019ec0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8019ec4:	6022      	str	r2, [r4, #0]
 8019ec6:	f04f 0a01 	mov.w	sl, #1
 8019eca:	e7e3      	b.n	8019e94 <_scanf_float+0x188>
 8019ecc:	f1ba 0f02 	cmp.w	sl, #2
 8019ed0:	d055      	beq.n	8019f7e <_scanf_float+0x272>
 8019ed2:	2d01      	cmp	r5, #1
 8019ed4:	d002      	beq.n	8019edc <_scanf_float+0x1d0>
 8019ed6:	2d04      	cmp	r5, #4
 8019ed8:	f47f af48 	bne.w	8019d6c <_scanf_float+0x60>
 8019edc:	3501      	adds	r5, #1
 8019ede:	b2ed      	uxtb	r5, r5
 8019ee0:	e7d8      	b.n	8019e94 <_scanf_float+0x188>
 8019ee2:	f1ba 0f01 	cmp.w	sl, #1
 8019ee6:	f47f af41 	bne.w	8019d6c <_scanf_float+0x60>
 8019eea:	f04f 0a02 	mov.w	sl, #2
 8019eee:	e7d1      	b.n	8019e94 <_scanf_float+0x188>
 8019ef0:	b97d      	cbnz	r5, 8019f12 <_scanf_float+0x206>
 8019ef2:	f1b9 0f00 	cmp.w	r9, #0
 8019ef6:	f47f af3c 	bne.w	8019d72 <_scanf_float+0x66>
 8019efa:	6822      	ldr	r2, [r4, #0]
 8019efc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8019f00:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8019f04:	f47f af39 	bne.w	8019d7a <_scanf_float+0x6e>
 8019f08:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8019f0c:	6022      	str	r2, [r4, #0]
 8019f0e:	2501      	movs	r5, #1
 8019f10:	e7c0      	b.n	8019e94 <_scanf_float+0x188>
 8019f12:	2d03      	cmp	r5, #3
 8019f14:	d0e2      	beq.n	8019edc <_scanf_float+0x1d0>
 8019f16:	2d05      	cmp	r5, #5
 8019f18:	e7de      	b.n	8019ed8 <_scanf_float+0x1cc>
 8019f1a:	2d02      	cmp	r5, #2
 8019f1c:	f47f af26 	bne.w	8019d6c <_scanf_float+0x60>
 8019f20:	2503      	movs	r5, #3
 8019f22:	e7b7      	b.n	8019e94 <_scanf_float+0x188>
 8019f24:	2d06      	cmp	r5, #6
 8019f26:	f47f af21 	bne.w	8019d6c <_scanf_float+0x60>
 8019f2a:	2507      	movs	r5, #7
 8019f2c:	e7b2      	b.n	8019e94 <_scanf_float+0x188>
 8019f2e:	6822      	ldr	r2, [r4, #0]
 8019f30:	0591      	lsls	r1, r2, #22
 8019f32:	f57f af1b 	bpl.w	8019d6c <_scanf_float+0x60>
 8019f36:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8019f3a:	6022      	str	r2, [r4, #0]
 8019f3c:	f8cd 9004 	str.w	r9, [sp, #4]
 8019f40:	e7a8      	b.n	8019e94 <_scanf_float+0x188>
 8019f42:	6822      	ldr	r2, [r4, #0]
 8019f44:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8019f48:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8019f4c:	d006      	beq.n	8019f5c <_scanf_float+0x250>
 8019f4e:	0550      	lsls	r0, r2, #21
 8019f50:	f57f af0c 	bpl.w	8019d6c <_scanf_float+0x60>
 8019f54:	f1b9 0f00 	cmp.w	r9, #0
 8019f58:	f43f af0f 	beq.w	8019d7a <_scanf_float+0x6e>
 8019f5c:	0591      	lsls	r1, r2, #22
 8019f5e:	bf58      	it	pl
 8019f60:	9901      	ldrpl	r1, [sp, #4]
 8019f62:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8019f66:	bf58      	it	pl
 8019f68:	eba9 0101 	subpl.w	r1, r9, r1
 8019f6c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8019f70:	bf58      	it	pl
 8019f72:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8019f76:	6022      	str	r2, [r4, #0]
 8019f78:	f04f 0900 	mov.w	r9, #0
 8019f7c:	e78a      	b.n	8019e94 <_scanf_float+0x188>
 8019f7e:	f04f 0a03 	mov.w	sl, #3
 8019f82:	e787      	b.n	8019e94 <_scanf_float+0x188>
 8019f84:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8019f88:	4639      	mov	r1, r7
 8019f8a:	4640      	mov	r0, r8
 8019f8c:	4798      	blx	r3
 8019f8e:	2800      	cmp	r0, #0
 8019f90:	f43f aedf 	beq.w	8019d52 <_scanf_float+0x46>
 8019f94:	e6ea      	b.n	8019d6c <_scanf_float+0x60>
 8019f96:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019f9a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8019f9e:	463a      	mov	r2, r7
 8019fa0:	4640      	mov	r0, r8
 8019fa2:	4798      	blx	r3
 8019fa4:	6923      	ldr	r3, [r4, #16]
 8019fa6:	3b01      	subs	r3, #1
 8019fa8:	6123      	str	r3, [r4, #16]
 8019faa:	e6ec      	b.n	8019d86 <_scanf_float+0x7a>
 8019fac:	1e6b      	subs	r3, r5, #1
 8019fae:	2b06      	cmp	r3, #6
 8019fb0:	d825      	bhi.n	8019ffe <_scanf_float+0x2f2>
 8019fb2:	2d02      	cmp	r5, #2
 8019fb4:	d836      	bhi.n	801a024 <_scanf_float+0x318>
 8019fb6:	455e      	cmp	r6, fp
 8019fb8:	f67f aee8 	bls.w	8019d8c <_scanf_float+0x80>
 8019fbc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019fc0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8019fc4:	463a      	mov	r2, r7
 8019fc6:	4640      	mov	r0, r8
 8019fc8:	4798      	blx	r3
 8019fca:	6923      	ldr	r3, [r4, #16]
 8019fcc:	3b01      	subs	r3, #1
 8019fce:	6123      	str	r3, [r4, #16]
 8019fd0:	e7f1      	b.n	8019fb6 <_scanf_float+0x2aa>
 8019fd2:	9802      	ldr	r0, [sp, #8]
 8019fd4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019fd8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8019fdc:	9002      	str	r0, [sp, #8]
 8019fde:	463a      	mov	r2, r7
 8019fe0:	4640      	mov	r0, r8
 8019fe2:	4798      	blx	r3
 8019fe4:	6923      	ldr	r3, [r4, #16]
 8019fe6:	3b01      	subs	r3, #1
 8019fe8:	6123      	str	r3, [r4, #16]
 8019fea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019fee:	fa5f fa8a 	uxtb.w	sl, sl
 8019ff2:	f1ba 0f02 	cmp.w	sl, #2
 8019ff6:	d1ec      	bne.n	8019fd2 <_scanf_float+0x2c6>
 8019ff8:	3d03      	subs	r5, #3
 8019ffa:	b2ed      	uxtb	r5, r5
 8019ffc:	1b76      	subs	r6, r6, r5
 8019ffe:	6823      	ldr	r3, [r4, #0]
 801a000:	05da      	lsls	r2, r3, #23
 801a002:	d52f      	bpl.n	801a064 <_scanf_float+0x358>
 801a004:	055b      	lsls	r3, r3, #21
 801a006:	d510      	bpl.n	801a02a <_scanf_float+0x31e>
 801a008:	455e      	cmp	r6, fp
 801a00a:	f67f aebf 	bls.w	8019d8c <_scanf_float+0x80>
 801a00e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801a012:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801a016:	463a      	mov	r2, r7
 801a018:	4640      	mov	r0, r8
 801a01a:	4798      	blx	r3
 801a01c:	6923      	ldr	r3, [r4, #16]
 801a01e:	3b01      	subs	r3, #1
 801a020:	6123      	str	r3, [r4, #16]
 801a022:	e7f1      	b.n	801a008 <_scanf_float+0x2fc>
 801a024:	46aa      	mov	sl, r5
 801a026:	9602      	str	r6, [sp, #8]
 801a028:	e7df      	b.n	8019fea <_scanf_float+0x2de>
 801a02a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801a02e:	6923      	ldr	r3, [r4, #16]
 801a030:	2965      	cmp	r1, #101	; 0x65
 801a032:	f103 33ff 	add.w	r3, r3, #4294967295
 801a036:	f106 35ff 	add.w	r5, r6, #4294967295
 801a03a:	6123      	str	r3, [r4, #16]
 801a03c:	d00c      	beq.n	801a058 <_scanf_float+0x34c>
 801a03e:	2945      	cmp	r1, #69	; 0x45
 801a040:	d00a      	beq.n	801a058 <_scanf_float+0x34c>
 801a042:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801a046:	463a      	mov	r2, r7
 801a048:	4640      	mov	r0, r8
 801a04a:	4798      	blx	r3
 801a04c:	6923      	ldr	r3, [r4, #16]
 801a04e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801a052:	3b01      	subs	r3, #1
 801a054:	1eb5      	subs	r5, r6, #2
 801a056:	6123      	str	r3, [r4, #16]
 801a058:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801a05c:	463a      	mov	r2, r7
 801a05e:	4640      	mov	r0, r8
 801a060:	4798      	blx	r3
 801a062:	462e      	mov	r6, r5
 801a064:	6825      	ldr	r5, [r4, #0]
 801a066:	f015 0510 	ands.w	r5, r5, #16
 801a06a:	d159      	bne.n	801a120 <_scanf_float+0x414>
 801a06c:	7035      	strb	r5, [r6, #0]
 801a06e:	6823      	ldr	r3, [r4, #0]
 801a070:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801a074:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801a078:	d11b      	bne.n	801a0b2 <_scanf_float+0x3a6>
 801a07a:	9b01      	ldr	r3, [sp, #4]
 801a07c:	454b      	cmp	r3, r9
 801a07e:	eba3 0209 	sub.w	r2, r3, r9
 801a082:	d123      	bne.n	801a0cc <_scanf_float+0x3c0>
 801a084:	2200      	movs	r2, #0
 801a086:	4659      	mov	r1, fp
 801a088:	4640      	mov	r0, r8
 801a08a:	f000 fe97 	bl	801adbc <_strtod_r>
 801a08e:	6822      	ldr	r2, [r4, #0]
 801a090:	9b03      	ldr	r3, [sp, #12]
 801a092:	f012 0f02 	tst.w	r2, #2
 801a096:	ec57 6b10 	vmov	r6, r7, d0
 801a09a:	681b      	ldr	r3, [r3, #0]
 801a09c:	d021      	beq.n	801a0e2 <_scanf_float+0x3d6>
 801a09e:	9903      	ldr	r1, [sp, #12]
 801a0a0:	1d1a      	adds	r2, r3, #4
 801a0a2:	600a      	str	r2, [r1, #0]
 801a0a4:	681b      	ldr	r3, [r3, #0]
 801a0a6:	e9c3 6700 	strd	r6, r7, [r3]
 801a0aa:	68e3      	ldr	r3, [r4, #12]
 801a0ac:	3301      	adds	r3, #1
 801a0ae:	60e3      	str	r3, [r4, #12]
 801a0b0:	e66d      	b.n	8019d8e <_scanf_float+0x82>
 801a0b2:	9b04      	ldr	r3, [sp, #16]
 801a0b4:	2b00      	cmp	r3, #0
 801a0b6:	d0e5      	beq.n	801a084 <_scanf_float+0x378>
 801a0b8:	9905      	ldr	r1, [sp, #20]
 801a0ba:	230a      	movs	r3, #10
 801a0bc:	462a      	mov	r2, r5
 801a0be:	3101      	adds	r1, #1
 801a0c0:	4640      	mov	r0, r8
 801a0c2:	f000 ff03 	bl	801aecc <_strtol_r>
 801a0c6:	9b04      	ldr	r3, [sp, #16]
 801a0c8:	9e05      	ldr	r6, [sp, #20]
 801a0ca:	1ac2      	subs	r2, r0, r3
 801a0cc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801a0d0:	429e      	cmp	r6, r3
 801a0d2:	bf28      	it	cs
 801a0d4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 801a0d8:	4912      	ldr	r1, [pc, #72]	; (801a124 <_scanf_float+0x418>)
 801a0da:	4630      	mov	r0, r6
 801a0dc:	f000 f82c 	bl	801a138 <siprintf>
 801a0e0:	e7d0      	b.n	801a084 <_scanf_float+0x378>
 801a0e2:	9903      	ldr	r1, [sp, #12]
 801a0e4:	f012 0f04 	tst.w	r2, #4
 801a0e8:	f103 0204 	add.w	r2, r3, #4
 801a0ec:	600a      	str	r2, [r1, #0]
 801a0ee:	d1d9      	bne.n	801a0a4 <_scanf_float+0x398>
 801a0f0:	f8d3 8000 	ldr.w	r8, [r3]
 801a0f4:	ee10 2a10 	vmov	r2, s0
 801a0f8:	ee10 0a10 	vmov	r0, s0
 801a0fc:	463b      	mov	r3, r7
 801a0fe:	4639      	mov	r1, r7
 801a100:	f7fe fed4 	bl	8018eac <__aeabi_dcmpun>
 801a104:	b128      	cbz	r0, 801a112 <_scanf_float+0x406>
 801a106:	4808      	ldr	r0, [pc, #32]	; (801a128 <_scanf_float+0x41c>)
 801a108:	f000 f810 	bl	801a12c <nanf>
 801a10c:	ed88 0a00 	vstr	s0, [r8]
 801a110:	e7cb      	b.n	801a0aa <_scanf_float+0x39e>
 801a112:	4630      	mov	r0, r6
 801a114:	4639      	mov	r1, r7
 801a116:	f7fe ff27 	bl	8018f68 <__aeabi_d2f>
 801a11a:	f8c8 0000 	str.w	r0, [r8]
 801a11e:	e7c4      	b.n	801a0aa <_scanf_float+0x39e>
 801a120:	2500      	movs	r5, #0
 801a122:	e634      	b.n	8019d8e <_scanf_float+0x82>
 801a124:	08051bc0 	.word	0x08051bc0
 801a128:	08051fc8 	.word	0x08051fc8

0801a12c <nanf>:
 801a12c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801a134 <nanf+0x8>
 801a130:	4770      	bx	lr
 801a132:	bf00      	nop
 801a134:	7fc00000 	.word	0x7fc00000

0801a138 <siprintf>:
 801a138:	b40e      	push	{r1, r2, r3}
 801a13a:	b500      	push	{lr}
 801a13c:	b09c      	sub	sp, #112	; 0x70
 801a13e:	ab1d      	add	r3, sp, #116	; 0x74
 801a140:	9002      	str	r0, [sp, #8]
 801a142:	9006      	str	r0, [sp, #24]
 801a144:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801a148:	4809      	ldr	r0, [pc, #36]	; (801a170 <siprintf+0x38>)
 801a14a:	9107      	str	r1, [sp, #28]
 801a14c:	9104      	str	r1, [sp, #16]
 801a14e:	4909      	ldr	r1, [pc, #36]	; (801a174 <siprintf+0x3c>)
 801a150:	f853 2b04 	ldr.w	r2, [r3], #4
 801a154:	9105      	str	r1, [sp, #20]
 801a156:	6800      	ldr	r0, [r0, #0]
 801a158:	9301      	str	r3, [sp, #4]
 801a15a:	a902      	add	r1, sp, #8
 801a15c:	f002 feee 	bl	801cf3c <_svfiprintf_r>
 801a160:	9b02      	ldr	r3, [sp, #8]
 801a162:	2200      	movs	r2, #0
 801a164:	701a      	strb	r2, [r3, #0]
 801a166:	b01c      	add	sp, #112	; 0x70
 801a168:	f85d eb04 	ldr.w	lr, [sp], #4
 801a16c:	b003      	add	sp, #12
 801a16e:	4770      	bx	lr
 801a170:	20000064 	.word	0x20000064
 801a174:	ffff0208 	.word	0xffff0208

0801a178 <sulp>:
 801a178:	b570      	push	{r4, r5, r6, lr}
 801a17a:	4604      	mov	r4, r0
 801a17c:	460d      	mov	r5, r1
 801a17e:	ec45 4b10 	vmov	d0, r4, r5
 801a182:	4616      	mov	r6, r2
 801a184:	f002 fc38 	bl	801c9f8 <__ulp>
 801a188:	ec51 0b10 	vmov	r0, r1, d0
 801a18c:	b17e      	cbz	r6, 801a1ae <sulp+0x36>
 801a18e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801a192:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801a196:	2b00      	cmp	r3, #0
 801a198:	dd09      	ble.n	801a1ae <sulp+0x36>
 801a19a:	051b      	lsls	r3, r3, #20
 801a19c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801a1a0:	2400      	movs	r4, #0
 801a1a2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801a1a6:	4622      	mov	r2, r4
 801a1a8:	462b      	mov	r3, r5
 801a1aa:	f7fe fbe5 	bl	8018978 <__aeabi_dmul>
 801a1ae:	bd70      	pop	{r4, r5, r6, pc}

0801a1b0 <_strtod_l>:
 801a1b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a1b4:	ed2d 8b02 	vpush	{d8}
 801a1b8:	b09d      	sub	sp, #116	; 0x74
 801a1ba:	461f      	mov	r7, r3
 801a1bc:	2300      	movs	r3, #0
 801a1be:	9318      	str	r3, [sp, #96]	; 0x60
 801a1c0:	4ba2      	ldr	r3, [pc, #648]	; (801a44c <_strtod_l+0x29c>)
 801a1c2:	9213      	str	r2, [sp, #76]	; 0x4c
 801a1c4:	681b      	ldr	r3, [r3, #0]
 801a1c6:	9305      	str	r3, [sp, #20]
 801a1c8:	4604      	mov	r4, r0
 801a1ca:	4618      	mov	r0, r3
 801a1cc:	4688      	mov	r8, r1
 801a1ce:	f7fe f9bb 	bl	8018548 <strlen>
 801a1d2:	f04f 0a00 	mov.w	sl, #0
 801a1d6:	4605      	mov	r5, r0
 801a1d8:	f04f 0b00 	mov.w	fp, #0
 801a1dc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 801a1e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801a1e2:	781a      	ldrb	r2, [r3, #0]
 801a1e4:	2a2b      	cmp	r2, #43	; 0x2b
 801a1e6:	d04e      	beq.n	801a286 <_strtod_l+0xd6>
 801a1e8:	d83b      	bhi.n	801a262 <_strtod_l+0xb2>
 801a1ea:	2a0d      	cmp	r2, #13
 801a1ec:	d834      	bhi.n	801a258 <_strtod_l+0xa8>
 801a1ee:	2a08      	cmp	r2, #8
 801a1f0:	d834      	bhi.n	801a25c <_strtod_l+0xac>
 801a1f2:	2a00      	cmp	r2, #0
 801a1f4:	d03e      	beq.n	801a274 <_strtod_l+0xc4>
 801a1f6:	2300      	movs	r3, #0
 801a1f8:	930a      	str	r3, [sp, #40]	; 0x28
 801a1fa:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801a1fc:	7833      	ldrb	r3, [r6, #0]
 801a1fe:	2b30      	cmp	r3, #48	; 0x30
 801a200:	f040 80b0 	bne.w	801a364 <_strtod_l+0x1b4>
 801a204:	7873      	ldrb	r3, [r6, #1]
 801a206:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801a20a:	2b58      	cmp	r3, #88	; 0x58
 801a20c:	d168      	bne.n	801a2e0 <_strtod_l+0x130>
 801a20e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a210:	9301      	str	r3, [sp, #4]
 801a212:	ab18      	add	r3, sp, #96	; 0x60
 801a214:	9702      	str	r7, [sp, #8]
 801a216:	9300      	str	r3, [sp, #0]
 801a218:	4a8d      	ldr	r2, [pc, #564]	; (801a450 <_strtod_l+0x2a0>)
 801a21a:	ab19      	add	r3, sp, #100	; 0x64
 801a21c:	a917      	add	r1, sp, #92	; 0x5c
 801a21e:	4620      	mov	r0, r4
 801a220:	f001 fd44 	bl	801bcac <__gethex>
 801a224:	f010 0707 	ands.w	r7, r0, #7
 801a228:	4605      	mov	r5, r0
 801a22a:	d005      	beq.n	801a238 <_strtod_l+0x88>
 801a22c:	2f06      	cmp	r7, #6
 801a22e:	d12c      	bne.n	801a28a <_strtod_l+0xda>
 801a230:	3601      	adds	r6, #1
 801a232:	2300      	movs	r3, #0
 801a234:	9617      	str	r6, [sp, #92]	; 0x5c
 801a236:	930a      	str	r3, [sp, #40]	; 0x28
 801a238:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801a23a:	2b00      	cmp	r3, #0
 801a23c:	f040 8590 	bne.w	801ad60 <_strtod_l+0xbb0>
 801a240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a242:	b1eb      	cbz	r3, 801a280 <_strtod_l+0xd0>
 801a244:	4652      	mov	r2, sl
 801a246:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801a24a:	ec43 2b10 	vmov	d0, r2, r3
 801a24e:	b01d      	add	sp, #116	; 0x74
 801a250:	ecbd 8b02 	vpop	{d8}
 801a254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a258:	2a20      	cmp	r2, #32
 801a25a:	d1cc      	bne.n	801a1f6 <_strtod_l+0x46>
 801a25c:	3301      	adds	r3, #1
 801a25e:	9317      	str	r3, [sp, #92]	; 0x5c
 801a260:	e7be      	b.n	801a1e0 <_strtod_l+0x30>
 801a262:	2a2d      	cmp	r2, #45	; 0x2d
 801a264:	d1c7      	bne.n	801a1f6 <_strtod_l+0x46>
 801a266:	2201      	movs	r2, #1
 801a268:	920a      	str	r2, [sp, #40]	; 0x28
 801a26a:	1c5a      	adds	r2, r3, #1
 801a26c:	9217      	str	r2, [sp, #92]	; 0x5c
 801a26e:	785b      	ldrb	r3, [r3, #1]
 801a270:	2b00      	cmp	r3, #0
 801a272:	d1c2      	bne.n	801a1fa <_strtod_l+0x4a>
 801a274:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801a276:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 801a27a:	2b00      	cmp	r3, #0
 801a27c:	f040 856e 	bne.w	801ad5c <_strtod_l+0xbac>
 801a280:	4652      	mov	r2, sl
 801a282:	465b      	mov	r3, fp
 801a284:	e7e1      	b.n	801a24a <_strtod_l+0x9a>
 801a286:	2200      	movs	r2, #0
 801a288:	e7ee      	b.n	801a268 <_strtod_l+0xb8>
 801a28a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801a28c:	b13a      	cbz	r2, 801a29e <_strtod_l+0xee>
 801a28e:	2135      	movs	r1, #53	; 0x35
 801a290:	a81a      	add	r0, sp, #104	; 0x68
 801a292:	f002 fcbc 	bl	801cc0e <__copybits>
 801a296:	9918      	ldr	r1, [sp, #96]	; 0x60
 801a298:	4620      	mov	r0, r4
 801a29a:	f002 f87b 	bl	801c394 <_Bfree>
 801a29e:	3f01      	subs	r7, #1
 801a2a0:	2f04      	cmp	r7, #4
 801a2a2:	d806      	bhi.n	801a2b2 <_strtod_l+0x102>
 801a2a4:	e8df f007 	tbb	[pc, r7]
 801a2a8:	1714030a 	.word	0x1714030a
 801a2ac:	0a          	.byte	0x0a
 801a2ad:	00          	.byte	0x00
 801a2ae:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 801a2b2:	0728      	lsls	r0, r5, #28
 801a2b4:	d5c0      	bpl.n	801a238 <_strtod_l+0x88>
 801a2b6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801a2ba:	e7bd      	b.n	801a238 <_strtod_l+0x88>
 801a2bc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 801a2c0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801a2c2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801a2c6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801a2ca:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801a2ce:	e7f0      	b.n	801a2b2 <_strtod_l+0x102>
 801a2d0:	f8df b180 	ldr.w	fp, [pc, #384]	; 801a454 <_strtod_l+0x2a4>
 801a2d4:	e7ed      	b.n	801a2b2 <_strtod_l+0x102>
 801a2d6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801a2da:	f04f 3aff 	mov.w	sl, #4294967295
 801a2de:	e7e8      	b.n	801a2b2 <_strtod_l+0x102>
 801a2e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801a2e2:	1c5a      	adds	r2, r3, #1
 801a2e4:	9217      	str	r2, [sp, #92]	; 0x5c
 801a2e6:	785b      	ldrb	r3, [r3, #1]
 801a2e8:	2b30      	cmp	r3, #48	; 0x30
 801a2ea:	d0f9      	beq.n	801a2e0 <_strtod_l+0x130>
 801a2ec:	2b00      	cmp	r3, #0
 801a2ee:	d0a3      	beq.n	801a238 <_strtod_l+0x88>
 801a2f0:	2301      	movs	r3, #1
 801a2f2:	f04f 0900 	mov.w	r9, #0
 801a2f6:	9304      	str	r3, [sp, #16]
 801a2f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801a2fa:	9308      	str	r3, [sp, #32]
 801a2fc:	f8cd 901c 	str.w	r9, [sp, #28]
 801a300:	464f      	mov	r7, r9
 801a302:	220a      	movs	r2, #10
 801a304:	9817      	ldr	r0, [sp, #92]	; 0x5c
 801a306:	7806      	ldrb	r6, [r0, #0]
 801a308:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801a30c:	b2d9      	uxtb	r1, r3
 801a30e:	2909      	cmp	r1, #9
 801a310:	d92a      	bls.n	801a368 <_strtod_l+0x1b8>
 801a312:	9905      	ldr	r1, [sp, #20]
 801a314:	462a      	mov	r2, r5
 801a316:	f002 ff2b 	bl	801d170 <strncmp>
 801a31a:	b398      	cbz	r0, 801a384 <_strtod_l+0x1d4>
 801a31c:	2000      	movs	r0, #0
 801a31e:	4632      	mov	r2, r6
 801a320:	463d      	mov	r5, r7
 801a322:	9005      	str	r0, [sp, #20]
 801a324:	4603      	mov	r3, r0
 801a326:	2a65      	cmp	r2, #101	; 0x65
 801a328:	d001      	beq.n	801a32e <_strtod_l+0x17e>
 801a32a:	2a45      	cmp	r2, #69	; 0x45
 801a32c:	d118      	bne.n	801a360 <_strtod_l+0x1b0>
 801a32e:	b91d      	cbnz	r5, 801a338 <_strtod_l+0x188>
 801a330:	9a04      	ldr	r2, [sp, #16]
 801a332:	4302      	orrs	r2, r0
 801a334:	d09e      	beq.n	801a274 <_strtod_l+0xc4>
 801a336:	2500      	movs	r5, #0
 801a338:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 801a33c:	f108 0201 	add.w	r2, r8, #1
 801a340:	9217      	str	r2, [sp, #92]	; 0x5c
 801a342:	f898 2001 	ldrb.w	r2, [r8, #1]
 801a346:	2a2b      	cmp	r2, #43	; 0x2b
 801a348:	d075      	beq.n	801a436 <_strtod_l+0x286>
 801a34a:	2a2d      	cmp	r2, #45	; 0x2d
 801a34c:	d07b      	beq.n	801a446 <_strtod_l+0x296>
 801a34e:	f04f 0c00 	mov.w	ip, #0
 801a352:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 801a356:	2909      	cmp	r1, #9
 801a358:	f240 8082 	bls.w	801a460 <_strtod_l+0x2b0>
 801a35c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 801a360:	2600      	movs	r6, #0
 801a362:	e09d      	b.n	801a4a0 <_strtod_l+0x2f0>
 801a364:	2300      	movs	r3, #0
 801a366:	e7c4      	b.n	801a2f2 <_strtod_l+0x142>
 801a368:	2f08      	cmp	r7, #8
 801a36a:	bfd8      	it	le
 801a36c:	9907      	ldrle	r1, [sp, #28]
 801a36e:	f100 0001 	add.w	r0, r0, #1
 801a372:	bfda      	itte	le
 801a374:	fb02 3301 	mlale	r3, r2, r1, r3
 801a378:	9307      	strle	r3, [sp, #28]
 801a37a:	fb02 3909 	mlagt	r9, r2, r9, r3
 801a37e:	3701      	adds	r7, #1
 801a380:	9017      	str	r0, [sp, #92]	; 0x5c
 801a382:	e7bf      	b.n	801a304 <_strtod_l+0x154>
 801a384:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801a386:	195a      	adds	r2, r3, r5
 801a388:	9217      	str	r2, [sp, #92]	; 0x5c
 801a38a:	5d5a      	ldrb	r2, [r3, r5]
 801a38c:	2f00      	cmp	r7, #0
 801a38e:	d037      	beq.n	801a400 <_strtod_l+0x250>
 801a390:	9005      	str	r0, [sp, #20]
 801a392:	463d      	mov	r5, r7
 801a394:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 801a398:	2b09      	cmp	r3, #9
 801a39a:	d912      	bls.n	801a3c2 <_strtod_l+0x212>
 801a39c:	2301      	movs	r3, #1
 801a39e:	e7c2      	b.n	801a326 <_strtod_l+0x176>
 801a3a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801a3a2:	1c5a      	adds	r2, r3, #1
 801a3a4:	9217      	str	r2, [sp, #92]	; 0x5c
 801a3a6:	785a      	ldrb	r2, [r3, #1]
 801a3a8:	3001      	adds	r0, #1
 801a3aa:	2a30      	cmp	r2, #48	; 0x30
 801a3ac:	d0f8      	beq.n	801a3a0 <_strtod_l+0x1f0>
 801a3ae:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801a3b2:	2b08      	cmp	r3, #8
 801a3b4:	f200 84d9 	bhi.w	801ad6a <_strtod_l+0xbba>
 801a3b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801a3ba:	9005      	str	r0, [sp, #20]
 801a3bc:	2000      	movs	r0, #0
 801a3be:	9308      	str	r3, [sp, #32]
 801a3c0:	4605      	mov	r5, r0
 801a3c2:	3a30      	subs	r2, #48	; 0x30
 801a3c4:	f100 0301 	add.w	r3, r0, #1
 801a3c8:	d014      	beq.n	801a3f4 <_strtod_l+0x244>
 801a3ca:	9905      	ldr	r1, [sp, #20]
 801a3cc:	4419      	add	r1, r3
 801a3ce:	9105      	str	r1, [sp, #20]
 801a3d0:	462b      	mov	r3, r5
 801a3d2:	eb00 0e05 	add.w	lr, r0, r5
 801a3d6:	210a      	movs	r1, #10
 801a3d8:	4573      	cmp	r3, lr
 801a3da:	d113      	bne.n	801a404 <_strtod_l+0x254>
 801a3dc:	182b      	adds	r3, r5, r0
 801a3de:	2b08      	cmp	r3, #8
 801a3e0:	f105 0501 	add.w	r5, r5, #1
 801a3e4:	4405      	add	r5, r0
 801a3e6:	dc1c      	bgt.n	801a422 <_strtod_l+0x272>
 801a3e8:	9907      	ldr	r1, [sp, #28]
 801a3ea:	230a      	movs	r3, #10
 801a3ec:	fb03 2301 	mla	r3, r3, r1, r2
 801a3f0:	9307      	str	r3, [sp, #28]
 801a3f2:	2300      	movs	r3, #0
 801a3f4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801a3f6:	1c51      	adds	r1, r2, #1
 801a3f8:	9117      	str	r1, [sp, #92]	; 0x5c
 801a3fa:	7852      	ldrb	r2, [r2, #1]
 801a3fc:	4618      	mov	r0, r3
 801a3fe:	e7c9      	b.n	801a394 <_strtod_l+0x1e4>
 801a400:	4638      	mov	r0, r7
 801a402:	e7d2      	b.n	801a3aa <_strtod_l+0x1fa>
 801a404:	2b08      	cmp	r3, #8
 801a406:	dc04      	bgt.n	801a412 <_strtod_l+0x262>
 801a408:	9e07      	ldr	r6, [sp, #28]
 801a40a:	434e      	muls	r6, r1
 801a40c:	9607      	str	r6, [sp, #28]
 801a40e:	3301      	adds	r3, #1
 801a410:	e7e2      	b.n	801a3d8 <_strtod_l+0x228>
 801a412:	f103 0c01 	add.w	ip, r3, #1
 801a416:	f1bc 0f10 	cmp.w	ip, #16
 801a41a:	bfd8      	it	le
 801a41c:	fb01 f909 	mulle.w	r9, r1, r9
 801a420:	e7f5      	b.n	801a40e <_strtod_l+0x25e>
 801a422:	2d10      	cmp	r5, #16
 801a424:	bfdc      	itt	le
 801a426:	230a      	movle	r3, #10
 801a428:	fb03 2909 	mlale	r9, r3, r9, r2
 801a42c:	e7e1      	b.n	801a3f2 <_strtod_l+0x242>
 801a42e:	2300      	movs	r3, #0
 801a430:	9305      	str	r3, [sp, #20]
 801a432:	2301      	movs	r3, #1
 801a434:	e77c      	b.n	801a330 <_strtod_l+0x180>
 801a436:	f04f 0c00 	mov.w	ip, #0
 801a43a:	f108 0202 	add.w	r2, r8, #2
 801a43e:	9217      	str	r2, [sp, #92]	; 0x5c
 801a440:	f898 2002 	ldrb.w	r2, [r8, #2]
 801a444:	e785      	b.n	801a352 <_strtod_l+0x1a2>
 801a446:	f04f 0c01 	mov.w	ip, #1
 801a44a:	e7f6      	b.n	801a43a <_strtod_l+0x28a>
 801a44c:	08051e10 	.word	0x08051e10
 801a450:	08051bc8 	.word	0x08051bc8
 801a454:	7ff00000 	.word	0x7ff00000
 801a458:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801a45a:	1c51      	adds	r1, r2, #1
 801a45c:	9117      	str	r1, [sp, #92]	; 0x5c
 801a45e:	7852      	ldrb	r2, [r2, #1]
 801a460:	2a30      	cmp	r2, #48	; 0x30
 801a462:	d0f9      	beq.n	801a458 <_strtod_l+0x2a8>
 801a464:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 801a468:	2908      	cmp	r1, #8
 801a46a:	f63f af79 	bhi.w	801a360 <_strtod_l+0x1b0>
 801a46e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 801a472:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801a474:	9206      	str	r2, [sp, #24]
 801a476:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801a478:	1c51      	adds	r1, r2, #1
 801a47a:	9117      	str	r1, [sp, #92]	; 0x5c
 801a47c:	7852      	ldrb	r2, [r2, #1]
 801a47e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 801a482:	2e09      	cmp	r6, #9
 801a484:	d937      	bls.n	801a4f6 <_strtod_l+0x346>
 801a486:	9e06      	ldr	r6, [sp, #24]
 801a488:	1b89      	subs	r1, r1, r6
 801a48a:	2908      	cmp	r1, #8
 801a48c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 801a490:	dc02      	bgt.n	801a498 <_strtod_l+0x2e8>
 801a492:	4576      	cmp	r6, lr
 801a494:	bfa8      	it	ge
 801a496:	4676      	movge	r6, lr
 801a498:	f1bc 0f00 	cmp.w	ip, #0
 801a49c:	d000      	beq.n	801a4a0 <_strtod_l+0x2f0>
 801a49e:	4276      	negs	r6, r6
 801a4a0:	2d00      	cmp	r5, #0
 801a4a2:	d14d      	bne.n	801a540 <_strtod_l+0x390>
 801a4a4:	9904      	ldr	r1, [sp, #16]
 801a4a6:	4301      	orrs	r1, r0
 801a4a8:	f47f aec6 	bne.w	801a238 <_strtod_l+0x88>
 801a4ac:	2b00      	cmp	r3, #0
 801a4ae:	f47f aee1 	bne.w	801a274 <_strtod_l+0xc4>
 801a4b2:	2a69      	cmp	r2, #105	; 0x69
 801a4b4:	d027      	beq.n	801a506 <_strtod_l+0x356>
 801a4b6:	dc24      	bgt.n	801a502 <_strtod_l+0x352>
 801a4b8:	2a49      	cmp	r2, #73	; 0x49
 801a4ba:	d024      	beq.n	801a506 <_strtod_l+0x356>
 801a4bc:	2a4e      	cmp	r2, #78	; 0x4e
 801a4be:	f47f aed9 	bne.w	801a274 <_strtod_l+0xc4>
 801a4c2:	499f      	ldr	r1, [pc, #636]	; (801a740 <_strtod_l+0x590>)
 801a4c4:	a817      	add	r0, sp, #92	; 0x5c
 801a4c6:	f001 fe49 	bl	801c15c <__match>
 801a4ca:	2800      	cmp	r0, #0
 801a4cc:	f43f aed2 	beq.w	801a274 <_strtod_l+0xc4>
 801a4d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801a4d2:	781b      	ldrb	r3, [r3, #0]
 801a4d4:	2b28      	cmp	r3, #40	; 0x28
 801a4d6:	d12d      	bne.n	801a534 <_strtod_l+0x384>
 801a4d8:	499a      	ldr	r1, [pc, #616]	; (801a744 <_strtod_l+0x594>)
 801a4da:	aa1a      	add	r2, sp, #104	; 0x68
 801a4dc:	a817      	add	r0, sp, #92	; 0x5c
 801a4de:	f001 fe51 	bl	801c184 <__hexnan>
 801a4e2:	2805      	cmp	r0, #5
 801a4e4:	d126      	bne.n	801a534 <_strtod_l+0x384>
 801a4e6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801a4e8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 801a4ec:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801a4f0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 801a4f4:	e6a0      	b.n	801a238 <_strtod_l+0x88>
 801a4f6:	210a      	movs	r1, #10
 801a4f8:	fb01 2e0e 	mla	lr, r1, lr, r2
 801a4fc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801a500:	e7b9      	b.n	801a476 <_strtod_l+0x2c6>
 801a502:	2a6e      	cmp	r2, #110	; 0x6e
 801a504:	e7db      	b.n	801a4be <_strtod_l+0x30e>
 801a506:	4990      	ldr	r1, [pc, #576]	; (801a748 <_strtod_l+0x598>)
 801a508:	a817      	add	r0, sp, #92	; 0x5c
 801a50a:	f001 fe27 	bl	801c15c <__match>
 801a50e:	2800      	cmp	r0, #0
 801a510:	f43f aeb0 	beq.w	801a274 <_strtod_l+0xc4>
 801a514:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801a516:	498d      	ldr	r1, [pc, #564]	; (801a74c <_strtod_l+0x59c>)
 801a518:	3b01      	subs	r3, #1
 801a51a:	a817      	add	r0, sp, #92	; 0x5c
 801a51c:	9317      	str	r3, [sp, #92]	; 0x5c
 801a51e:	f001 fe1d 	bl	801c15c <__match>
 801a522:	b910      	cbnz	r0, 801a52a <_strtod_l+0x37a>
 801a524:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801a526:	3301      	adds	r3, #1
 801a528:	9317      	str	r3, [sp, #92]	; 0x5c
 801a52a:	f8df b230 	ldr.w	fp, [pc, #560]	; 801a75c <_strtod_l+0x5ac>
 801a52e:	f04f 0a00 	mov.w	sl, #0
 801a532:	e681      	b.n	801a238 <_strtod_l+0x88>
 801a534:	4886      	ldr	r0, [pc, #536]	; (801a750 <_strtod_l+0x5a0>)
 801a536:	f002 fe03 	bl	801d140 <nan>
 801a53a:	ec5b ab10 	vmov	sl, fp, d0
 801a53e:	e67b      	b.n	801a238 <_strtod_l+0x88>
 801a540:	9b05      	ldr	r3, [sp, #20]
 801a542:	9807      	ldr	r0, [sp, #28]
 801a544:	1af3      	subs	r3, r6, r3
 801a546:	2f00      	cmp	r7, #0
 801a548:	bf08      	it	eq
 801a54a:	462f      	moveq	r7, r5
 801a54c:	2d10      	cmp	r5, #16
 801a54e:	9306      	str	r3, [sp, #24]
 801a550:	46a8      	mov	r8, r5
 801a552:	bfa8      	it	ge
 801a554:	f04f 0810 	movge.w	r8, #16
 801a558:	f7fe f994 	bl	8018884 <__aeabi_ui2d>
 801a55c:	2d09      	cmp	r5, #9
 801a55e:	4682      	mov	sl, r0
 801a560:	468b      	mov	fp, r1
 801a562:	dd13      	ble.n	801a58c <_strtod_l+0x3dc>
 801a564:	4b7b      	ldr	r3, [pc, #492]	; (801a754 <_strtod_l+0x5a4>)
 801a566:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801a56a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801a56e:	f7fe fa03 	bl	8018978 <__aeabi_dmul>
 801a572:	4682      	mov	sl, r0
 801a574:	4648      	mov	r0, r9
 801a576:	468b      	mov	fp, r1
 801a578:	f7fe f984 	bl	8018884 <__aeabi_ui2d>
 801a57c:	4602      	mov	r2, r0
 801a57e:	460b      	mov	r3, r1
 801a580:	4650      	mov	r0, sl
 801a582:	4659      	mov	r1, fp
 801a584:	f7fe f842 	bl	801860c <__adddf3>
 801a588:	4682      	mov	sl, r0
 801a58a:	468b      	mov	fp, r1
 801a58c:	2d0f      	cmp	r5, #15
 801a58e:	dc38      	bgt.n	801a602 <_strtod_l+0x452>
 801a590:	9b06      	ldr	r3, [sp, #24]
 801a592:	2b00      	cmp	r3, #0
 801a594:	f43f ae50 	beq.w	801a238 <_strtod_l+0x88>
 801a598:	dd24      	ble.n	801a5e4 <_strtod_l+0x434>
 801a59a:	2b16      	cmp	r3, #22
 801a59c:	dc0b      	bgt.n	801a5b6 <_strtod_l+0x406>
 801a59e:	496d      	ldr	r1, [pc, #436]	; (801a754 <_strtod_l+0x5a4>)
 801a5a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801a5a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a5a8:	4652      	mov	r2, sl
 801a5aa:	465b      	mov	r3, fp
 801a5ac:	f7fe f9e4 	bl	8018978 <__aeabi_dmul>
 801a5b0:	4682      	mov	sl, r0
 801a5b2:	468b      	mov	fp, r1
 801a5b4:	e640      	b.n	801a238 <_strtod_l+0x88>
 801a5b6:	9a06      	ldr	r2, [sp, #24]
 801a5b8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801a5bc:	4293      	cmp	r3, r2
 801a5be:	db20      	blt.n	801a602 <_strtod_l+0x452>
 801a5c0:	4c64      	ldr	r4, [pc, #400]	; (801a754 <_strtod_l+0x5a4>)
 801a5c2:	f1c5 050f 	rsb	r5, r5, #15
 801a5c6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801a5ca:	4652      	mov	r2, sl
 801a5cc:	465b      	mov	r3, fp
 801a5ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a5d2:	f7fe f9d1 	bl	8018978 <__aeabi_dmul>
 801a5d6:	9b06      	ldr	r3, [sp, #24]
 801a5d8:	1b5d      	subs	r5, r3, r5
 801a5da:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801a5de:	e9d4 2300 	ldrd	r2, r3, [r4]
 801a5e2:	e7e3      	b.n	801a5ac <_strtod_l+0x3fc>
 801a5e4:	9b06      	ldr	r3, [sp, #24]
 801a5e6:	3316      	adds	r3, #22
 801a5e8:	db0b      	blt.n	801a602 <_strtod_l+0x452>
 801a5ea:	9b05      	ldr	r3, [sp, #20]
 801a5ec:	1b9e      	subs	r6, r3, r6
 801a5ee:	4b59      	ldr	r3, [pc, #356]	; (801a754 <_strtod_l+0x5a4>)
 801a5f0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 801a5f4:	e9d6 2300 	ldrd	r2, r3, [r6]
 801a5f8:	4650      	mov	r0, sl
 801a5fa:	4659      	mov	r1, fp
 801a5fc:	f7fe fae6 	bl	8018bcc <__aeabi_ddiv>
 801a600:	e7d6      	b.n	801a5b0 <_strtod_l+0x400>
 801a602:	9b06      	ldr	r3, [sp, #24]
 801a604:	eba5 0808 	sub.w	r8, r5, r8
 801a608:	4498      	add	r8, r3
 801a60a:	f1b8 0f00 	cmp.w	r8, #0
 801a60e:	dd74      	ble.n	801a6fa <_strtod_l+0x54a>
 801a610:	f018 030f 	ands.w	r3, r8, #15
 801a614:	d00a      	beq.n	801a62c <_strtod_l+0x47c>
 801a616:	494f      	ldr	r1, [pc, #316]	; (801a754 <_strtod_l+0x5a4>)
 801a618:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801a61c:	4652      	mov	r2, sl
 801a61e:	465b      	mov	r3, fp
 801a620:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a624:	f7fe f9a8 	bl	8018978 <__aeabi_dmul>
 801a628:	4682      	mov	sl, r0
 801a62a:	468b      	mov	fp, r1
 801a62c:	f038 080f 	bics.w	r8, r8, #15
 801a630:	d04f      	beq.n	801a6d2 <_strtod_l+0x522>
 801a632:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801a636:	dd22      	ble.n	801a67e <_strtod_l+0x4ce>
 801a638:	2500      	movs	r5, #0
 801a63a:	462e      	mov	r6, r5
 801a63c:	9507      	str	r5, [sp, #28]
 801a63e:	9505      	str	r5, [sp, #20]
 801a640:	2322      	movs	r3, #34	; 0x22
 801a642:	f8df b118 	ldr.w	fp, [pc, #280]	; 801a75c <_strtod_l+0x5ac>
 801a646:	6023      	str	r3, [r4, #0]
 801a648:	f04f 0a00 	mov.w	sl, #0
 801a64c:	9b07      	ldr	r3, [sp, #28]
 801a64e:	2b00      	cmp	r3, #0
 801a650:	f43f adf2 	beq.w	801a238 <_strtod_l+0x88>
 801a654:	9918      	ldr	r1, [sp, #96]	; 0x60
 801a656:	4620      	mov	r0, r4
 801a658:	f001 fe9c 	bl	801c394 <_Bfree>
 801a65c:	9905      	ldr	r1, [sp, #20]
 801a65e:	4620      	mov	r0, r4
 801a660:	f001 fe98 	bl	801c394 <_Bfree>
 801a664:	4631      	mov	r1, r6
 801a666:	4620      	mov	r0, r4
 801a668:	f001 fe94 	bl	801c394 <_Bfree>
 801a66c:	9907      	ldr	r1, [sp, #28]
 801a66e:	4620      	mov	r0, r4
 801a670:	f001 fe90 	bl	801c394 <_Bfree>
 801a674:	4629      	mov	r1, r5
 801a676:	4620      	mov	r0, r4
 801a678:	f001 fe8c 	bl	801c394 <_Bfree>
 801a67c:	e5dc      	b.n	801a238 <_strtod_l+0x88>
 801a67e:	4b36      	ldr	r3, [pc, #216]	; (801a758 <_strtod_l+0x5a8>)
 801a680:	9304      	str	r3, [sp, #16]
 801a682:	2300      	movs	r3, #0
 801a684:	ea4f 1828 	mov.w	r8, r8, asr #4
 801a688:	4650      	mov	r0, sl
 801a68a:	4659      	mov	r1, fp
 801a68c:	4699      	mov	r9, r3
 801a68e:	f1b8 0f01 	cmp.w	r8, #1
 801a692:	dc21      	bgt.n	801a6d8 <_strtod_l+0x528>
 801a694:	b10b      	cbz	r3, 801a69a <_strtod_l+0x4ea>
 801a696:	4682      	mov	sl, r0
 801a698:	468b      	mov	fp, r1
 801a69a:	4b2f      	ldr	r3, [pc, #188]	; (801a758 <_strtod_l+0x5a8>)
 801a69c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801a6a0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 801a6a4:	4652      	mov	r2, sl
 801a6a6:	465b      	mov	r3, fp
 801a6a8:	e9d9 0100 	ldrd	r0, r1, [r9]
 801a6ac:	f7fe f964 	bl	8018978 <__aeabi_dmul>
 801a6b0:	4b2a      	ldr	r3, [pc, #168]	; (801a75c <_strtod_l+0x5ac>)
 801a6b2:	460a      	mov	r2, r1
 801a6b4:	400b      	ands	r3, r1
 801a6b6:	492a      	ldr	r1, [pc, #168]	; (801a760 <_strtod_l+0x5b0>)
 801a6b8:	428b      	cmp	r3, r1
 801a6ba:	4682      	mov	sl, r0
 801a6bc:	d8bc      	bhi.n	801a638 <_strtod_l+0x488>
 801a6be:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801a6c2:	428b      	cmp	r3, r1
 801a6c4:	bf86      	itte	hi
 801a6c6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 801a764 <_strtod_l+0x5b4>
 801a6ca:	f04f 3aff 	movhi.w	sl, #4294967295
 801a6ce:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801a6d2:	2300      	movs	r3, #0
 801a6d4:	9304      	str	r3, [sp, #16]
 801a6d6:	e084      	b.n	801a7e2 <_strtod_l+0x632>
 801a6d8:	f018 0f01 	tst.w	r8, #1
 801a6dc:	d005      	beq.n	801a6ea <_strtod_l+0x53a>
 801a6de:	9b04      	ldr	r3, [sp, #16]
 801a6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a6e4:	f7fe f948 	bl	8018978 <__aeabi_dmul>
 801a6e8:	2301      	movs	r3, #1
 801a6ea:	9a04      	ldr	r2, [sp, #16]
 801a6ec:	3208      	adds	r2, #8
 801a6ee:	f109 0901 	add.w	r9, r9, #1
 801a6f2:	ea4f 0868 	mov.w	r8, r8, asr #1
 801a6f6:	9204      	str	r2, [sp, #16]
 801a6f8:	e7c9      	b.n	801a68e <_strtod_l+0x4de>
 801a6fa:	d0ea      	beq.n	801a6d2 <_strtod_l+0x522>
 801a6fc:	f1c8 0800 	rsb	r8, r8, #0
 801a700:	f018 020f 	ands.w	r2, r8, #15
 801a704:	d00a      	beq.n	801a71c <_strtod_l+0x56c>
 801a706:	4b13      	ldr	r3, [pc, #76]	; (801a754 <_strtod_l+0x5a4>)
 801a708:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801a70c:	4650      	mov	r0, sl
 801a70e:	4659      	mov	r1, fp
 801a710:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a714:	f7fe fa5a 	bl	8018bcc <__aeabi_ddiv>
 801a718:	4682      	mov	sl, r0
 801a71a:	468b      	mov	fp, r1
 801a71c:	ea5f 1828 	movs.w	r8, r8, asr #4
 801a720:	d0d7      	beq.n	801a6d2 <_strtod_l+0x522>
 801a722:	f1b8 0f1f 	cmp.w	r8, #31
 801a726:	dd1f      	ble.n	801a768 <_strtod_l+0x5b8>
 801a728:	2500      	movs	r5, #0
 801a72a:	462e      	mov	r6, r5
 801a72c:	9507      	str	r5, [sp, #28]
 801a72e:	9505      	str	r5, [sp, #20]
 801a730:	2322      	movs	r3, #34	; 0x22
 801a732:	f04f 0a00 	mov.w	sl, #0
 801a736:	f04f 0b00 	mov.w	fp, #0
 801a73a:	6023      	str	r3, [r4, #0]
 801a73c:	e786      	b.n	801a64c <_strtod_l+0x49c>
 801a73e:	bf00      	nop
 801a740:	08051b99 	.word	0x08051b99
 801a744:	08051bdc 	.word	0x08051bdc
 801a748:	08051b91 	.word	0x08051b91
 801a74c:	08051d1c 	.word	0x08051d1c
 801a750:	08051fc8 	.word	0x08051fc8
 801a754:	08051ea8 	.word	0x08051ea8
 801a758:	08051e80 	.word	0x08051e80
 801a75c:	7ff00000 	.word	0x7ff00000
 801a760:	7ca00000 	.word	0x7ca00000
 801a764:	7fefffff 	.word	0x7fefffff
 801a768:	f018 0310 	ands.w	r3, r8, #16
 801a76c:	bf18      	it	ne
 801a76e:	236a      	movne	r3, #106	; 0x6a
 801a770:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 801ab20 <_strtod_l+0x970>
 801a774:	9304      	str	r3, [sp, #16]
 801a776:	4650      	mov	r0, sl
 801a778:	4659      	mov	r1, fp
 801a77a:	2300      	movs	r3, #0
 801a77c:	f018 0f01 	tst.w	r8, #1
 801a780:	d004      	beq.n	801a78c <_strtod_l+0x5dc>
 801a782:	e9d9 2300 	ldrd	r2, r3, [r9]
 801a786:	f7fe f8f7 	bl	8018978 <__aeabi_dmul>
 801a78a:	2301      	movs	r3, #1
 801a78c:	ea5f 0868 	movs.w	r8, r8, asr #1
 801a790:	f109 0908 	add.w	r9, r9, #8
 801a794:	d1f2      	bne.n	801a77c <_strtod_l+0x5cc>
 801a796:	b10b      	cbz	r3, 801a79c <_strtod_l+0x5ec>
 801a798:	4682      	mov	sl, r0
 801a79a:	468b      	mov	fp, r1
 801a79c:	9b04      	ldr	r3, [sp, #16]
 801a79e:	b1c3      	cbz	r3, 801a7d2 <_strtod_l+0x622>
 801a7a0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801a7a4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801a7a8:	2b00      	cmp	r3, #0
 801a7aa:	4659      	mov	r1, fp
 801a7ac:	dd11      	ble.n	801a7d2 <_strtod_l+0x622>
 801a7ae:	2b1f      	cmp	r3, #31
 801a7b0:	f340 8124 	ble.w	801a9fc <_strtod_l+0x84c>
 801a7b4:	2b34      	cmp	r3, #52	; 0x34
 801a7b6:	bfde      	ittt	le
 801a7b8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 801a7bc:	f04f 33ff 	movle.w	r3, #4294967295
 801a7c0:	fa03 f202 	lslle.w	r2, r3, r2
 801a7c4:	f04f 0a00 	mov.w	sl, #0
 801a7c8:	bfcc      	ite	gt
 801a7ca:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 801a7ce:	ea02 0b01 	andle.w	fp, r2, r1
 801a7d2:	2200      	movs	r2, #0
 801a7d4:	2300      	movs	r3, #0
 801a7d6:	4650      	mov	r0, sl
 801a7d8:	4659      	mov	r1, fp
 801a7da:	f7fe fb35 	bl	8018e48 <__aeabi_dcmpeq>
 801a7de:	2800      	cmp	r0, #0
 801a7e0:	d1a2      	bne.n	801a728 <_strtod_l+0x578>
 801a7e2:	9b07      	ldr	r3, [sp, #28]
 801a7e4:	9300      	str	r3, [sp, #0]
 801a7e6:	9908      	ldr	r1, [sp, #32]
 801a7e8:	462b      	mov	r3, r5
 801a7ea:	463a      	mov	r2, r7
 801a7ec:	4620      	mov	r0, r4
 801a7ee:	f001 fe39 	bl	801c464 <__s2b>
 801a7f2:	9007      	str	r0, [sp, #28]
 801a7f4:	2800      	cmp	r0, #0
 801a7f6:	f43f af1f 	beq.w	801a638 <_strtod_l+0x488>
 801a7fa:	9b05      	ldr	r3, [sp, #20]
 801a7fc:	1b9e      	subs	r6, r3, r6
 801a7fe:	9b06      	ldr	r3, [sp, #24]
 801a800:	2b00      	cmp	r3, #0
 801a802:	bfb4      	ite	lt
 801a804:	4633      	movlt	r3, r6
 801a806:	2300      	movge	r3, #0
 801a808:	930c      	str	r3, [sp, #48]	; 0x30
 801a80a:	9b06      	ldr	r3, [sp, #24]
 801a80c:	2500      	movs	r5, #0
 801a80e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801a812:	9312      	str	r3, [sp, #72]	; 0x48
 801a814:	462e      	mov	r6, r5
 801a816:	9b07      	ldr	r3, [sp, #28]
 801a818:	4620      	mov	r0, r4
 801a81a:	6859      	ldr	r1, [r3, #4]
 801a81c:	f001 fd7a 	bl	801c314 <_Balloc>
 801a820:	9005      	str	r0, [sp, #20]
 801a822:	2800      	cmp	r0, #0
 801a824:	f43f af0c 	beq.w	801a640 <_strtod_l+0x490>
 801a828:	9b07      	ldr	r3, [sp, #28]
 801a82a:	691a      	ldr	r2, [r3, #16]
 801a82c:	3202      	adds	r2, #2
 801a82e:	f103 010c 	add.w	r1, r3, #12
 801a832:	0092      	lsls	r2, r2, #2
 801a834:	300c      	adds	r0, #12
 801a836:	f001 fd5f 	bl	801c2f8 <memcpy>
 801a83a:	ec4b ab10 	vmov	d0, sl, fp
 801a83e:	aa1a      	add	r2, sp, #104	; 0x68
 801a840:	a919      	add	r1, sp, #100	; 0x64
 801a842:	4620      	mov	r0, r4
 801a844:	f002 f954 	bl	801caf0 <__d2b>
 801a848:	ec4b ab18 	vmov	d8, sl, fp
 801a84c:	9018      	str	r0, [sp, #96]	; 0x60
 801a84e:	2800      	cmp	r0, #0
 801a850:	f43f aef6 	beq.w	801a640 <_strtod_l+0x490>
 801a854:	2101      	movs	r1, #1
 801a856:	4620      	mov	r0, r4
 801a858:	f001 fe9e 	bl	801c598 <__i2b>
 801a85c:	4606      	mov	r6, r0
 801a85e:	2800      	cmp	r0, #0
 801a860:	f43f aeee 	beq.w	801a640 <_strtod_l+0x490>
 801a864:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801a866:	9904      	ldr	r1, [sp, #16]
 801a868:	2b00      	cmp	r3, #0
 801a86a:	bfab      	itete	ge
 801a86c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 801a86e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 801a870:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 801a872:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 801a876:	bfac      	ite	ge
 801a878:	eb03 0902 	addge.w	r9, r3, r2
 801a87c:	1ad7      	sublt	r7, r2, r3
 801a87e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801a880:	eba3 0801 	sub.w	r8, r3, r1
 801a884:	4490      	add	r8, r2
 801a886:	4ba1      	ldr	r3, [pc, #644]	; (801ab0c <_strtod_l+0x95c>)
 801a888:	f108 38ff 	add.w	r8, r8, #4294967295
 801a88c:	4598      	cmp	r8, r3
 801a88e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801a892:	f280 80c7 	bge.w	801aa24 <_strtod_l+0x874>
 801a896:	eba3 0308 	sub.w	r3, r3, r8
 801a89a:	2b1f      	cmp	r3, #31
 801a89c:	eba2 0203 	sub.w	r2, r2, r3
 801a8a0:	f04f 0101 	mov.w	r1, #1
 801a8a4:	f300 80b1 	bgt.w	801aa0a <_strtod_l+0x85a>
 801a8a8:	fa01 f303 	lsl.w	r3, r1, r3
 801a8ac:	930d      	str	r3, [sp, #52]	; 0x34
 801a8ae:	2300      	movs	r3, #0
 801a8b0:	9308      	str	r3, [sp, #32]
 801a8b2:	eb09 0802 	add.w	r8, r9, r2
 801a8b6:	9b04      	ldr	r3, [sp, #16]
 801a8b8:	45c1      	cmp	r9, r8
 801a8ba:	4417      	add	r7, r2
 801a8bc:	441f      	add	r7, r3
 801a8be:	464b      	mov	r3, r9
 801a8c0:	bfa8      	it	ge
 801a8c2:	4643      	movge	r3, r8
 801a8c4:	42bb      	cmp	r3, r7
 801a8c6:	bfa8      	it	ge
 801a8c8:	463b      	movge	r3, r7
 801a8ca:	2b00      	cmp	r3, #0
 801a8cc:	bfc2      	ittt	gt
 801a8ce:	eba8 0803 	subgt.w	r8, r8, r3
 801a8d2:	1aff      	subgt	r7, r7, r3
 801a8d4:	eba9 0903 	subgt.w	r9, r9, r3
 801a8d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801a8da:	2b00      	cmp	r3, #0
 801a8dc:	dd17      	ble.n	801a90e <_strtod_l+0x75e>
 801a8de:	4631      	mov	r1, r6
 801a8e0:	461a      	mov	r2, r3
 801a8e2:	4620      	mov	r0, r4
 801a8e4:	f001 ff18 	bl	801c718 <__pow5mult>
 801a8e8:	4606      	mov	r6, r0
 801a8ea:	2800      	cmp	r0, #0
 801a8ec:	f43f aea8 	beq.w	801a640 <_strtod_l+0x490>
 801a8f0:	4601      	mov	r1, r0
 801a8f2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801a8f4:	4620      	mov	r0, r4
 801a8f6:	f001 fe65 	bl	801c5c4 <__multiply>
 801a8fa:	900b      	str	r0, [sp, #44]	; 0x2c
 801a8fc:	2800      	cmp	r0, #0
 801a8fe:	f43f ae9f 	beq.w	801a640 <_strtod_l+0x490>
 801a902:	9918      	ldr	r1, [sp, #96]	; 0x60
 801a904:	4620      	mov	r0, r4
 801a906:	f001 fd45 	bl	801c394 <_Bfree>
 801a90a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a90c:	9318      	str	r3, [sp, #96]	; 0x60
 801a90e:	f1b8 0f00 	cmp.w	r8, #0
 801a912:	f300 808c 	bgt.w	801aa2e <_strtod_l+0x87e>
 801a916:	9b06      	ldr	r3, [sp, #24]
 801a918:	2b00      	cmp	r3, #0
 801a91a:	dd08      	ble.n	801a92e <_strtod_l+0x77e>
 801a91c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801a91e:	9905      	ldr	r1, [sp, #20]
 801a920:	4620      	mov	r0, r4
 801a922:	f001 fef9 	bl	801c718 <__pow5mult>
 801a926:	9005      	str	r0, [sp, #20]
 801a928:	2800      	cmp	r0, #0
 801a92a:	f43f ae89 	beq.w	801a640 <_strtod_l+0x490>
 801a92e:	2f00      	cmp	r7, #0
 801a930:	dd08      	ble.n	801a944 <_strtod_l+0x794>
 801a932:	9905      	ldr	r1, [sp, #20]
 801a934:	463a      	mov	r2, r7
 801a936:	4620      	mov	r0, r4
 801a938:	f001 ff48 	bl	801c7cc <__lshift>
 801a93c:	9005      	str	r0, [sp, #20]
 801a93e:	2800      	cmp	r0, #0
 801a940:	f43f ae7e 	beq.w	801a640 <_strtod_l+0x490>
 801a944:	f1b9 0f00 	cmp.w	r9, #0
 801a948:	dd08      	ble.n	801a95c <_strtod_l+0x7ac>
 801a94a:	4631      	mov	r1, r6
 801a94c:	464a      	mov	r2, r9
 801a94e:	4620      	mov	r0, r4
 801a950:	f001 ff3c 	bl	801c7cc <__lshift>
 801a954:	4606      	mov	r6, r0
 801a956:	2800      	cmp	r0, #0
 801a958:	f43f ae72 	beq.w	801a640 <_strtod_l+0x490>
 801a95c:	9a05      	ldr	r2, [sp, #20]
 801a95e:	9918      	ldr	r1, [sp, #96]	; 0x60
 801a960:	4620      	mov	r0, r4
 801a962:	f001 ffbf 	bl	801c8e4 <__mdiff>
 801a966:	4605      	mov	r5, r0
 801a968:	2800      	cmp	r0, #0
 801a96a:	f43f ae69 	beq.w	801a640 <_strtod_l+0x490>
 801a96e:	68c3      	ldr	r3, [r0, #12]
 801a970:	930b      	str	r3, [sp, #44]	; 0x2c
 801a972:	2300      	movs	r3, #0
 801a974:	60c3      	str	r3, [r0, #12]
 801a976:	4631      	mov	r1, r6
 801a978:	f001 ff98 	bl	801c8ac <__mcmp>
 801a97c:	2800      	cmp	r0, #0
 801a97e:	da60      	bge.n	801aa42 <_strtod_l+0x892>
 801a980:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a982:	ea53 030a 	orrs.w	r3, r3, sl
 801a986:	f040 8082 	bne.w	801aa8e <_strtod_l+0x8de>
 801a98a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801a98e:	2b00      	cmp	r3, #0
 801a990:	d17d      	bne.n	801aa8e <_strtod_l+0x8de>
 801a992:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801a996:	0d1b      	lsrs	r3, r3, #20
 801a998:	051b      	lsls	r3, r3, #20
 801a99a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801a99e:	d976      	bls.n	801aa8e <_strtod_l+0x8de>
 801a9a0:	696b      	ldr	r3, [r5, #20]
 801a9a2:	b913      	cbnz	r3, 801a9aa <_strtod_l+0x7fa>
 801a9a4:	692b      	ldr	r3, [r5, #16]
 801a9a6:	2b01      	cmp	r3, #1
 801a9a8:	dd71      	ble.n	801aa8e <_strtod_l+0x8de>
 801a9aa:	4629      	mov	r1, r5
 801a9ac:	2201      	movs	r2, #1
 801a9ae:	4620      	mov	r0, r4
 801a9b0:	f001 ff0c 	bl	801c7cc <__lshift>
 801a9b4:	4631      	mov	r1, r6
 801a9b6:	4605      	mov	r5, r0
 801a9b8:	f001 ff78 	bl	801c8ac <__mcmp>
 801a9bc:	2800      	cmp	r0, #0
 801a9be:	dd66      	ble.n	801aa8e <_strtod_l+0x8de>
 801a9c0:	9904      	ldr	r1, [sp, #16]
 801a9c2:	4a53      	ldr	r2, [pc, #332]	; (801ab10 <_strtod_l+0x960>)
 801a9c4:	465b      	mov	r3, fp
 801a9c6:	2900      	cmp	r1, #0
 801a9c8:	f000 8081 	beq.w	801aace <_strtod_l+0x91e>
 801a9cc:	ea02 010b 	and.w	r1, r2, fp
 801a9d0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801a9d4:	dc7b      	bgt.n	801aace <_strtod_l+0x91e>
 801a9d6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801a9da:	f77f aea9 	ble.w	801a730 <_strtod_l+0x580>
 801a9de:	4b4d      	ldr	r3, [pc, #308]	; (801ab14 <_strtod_l+0x964>)
 801a9e0:	4650      	mov	r0, sl
 801a9e2:	4659      	mov	r1, fp
 801a9e4:	2200      	movs	r2, #0
 801a9e6:	f7fd ffc7 	bl	8018978 <__aeabi_dmul>
 801a9ea:	460b      	mov	r3, r1
 801a9ec:	4303      	orrs	r3, r0
 801a9ee:	bf08      	it	eq
 801a9f0:	2322      	moveq	r3, #34	; 0x22
 801a9f2:	4682      	mov	sl, r0
 801a9f4:	468b      	mov	fp, r1
 801a9f6:	bf08      	it	eq
 801a9f8:	6023      	streq	r3, [r4, #0]
 801a9fa:	e62b      	b.n	801a654 <_strtod_l+0x4a4>
 801a9fc:	f04f 32ff 	mov.w	r2, #4294967295
 801aa00:	fa02 f303 	lsl.w	r3, r2, r3
 801aa04:	ea03 0a0a 	and.w	sl, r3, sl
 801aa08:	e6e3      	b.n	801a7d2 <_strtod_l+0x622>
 801aa0a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 801aa0e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 801aa12:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 801aa16:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 801aa1a:	fa01 f308 	lsl.w	r3, r1, r8
 801aa1e:	9308      	str	r3, [sp, #32]
 801aa20:	910d      	str	r1, [sp, #52]	; 0x34
 801aa22:	e746      	b.n	801a8b2 <_strtod_l+0x702>
 801aa24:	2300      	movs	r3, #0
 801aa26:	9308      	str	r3, [sp, #32]
 801aa28:	2301      	movs	r3, #1
 801aa2a:	930d      	str	r3, [sp, #52]	; 0x34
 801aa2c:	e741      	b.n	801a8b2 <_strtod_l+0x702>
 801aa2e:	9918      	ldr	r1, [sp, #96]	; 0x60
 801aa30:	4642      	mov	r2, r8
 801aa32:	4620      	mov	r0, r4
 801aa34:	f001 feca 	bl	801c7cc <__lshift>
 801aa38:	9018      	str	r0, [sp, #96]	; 0x60
 801aa3a:	2800      	cmp	r0, #0
 801aa3c:	f47f af6b 	bne.w	801a916 <_strtod_l+0x766>
 801aa40:	e5fe      	b.n	801a640 <_strtod_l+0x490>
 801aa42:	465f      	mov	r7, fp
 801aa44:	d16e      	bne.n	801ab24 <_strtod_l+0x974>
 801aa46:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801aa48:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801aa4c:	b342      	cbz	r2, 801aaa0 <_strtod_l+0x8f0>
 801aa4e:	4a32      	ldr	r2, [pc, #200]	; (801ab18 <_strtod_l+0x968>)
 801aa50:	4293      	cmp	r3, r2
 801aa52:	d128      	bne.n	801aaa6 <_strtod_l+0x8f6>
 801aa54:	9b04      	ldr	r3, [sp, #16]
 801aa56:	4651      	mov	r1, sl
 801aa58:	b1eb      	cbz	r3, 801aa96 <_strtod_l+0x8e6>
 801aa5a:	4b2d      	ldr	r3, [pc, #180]	; (801ab10 <_strtod_l+0x960>)
 801aa5c:	403b      	ands	r3, r7
 801aa5e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801aa62:	f04f 32ff 	mov.w	r2, #4294967295
 801aa66:	d819      	bhi.n	801aa9c <_strtod_l+0x8ec>
 801aa68:	0d1b      	lsrs	r3, r3, #20
 801aa6a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801aa6e:	fa02 f303 	lsl.w	r3, r2, r3
 801aa72:	4299      	cmp	r1, r3
 801aa74:	d117      	bne.n	801aaa6 <_strtod_l+0x8f6>
 801aa76:	4b29      	ldr	r3, [pc, #164]	; (801ab1c <_strtod_l+0x96c>)
 801aa78:	429f      	cmp	r7, r3
 801aa7a:	d102      	bne.n	801aa82 <_strtod_l+0x8d2>
 801aa7c:	3101      	adds	r1, #1
 801aa7e:	f43f addf 	beq.w	801a640 <_strtod_l+0x490>
 801aa82:	4b23      	ldr	r3, [pc, #140]	; (801ab10 <_strtod_l+0x960>)
 801aa84:	403b      	ands	r3, r7
 801aa86:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801aa8a:	f04f 0a00 	mov.w	sl, #0
 801aa8e:	9b04      	ldr	r3, [sp, #16]
 801aa90:	2b00      	cmp	r3, #0
 801aa92:	d1a4      	bne.n	801a9de <_strtod_l+0x82e>
 801aa94:	e5de      	b.n	801a654 <_strtod_l+0x4a4>
 801aa96:	f04f 33ff 	mov.w	r3, #4294967295
 801aa9a:	e7ea      	b.n	801aa72 <_strtod_l+0x8c2>
 801aa9c:	4613      	mov	r3, r2
 801aa9e:	e7e8      	b.n	801aa72 <_strtod_l+0x8c2>
 801aaa0:	ea53 030a 	orrs.w	r3, r3, sl
 801aaa4:	d08c      	beq.n	801a9c0 <_strtod_l+0x810>
 801aaa6:	9b08      	ldr	r3, [sp, #32]
 801aaa8:	b1db      	cbz	r3, 801aae2 <_strtod_l+0x932>
 801aaaa:	423b      	tst	r3, r7
 801aaac:	d0ef      	beq.n	801aa8e <_strtod_l+0x8de>
 801aaae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801aab0:	9a04      	ldr	r2, [sp, #16]
 801aab2:	4650      	mov	r0, sl
 801aab4:	4659      	mov	r1, fp
 801aab6:	b1c3      	cbz	r3, 801aaea <_strtod_l+0x93a>
 801aab8:	f7ff fb5e 	bl	801a178 <sulp>
 801aabc:	4602      	mov	r2, r0
 801aabe:	460b      	mov	r3, r1
 801aac0:	ec51 0b18 	vmov	r0, r1, d8
 801aac4:	f7fd fda2 	bl	801860c <__adddf3>
 801aac8:	4682      	mov	sl, r0
 801aaca:	468b      	mov	fp, r1
 801aacc:	e7df      	b.n	801aa8e <_strtod_l+0x8de>
 801aace:	4013      	ands	r3, r2
 801aad0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801aad4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801aad8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801aadc:	f04f 3aff 	mov.w	sl, #4294967295
 801aae0:	e7d5      	b.n	801aa8e <_strtod_l+0x8de>
 801aae2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801aae4:	ea13 0f0a 	tst.w	r3, sl
 801aae8:	e7e0      	b.n	801aaac <_strtod_l+0x8fc>
 801aaea:	f7ff fb45 	bl	801a178 <sulp>
 801aaee:	4602      	mov	r2, r0
 801aaf0:	460b      	mov	r3, r1
 801aaf2:	ec51 0b18 	vmov	r0, r1, d8
 801aaf6:	f7fd fd87 	bl	8018608 <__aeabi_dsub>
 801aafa:	2200      	movs	r2, #0
 801aafc:	2300      	movs	r3, #0
 801aafe:	4682      	mov	sl, r0
 801ab00:	468b      	mov	fp, r1
 801ab02:	f7fe f9a1 	bl	8018e48 <__aeabi_dcmpeq>
 801ab06:	2800      	cmp	r0, #0
 801ab08:	d0c1      	beq.n	801aa8e <_strtod_l+0x8de>
 801ab0a:	e611      	b.n	801a730 <_strtod_l+0x580>
 801ab0c:	fffffc02 	.word	0xfffffc02
 801ab10:	7ff00000 	.word	0x7ff00000
 801ab14:	39500000 	.word	0x39500000
 801ab18:	000fffff 	.word	0x000fffff
 801ab1c:	7fefffff 	.word	0x7fefffff
 801ab20:	08051bf0 	.word	0x08051bf0
 801ab24:	4631      	mov	r1, r6
 801ab26:	4628      	mov	r0, r5
 801ab28:	f002 f83e 	bl	801cba8 <__ratio>
 801ab2c:	ec59 8b10 	vmov	r8, r9, d0
 801ab30:	ee10 0a10 	vmov	r0, s0
 801ab34:	2200      	movs	r2, #0
 801ab36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801ab3a:	4649      	mov	r1, r9
 801ab3c:	f7fe f998 	bl	8018e70 <__aeabi_dcmple>
 801ab40:	2800      	cmp	r0, #0
 801ab42:	d07a      	beq.n	801ac3a <_strtod_l+0xa8a>
 801ab44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ab46:	2b00      	cmp	r3, #0
 801ab48:	d04a      	beq.n	801abe0 <_strtod_l+0xa30>
 801ab4a:	4b95      	ldr	r3, [pc, #596]	; (801ada0 <_strtod_l+0xbf0>)
 801ab4c:	2200      	movs	r2, #0
 801ab4e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801ab52:	f8df 924c 	ldr.w	r9, [pc, #588]	; 801ada0 <_strtod_l+0xbf0>
 801ab56:	f04f 0800 	mov.w	r8, #0
 801ab5a:	4b92      	ldr	r3, [pc, #584]	; (801ada4 <_strtod_l+0xbf4>)
 801ab5c:	403b      	ands	r3, r7
 801ab5e:	930d      	str	r3, [sp, #52]	; 0x34
 801ab60:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801ab62:	4b91      	ldr	r3, [pc, #580]	; (801ada8 <_strtod_l+0xbf8>)
 801ab64:	429a      	cmp	r2, r3
 801ab66:	f040 80b0 	bne.w	801acca <_strtod_l+0xb1a>
 801ab6a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801ab6e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 801ab72:	ec4b ab10 	vmov	d0, sl, fp
 801ab76:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801ab7a:	f001 ff3d 	bl	801c9f8 <__ulp>
 801ab7e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801ab82:	ec53 2b10 	vmov	r2, r3, d0
 801ab86:	f7fd fef7 	bl	8018978 <__aeabi_dmul>
 801ab8a:	4652      	mov	r2, sl
 801ab8c:	465b      	mov	r3, fp
 801ab8e:	f7fd fd3d 	bl	801860c <__adddf3>
 801ab92:	460b      	mov	r3, r1
 801ab94:	4983      	ldr	r1, [pc, #524]	; (801ada4 <_strtod_l+0xbf4>)
 801ab96:	4a85      	ldr	r2, [pc, #532]	; (801adac <_strtod_l+0xbfc>)
 801ab98:	4019      	ands	r1, r3
 801ab9a:	4291      	cmp	r1, r2
 801ab9c:	4682      	mov	sl, r0
 801ab9e:	d960      	bls.n	801ac62 <_strtod_l+0xab2>
 801aba0:	ee18 3a90 	vmov	r3, s17
 801aba4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801aba8:	4293      	cmp	r3, r2
 801abaa:	d104      	bne.n	801abb6 <_strtod_l+0xa06>
 801abac:	ee18 3a10 	vmov	r3, s16
 801abb0:	3301      	adds	r3, #1
 801abb2:	f43f ad45 	beq.w	801a640 <_strtod_l+0x490>
 801abb6:	f8df b200 	ldr.w	fp, [pc, #512]	; 801adb8 <_strtod_l+0xc08>
 801abba:	f04f 3aff 	mov.w	sl, #4294967295
 801abbe:	9918      	ldr	r1, [sp, #96]	; 0x60
 801abc0:	4620      	mov	r0, r4
 801abc2:	f001 fbe7 	bl	801c394 <_Bfree>
 801abc6:	9905      	ldr	r1, [sp, #20]
 801abc8:	4620      	mov	r0, r4
 801abca:	f001 fbe3 	bl	801c394 <_Bfree>
 801abce:	4631      	mov	r1, r6
 801abd0:	4620      	mov	r0, r4
 801abd2:	f001 fbdf 	bl	801c394 <_Bfree>
 801abd6:	4629      	mov	r1, r5
 801abd8:	4620      	mov	r0, r4
 801abda:	f001 fbdb 	bl	801c394 <_Bfree>
 801abde:	e61a      	b.n	801a816 <_strtod_l+0x666>
 801abe0:	f1ba 0f00 	cmp.w	sl, #0
 801abe4:	d11b      	bne.n	801ac1e <_strtod_l+0xa6e>
 801abe6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801abea:	b9f3      	cbnz	r3, 801ac2a <_strtod_l+0xa7a>
 801abec:	4b6c      	ldr	r3, [pc, #432]	; (801ada0 <_strtod_l+0xbf0>)
 801abee:	2200      	movs	r2, #0
 801abf0:	4640      	mov	r0, r8
 801abf2:	4649      	mov	r1, r9
 801abf4:	f7fe f932 	bl	8018e5c <__aeabi_dcmplt>
 801abf8:	b9d0      	cbnz	r0, 801ac30 <_strtod_l+0xa80>
 801abfa:	4640      	mov	r0, r8
 801abfc:	4649      	mov	r1, r9
 801abfe:	4b6c      	ldr	r3, [pc, #432]	; (801adb0 <_strtod_l+0xc00>)
 801ac00:	2200      	movs	r2, #0
 801ac02:	f7fd feb9 	bl	8018978 <__aeabi_dmul>
 801ac06:	4680      	mov	r8, r0
 801ac08:	4689      	mov	r9, r1
 801ac0a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801ac0e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 801ac12:	9315      	str	r3, [sp, #84]	; 0x54
 801ac14:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 801ac18:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801ac1c:	e79d      	b.n	801ab5a <_strtod_l+0x9aa>
 801ac1e:	f1ba 0f01 	cmp.w	sl, #1
 801ac22:	d102      	bne.n	801ac2a <_strtod_l+0xa7a>
 801ac24:	2f00      	cmp	r7, #0
 801ac26:	f43f ad83 	beq.w	801a730 <_strtod_l+0x580>
 801ac2a:	4b62      	ldr	r3, [pc, #392]	; (801adb4 <_strtod_l+0xc04>)
 801ac2c:	2200      	movs	r2, #0
 801ac2e:	e78e      	b.n	801ab4e <_strtod_l+0x99e>
 801ac30:	f8df 917c 	ldr.w	r9, [pc, #380]	; 801adb0 <_strtod_l+0xc00>
 801ac34:	f04f 0800 	mov.w	r8, #0
 801ac38:	e7e7      	b.n	801ac0a <_strtod_l+0xa5a>
 801ac3a:	4b5d      	ldr	r3, [pc, #372]	; (801adb0 <_strtod_l+0xc00>)
 801ac3c:	4640      	mov	r0, r8
 801ac3e:	4649      	mov	r1, r9
 801ac40:	2200      	movs	r2, #0
 801ac42:	f7fd fe99 	bl	8018978 <__aeabi_dmul>
 801ac46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ac48:	4680      	mov	r8, r0
 801ac4a:	4689      	mov	r9, r1
 801ac4c:	b933      	cbnz	r3, 801ac5c <_strtod_l+0xaac>
 801ac4e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801ac52:	900e      	str	r0, [sp, #56]	; 0x38
 801ac54:	930f      	str	r3, [sp, #60]	; 0x3c
 801ac56:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801ac5a:	e7dd      	b.n	801ac18 <_strtod_l+0xa68>
 801ac5c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 801ac60:	e7f9      	b.n	801ac56 <_strtod_l+0xaa6>
 801ac62:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801ac66:	9b04      	ldr	r3, [sp, #16]
 801ac68:	2b00      	cmp	r3, #0
 801ac6a:	d1a8      	bne.n	801abbe <_strtod_l+0xa0e>
 801ac6c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801ac70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801ac72:	0d1b      	lsrs	r3, r3, #20
 801ac74:	051b      	lsls	r3, r3, #20
 801ac76:	429a      	cmp	r2, r3
 801ac78:	d1a1      	bne.n	801abbe <_strtod_l+0xa0e>
 801ac7a:	4640      	mov	r0, r8
 801ac7c:	4649      	mov	r1, r9
 801ac7e:	f7fe f9c3 	bl	8019008 <__aeabi_d2lz>
 801ac82:	f7fd fe4b 	bl	801891c <__aeabi_l2d>
 801ac86:	4602      	mov	r2, r0
 801ac88:	460b      	mov	r3, r1
 801ac8a:	4640      	mov	r0, r8
 801ac8c:	4649      	mov	r1, r9
 801ac8e:	f7fd fcbb 	bl	8018608 <__aeabi_dsub>
 801ac92:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801ac94:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801ac98:	ea43 030a 	orr.w	r3, r3, sl
 801ac9c:	4313      	orrs	r3, r2
 801ac9e:	4680      	mov	r8, r0
 801aca0:	4689      	mov	r9, r1
 801aca2:	d055      	beq.n	801ad50 <_strtod_l+0xba0>
 801aca4:	a336      	add	r3, pc, #216	; (adr r3, 801ad80 <_strtod_l+0xbd0>)
 801aca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801acaa:	f7fe f8d7 	bl	8018e5c <__aeabi_dcmplt>
 801acae:	2800      	cmp	r0, #0
 801acb0:	f47f acd0 	bne.w	801a654 <_strtod_l+0x4a4>
 801acb4:	a334      	add	r3, pc, #208	; (adr r3, 801ad88 <_strtod_l+0xbd8>)
 801acb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801acba:	4640      	mov	r0, r8
 801acbc:	4649      	mov	r1, r9
 801acbe:	f7fe f8eb 	bl	8018e98 <__aeabi_dcmpgt>
 801acc2:	2800      	cmp	r0, #0
 801acc4:	f43f af7b 	beq.w	801abbe <_strtod_l+0xa0e>
 801acc8:	e4c4      	b.n	801a654 <_strtod_l+0x4a4>
 801acca:	9b04      	ldr	r3, [sp, #16]
 801accc:	b333      	cbz	r3, 801ad1c <_strtod_l+0xb6c>
 801acce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801acd0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801acd4:	d822      	bhi.n	801ad1c <_strtod_l+0xb6c>
 801acd6:	a32e      	add	r3, pc, #184	; (adr r3, 801ad90 <_strtod_l+0xbe0>)
 801acd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801acdc:	4640      	mov	r0, r8
 801acde:	4649      	mov	r1, r9
 801ace0:	f7fe f8c6 	bl	8018e70 <__aeabi_dcmple>
 801ace4:	b1a0      	cbz	r0, 801ad10 <_strtod_l+0xb60>
 801ace6:	4649      	mov	r1, r9
 801ace8:	4640      	mov	r0, r8
 801acea:	f7fe f91d 	bl	8018f28 <__aeabi_d2uiz>
 801acee:	2801      	cmp	r0, #1
 801acf0:	bf38      	it	cc
 801acf2:	2001      	movcc	r0, #1
 801acf4:	f7fd fdc6 	bl	8018884 <__aeabi_ui2d>
 801acf8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801acfa:	4680      	mov	r8, r0
 801acfc:	4689      	mov	r9, r1
 801acfe:	bb23      	cbnz	r3, 801ad4a <_strtod_l+0xb9a>
 801ad00:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801ad04:	9010      	str	r0, [sp, #64]	; 0x40
 801ad06:	9311      	str	r3, [sp, #68]	; 0x44
 801ad08:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801ad0c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801ad10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ad12:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801ad14:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801ad18:	1a9b      	subs	r3, r3, r2
 801ad1a:	9309      	str	r3, [sp, #36]	; 0x24
 801ad1c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801ad20:	eeb0 0a48 	vmov.f32	s0, s16
 801ad24:	eef0 0a68 	vmov.f32	s1, s17
 801ad28:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801ad2c:	f001 fe64 	bl	801c9f8 <__ulp>
 801ad30:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801ad34:	ec53 2b10 	vmov	r2, r3, d0
 801ad38:	f7fd fe1e 	bl	8018978 <__aeabi_dmul>
 801ad3c:	ec53 2b18 	vmov	r2, r3, d8
 801ad40:	f7fd fc64 	bl	801860c <__adddf3>
 801ad44:	4682      	mov	sl, r0
 801ad46:	468b      	mov	fp, r1
 801ad48:	e78d      	b.n	801ac66 <_strtod_l+0xab6>
 801ad4a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 801ad4e:	e7db      	b.n	801ad08 <_strtod_l+0xb58>
 801ad50:	a311      	add	r3, pc, #68	; (adr r3, 801ad98 <_strtod_l+0xbe8>)
 801ad52:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad56:	f7fe f881 	bl	8018e5c <__aeabi_dcmplt>
 801ad5a:	e7b2      	b.n	801acc2 <_strtod_l+0xb12>
 801ad5c:	2300      	movs	r3, #0
 801ad5e:	930a      	str	r3, [sp, #40]	; 0x28
 801ad60:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801ad62:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801ad64:	6013      	str	r3, [r2, #0]
 801ad66:	f7ff ba6b 	b.w	801a240 <_strtod_l+0x90>
 801ad6a:	2a65      	cmp	r2, #101	; 0x65
 801ad6c:	f43f ab5f 	beq.w	801a42e <_strtod_l+0x27e>
 801ad70:	2a45      	cmp	r2, #69	; 0x45
 801ad72:	f43f ab5c 	beq.w	801a42e <_strtod_l+0x27e>
 801ad76:	2301      	movs	r3, #1
 801ad78:	f7ff bb94 	b.w	801a4a4 <_strtod_l+0x2f4>
 801ad7c:	f3af 8000 	nop.w
 801ad80:	94a03595 	.word	0x94a03595
 801ad84:	3fdfffff 	.word	0x3fdfffff
 801ad88:	35afe535 	.word	0x35afe535
 801ad8c:	3fe00000 	.word	0x3fe00000
 801ad90:	ffc00000 	.word	0xffc00000
 801ad94:	41dfffff 	.word	0x41dfffff
 801ad98:	94a03595 	.word	0x94a03595
 801ad9c:	3fcfffff 	.word	0x3fcfffff
 801ada0:	3ff00000 	.word	0x3ff00000
 801ada4:	7ff00000 	.word	0x7ff00000
 801ada8:	7fe00000 	.word	0x7fe00000
 801adac:	7c9fffff 	.word	0x7c9fffff
 801adb0:	3fe00000 	.word	0x3fe00000
 801adb4:	bff00000 	.word	0xbff00000
 801adb8:	7fefffff 	.word	0x7fefffff

0801adbc <_strtod_r>:
 801adbc:	4b01      	ldr	r3, [pc, #4]	; (801adc4 <_strtod_r+0x8>)
 801adbe:	f7ff b9f7 	b.w	801a1b0 <_strtod_l>
 801adc2:	bf00      	nop
 801adc4:	200000cc 	.word	0x200000cc

0801adc8 <_strtol_l.constprop.0>:
 801adc8:	2b01      	cmp	r3, #1
 801adca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801adce:	d001      	beq.n	801add4 <_strtol_l.constprop.0+0xc>
 801add0:	2b24      	cmp	r3, #36	; 0x24
 801add2:	d906      	bls.n	801ade2 <_strtol_l.constprop.0+0x1a>
 801add4:	f7fe fafe 	bl	80193d4 <__errno>
 801add8:	2316      	movs	r3, #22
 801adda:	6003      	str	r3, [r0, #0]
 801addc:	2000      	movs	r0, #0
 801adde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ade2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 801aec8 <_strtol_l.constprop.0+0x100>
 801ade6:	460d      	mov	r5, r1
 801ade8:	462e      	mov	r6, r5
 801adea:	f815 4b01 	ldrb.w	r4, [r5], #1
 801adee:	f814 700c 	ldrb.w	r7, [r4, ip]
 801adf2:	f017 0708 	ands.w	r7, r7, #8
 801adf6:	d1f7      	bne.n	801ade8 <_strtol_l.constprop.0+0x20>
 801adf8:	2c2d      	cmp	r4, #45	; 0x2d
 801adfa:	d132      	bne.n	801ae62 <_strtol_l.constprop.0+0x9a>
 801adfc:	782c      	ldrb	r4, [r5, #0]
 801adfe:	2701      	movs	r7, #1
 801ae00:	1cb5      	adds	r5, r6, #2
 801ae02:	2b00      	cmp	r3, #0
 801ae04:	d05b      	beq.n	801aebe <_strtol_l.constprop.0+0xf6>
 801ae06:	2b10      	cmp	r3, #16
 801ae08:	d109      	bne.n	801ae1e <_strtol_l.constprop.0+0x56>
 801ae0a:	2c30      	cmp	r4, #48	; 0x30
 801ae0c:	d107      	bne.n	801ae1e <_strtol_l.constprop.0+0x56>
 801ae0e:	782c      	ldrb	r4, [r5, #0]
 801ae10:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801ae14:	2c58      	cmp	r4, #88	; 0x58
 801ae16:	d14d      	bne.n	801aeb4 <_strtol_l.constprop.0+0xec>
 801ae18:	786c      	ldrb	r4, [r5, #1]
 801ae1a:	2310      	movs	r3, #16
 801ae1c:	3502      	adds	r5, #2
 801ae1e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801ae22:	f108 38ff 	add.w	r8, r8, #4294967295
 801ae26:	f04f 0c00 	mov.w	ip, #0
 801ae2a:	fbb8 f9f3 	udiv	r9, r8, r3
 801ae2e:	4666      	mov	r6, ip
 801ae30:	fb03 8a19 	mls	sl, r3, r9, r8
 801ae34:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 801ae38:	f1be 0f09 	cmp.w	lr, #9
 801ae3c:	d816      	bhi.n	801ae6c <_strtol_l.constprop.0+0xa4>
 801ae3e:	4674      	mov	r4, lr
 801ae40:	42a3      	cmp	r3, r4
 801ae42:	dd24      	ble.n	801ae8e <_strtol_l.constprop.0+0xc6>
 801ae44:	f1bc 0f00 	cmp.w	ip, #0
 801ae48:	db1e      	blt.n	801ae88 <_strtol_l.constprop.0+0xc0>
 801ae4a:	45b1      	cmp	r9, r6
 801ae4c:	d31c      	bcc.n	801ae88 <_strtol_l.constprop.0+0xc0>
 801ae4e:	d101      	bne.n	801ae54 <_strtol_l.constprop.0+0x8c>
 801ae50:	45a2      	cmp	sl, r4
 801ae52:	db19      	blt.n	801ae88 <_strtol_l.constprop.0+0xc0>
 801ae54:	fb06 4603 	mla	r6, r6, r3, r4
 801ae58:	f04f 0c01 	mov.w	ip, #1
 801ae5c:	f815 4b01 	ldrb.w	r4, [r5], #1
 801ae60:	e7e8      	b.n	801ae34 <_strtol_l.constprop.0+0x6c>
 801ae62:	2c2b      	cmp	r4, #43	; 0x2b
 801ae64:	bf04      	itt	eq
 801ae66:	782c      	ldrbeq	r4, [r5, #0]
 801ae68:	1cb5      	addeq	r5, r6, #2
 801ae6a:	e7ca      	b.n	801ae02 <_strtol_l.constprop.0+0x3a>
 801ae6c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 801ae70:	f1be 0f19 	cmp.w	lr, #25
 801ae74:	d801      	bhi.n	801ae7a <_strtol_l.constprop.0+0xb2>
 801ae76:	3c37      	subs	r4, #55	; 0x37
 801ae78:	e7e2      	b.n	801ae40 <_strtol_l.constprop.0+0x78>
 801ae7a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 801ae7e:	f1be 0f19 	cmp.w	lr, #25
 801ae82:	d804      	bhi.n	801ae8e <_strtol_l.constprop.0+0xc6>
 801ae84:	3c57      	subs	r4, #87	; 0x57
 801ae86:	e7db      	b.n	801ae40 <_strtol_l.constprop.0+0x78>
 801ae88:	f04f 3cff 	mov.w	ip, #4294967295
 801ae8c:	e7e6      	b.n	801ae5c <_strtol_l.constprop.0+0x94>
 801ae8e:	f1bc 0f00 	cmp.w	ip, #0
 801ae92:	da05      	bge.n	801aea0 <_strtol_l.constprop.0+0xd8>
 801ae94:	2322      	movs	r3, #34	; 0x22
 801ae96:	6003      	str	r3, [r0, #0]
 801ae98:	4646      	mov	r6, r8
 801ae9a:	b942      	cbnz	r2, 801aeae <_strtol_l.constprop.0+0xe6>
 801ae9c:	4630      	mov	r0, r6
 801ae9e:	e79e      	b.n	801adde <_strtol_l.constprop.0+0x16>
 801aea0:	b107      	cbz	r7, 801aea4 <_strtol_l.constprop.0+0xdc>
 801aea2:	4276      	negs	r6, r6
 801aea4:	2a00      	cmp	r2, #0
 801aea6:	d0f9      	beq.n	801ae9c <_strtol_l.constprop.0+0xd4>
 801aea8:	f1bc 0f00 	cmp.w	ip, #0
 801aeac:	d000      	beq.n	801aeb0 <_strtol_l.constprop.0+0xe8>
 801aeae:	1e69      	subs	r1, r5, #1
 801aeb0:	6011      	str	r1, [r2, #0]
 801aeb2:	e7f3      	b.n	801ae9c <_strtol_l.constprop.0+0xd4>
 801aeb4:	2430      	movs	r4, #48	; 0x30
 801aeb6:	2b00      	cmp	r3, #0
 801aeb8:	d1b1      	bne.n	801ae1e <_strtol_l.constprop.0+0x56>
 801aeba:	2308      	movs	r3, #8
 801aebc:	e7af      	b.n	801ae1e <_strtol_l.constprop.0+0x56>
 801aebe:	2c30      	cmp	r4, #48	; 0x30
 801aec0:	d0a5      	beq.n	801ae0e <_strtol_l.constprop.0+0x46>
 801aec2:	230a      	movs	r3, #10
 801aec4:	e7ab      	b.n	801ae1e <_strtol_l.constprop.0+0x56>
 801aec6:	bf00      	nop
 801aec8:	08051c19 	.word	0x08051c19

0801aecc <_strtol_r>:
 801aecc:	f7ff bf7c 	b.w	801adc8 <_strtol_l.constprop.0>

0801aed0 <strtol>:
 801aed0:	4613      	mov	r3, r2
 801aed2:	460a      	mov	r2, r1
 801aed4:	4601      	mov	r1, r0
 801aed6:	4802      	ldr	r0, [pc, #8]	; (801aee0 <strtol+0x10>)
 801aed8:	6800      	ldr	r0, [r0, #0]
 801aeda:	f7ff bf75 	b.w	801adc8 <_strtol_l.constprop.0>
 801aede:	bf00      	nop
 801aee0:	20000064 	.word	0x20000064

0801aee4 <quorem>:
 801aee4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aee8:	6903      	ldr	r3, [r0, #16]
 801aeea:	690c      	ldr	r4, [r1, #16]
 801aeec:	42a3      	cmp	r3, r4
 801aeee:	4607      	mov	r7, r0
 801aef0:	f2c0 8081 	blt.w	801aff6 <quorem+0x112>
 801aef4:	3c01      	subs	r4, #1
 801aef6:	f101 0814 	add.w	r8, r1, #20
 801aefa:	f100 0514 	add.w	r5, r0, #20
 801aefe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801af02:	9301      	str	r3, [sp, #4]
 801af04:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801af08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801af0c:	3301      	adds	r3, #1
 801af0e:	429a      	cmp	r2, r3
 801af10:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801af14:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801af18:	fbb2 f6f3 	udiv	r6, r2, r3
 801af1c:	d331      	bcc.n	801af82 <quorem+0x9e>
 801af1e:	f04f 0e00 	mov.w	lr, #0
 801af22:	4640      	mov	r0, r8
 801af24:	46ac      	mov	ip, r5
 801af26:	46f2      	mov	sl, lr
 801af28:	f850 2b04 	ldr.w	r2, [r0], #4
 801af2c:	b293      	uxth	r3, r2
 801af2e:	fb06 e303 	mla	r3, r6, r3, lr
 801af32:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801af36:	b29b      	uxth	r3, r3
 801af38:	ebaa 0303 	sub.w	r3, sl, r3
 801af3c:	f8dc a000 	ldr.w	sl, [ip]
 801af40:	0c12      	lsrs	r2, r2, #16
 801af42:	fa13 f38a 	uxtah	r3, r3, sl
 801af46:	fb06 e202 	mla	r2, r6, r2, lr
 801af4a:	9300      	str	r3, [sp, #0]
 801af4c:	9b00      	ldr	r3, [sp, #0]
 801af4e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801af52:	b292      	uxth	r2, r2
 801af54:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801af58:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801af5c:	f8bd 3000 	ldrh.w	r3, [sp]
 801af60:	4581      	cmp	r9, r0
 801af62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801af66:	f84c 3b04 	str.w	r3, [ip], #4
 801af6a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801af6e:	d2db      	bcs.n	801af28 <quorem+0x44>
 801af70:	f855 300b 	ldr.w	r3, [r5, fp]
 801af74:	b92b      	cbnz	r3, 801af82 <quorem+0x9e>
 801af76:	9b01      	ldr	r3, [sp, #4]
 801af78:	3b04      	subs	r3, #4
 801af7a:	429d      	cmp	r5, r3
 801af7c:	461a      	mov	r2, r3
 801af7e:	d32e      	bcc.n	801afde <quorem+0xfa>
 801af80:	613c      	str	r4, [r7, #16]
 801af82:	4638      	mov	r0, r7
 801af84:	f001 fc92 	bl	801c8ac <__mcmp>
 801af88:	2800      	cmp	r0, #0
 801af8a:	db24      	blt.n	801afd6 <quorem+0xf2>
 801af8c:	3601      	adds	r6, #1
 801af8e:	4628      	mov	r0, r5
 801af90:	f04f 0c00 	mov.w	ip, #0
 801af94:	f858 2b04 	ldr.w	r2, [r8], #4
 801af98:	f8d0 e000 	ldr.w	lr, [r0]
 801af9c:	b293      	uxth	r3, r2
 801af9e:	ebac 0303 	sub.w	r3, ip, r3
 801afa2:	0c12      	lsrs	r2, r2, #16
 801afa4:	fa13 f38e 	uxtah	r3, r3, lr
 801afa8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801afac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801afb0:	b29b      	uxth	r3, r3
 801afb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801afb6:	45c1      	cmp	r9, r8
 801afb8:	f840 3b04 	str.w	r3, [r0], #4
 801afbc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801afc0:	d2e8      	bcs.n	801af94 <quorem+0xb0>
 801afc2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801afc6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801afca:	b922      	cbnz	r2, 801afd6 <quorem+0xf2>
 801afcc:	3b04      	subs	r3, #4
 801afce:	429d      	cmp	r5, r3
 801afd0:	461a      	mov	r2, r3
 801afd2:	d30a      	bcc.n	801afea <quorem+0x106>
 801afd4:	613c      	str	r4, [r7, #16]
 801afd6:	4630      	mov	r0, r6
 801afd8:	b003      	add	sp, #12
 801afda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801afde:	6812      	ldr	r2, [r2, #0]
 801afe0:	3b04      	subs	r3, #4
 801afe2:	2a00      	cmp	r2, #0
 801afe4:	d1cc      	bne.n	801af80 <quorem+0x9c>
 801afe6:	3c01      	subs	r4, #1
 801afe8:	e7c7      	b.n	801af7a <quorem+0x96>
 801afea:	6812      	ldr	r2, [r2, #0]
 801afec:	3b04      	subs	r3, #4
 801afee:	2a00      	cmp	r2, #0
 801aff0:	d1f0      	bne.n	801afd4 <quorem+0xf0>
 801aff2:	3c01      	subs	r4, #1
 801aff4:	e7eb      	b.n	801afce <quorem+0xea>
 801aff6:	2000      	movs	r0, #0
 801aff8:	e7ee      	b.n	801afd8 <quorem+0xf4>
 801affa:	0000      	movs	r0, r0
 801affc:	0000      	movs	r0, r0
	...

0801b000 <_dtoa_r>:
 801b000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b004:	ed2d 8b04 	vpush	{d8-d9}
 801b008:	ec57 6b10 	vmov	r6, r7, d0
 801b00c:	b093      	sub	sp, #76	; 0x4c
 801b00e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801b010:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801b014:	9106      	str	r1, [sp, #24]
 801b016:	ee10 aa10 	vmov	sl, s0
 801b01a:	4604      	mov	r4, r0
 801b01c:	9209      	str	r2, [sp, #36]	; 0x24
 801b01e:	930c      	str	r3, [sp, #48]	; 0x30
 801b020:	46bb      	mov	fp, r7
 801b022:	b975      	cbnz	r5, 801b042 <_dtoa_r+0x42>
 801b024:	2010      	movs	r0, #16
 801b026:	f001 f94d 	bl	801c2c4 <malloc>
 801b02a:	4602      	mov	r2, r0
 801b02c:	6260      	str	r0, [r4, #36]	; 0x24
 801b02e:	b920      	cbnz	r0, 801b03a <_dtoa_r+0x3a>
 801b030:	4ba7      	ldr	r3, [pc, #668]	; (801b2d0 <_dtoa_r+0x2d0>)
 801b032:	21ea      	movs	r1, #234	; 0xea
 801b034:	48a7      	ldr	r0, [pc, #668]	; (801b2d4 <_dtoa_r+0x2d4>)
 801b036:	f002 f8bd 	bl	801d1b4 <__assert_func>
 801b03a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801b03e:	6005      	str	r5, [r0, #0]
 801b040:	60c5      	str	r5, [r0, #12]
 801b042:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b044:	6819      	ldr	r1, [r3, #0]
 801b046:	b151      	cbz	r1, 801b05e <_dtoa_r+0x5e>
 801b048:	685a      	ldr	r2, [r3, #4]
 801b04a:	604a      	str	r2, [r1, #4]
 801b04c:	2301      	movs	r3, #1
 801b04e:	4093      	lsls	r3, r2
 801b050:	608b      	str	r3, [r1, #8]
 801b052:	4620      	mov	r0, r4
 801b054:	f001 f99e 	bl	801c394 <_Bfree>
 801b058:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b05a:	2200      	movs	r2, #0
 801b05c:	601a      	str	r2, [r3, #0]
 801b05e:	1e3b      	subs	r3, r7, #0
 801b060:	bfaa      	itet	ge
 801b062:	2300      	movge	r3, #0
 801b064:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 801b068:	f8c8 3000 	strge.w	r3, [r8]
 801b06c:	4b9a      	ldr	r3, [pc, #616]	; (801b2d8 <_dtoa_r+0x2d8>)
 801b06e:	bfbc      	itt	lt
 801b070:	2201      	movlt	r2, #1
 801b072:	f8c8 2000 	strlt.w	r2, [r8]
 801b076:	ea33 030b 	bics.w	r3, r3, fp
 801b07a:	d11b      	bne.n	801b0b4 <_dtoa_r+0xb4>
 801b07c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801b07e:	f242 730f 	movw	r3, #9999	; 0x270f
 801b082:	6013      	str	r3, [r2, #0]
 801b084:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b088:	4333      	orrs	r3, r6
 801b08a:	f000 8592 	beq.w	801bbb2 <_dtoa_r+0xbb2>
 801b08e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b090:	b963      	cbnz	r3, 801b0ac <_dtoa_r+0xac>
 801b092:	4b92      	ldr	r3, [pc, #584]	; (801b2dc <_dtoa_r+0x2dc>)
 801b094:	e022      	b.n	801b0dc <_dtoa_r+0xdc>
 801b096:	4b92      	ldr	r3, [pc, #584]	; (801b2e0 <_dtoa_r+0x2e0>)
 801b098:	9301      	str	r3, [sp, #4]
 801b09a:	3308      	adds	r3, #8
 801b09c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801b09e:	6013      	str	r3, [r2, #0]
 801b0a0:	9801      	ldr	r0, [sp, #4]
 801b0a2:	b013      	add	sp, #76	; 0x4c
 801b0a4:	ecbd 8b04 	vpop	{d8-d9}
 801b0a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b0ac:	4b8b      	ldr	r3, [pc, #556]	; (801b2dc <_dtoa_r+0x2dc>)
 801b0ae:	9301      	str	r3, [sp, #4]
 801b0b0:	3303      	adds	r3, #3
 801b0b2:	e7f3      	b.n	801b09c <_dtoa_r+0x9c>
 801b0b4:	2200      	movs	r2, #0
 801b0b6:	2300      	movs	r3, #0
 801b0b8:	4650      	mov	r0, sl
 801b0ba:	4659      	mov	r1, fp
 801b0bc:	f7fd fec4 	bl	8018e48 <__aeabi_dcmpeq>
 801b0c0:	ec4b ab19 	vmov	d9, sl, fp
 801b0c4:	4680      	mov	r8, r0
 801b0c6:	b158      	cbz	r0, 801b0e0 <_dtoa_r+0xe0>
 801b0c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801b0ca:	2301      	movs	r3, #1
 801b0cc:	6013      	str	r3, [r2, #0]
 801b0ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b0d0:	2b00      	cmp	r3, #0
 801b0d2:	f000 856b 	beq.w	801bbac <_dtoa_r+0xbac>
 801b0d6:	4883      	ldr	r0, [pc, #524]	; (801b2e4 <_dtoa_r+0x2e4>)
 801b0d8:	6018      	str	r0, [r3, #0]
 801b0da:	1e43      	subs	r3, r0, #1
 801b0dc:	9301      	str	r3, [sp, #4]
 801b0de:	e7df      	b.n	801b0a0 <_dtoa_r+0xa0>
 801b0e0:	ec4b ab10 	vmov	d0, sl, fp
 801b0e4:	aa10      	add	r2, sp, #64	; 0x40
 801b0e6:	a911      	add	r1, sp, #68	; 0x44
 801b0e8:	4620      	mov	r0, r4
 801b0ea:	f001 fd01 	bl	801caf0 <__d2b>
 801b0ee:	f3cb 550a 	ubfx	r5, fp, #20, #11
 801b0f2:	ee08 0a10 	vmov	s16, r0
 801b0f6:	2d00      	cmp	r5, #0
 801b0f8:	f000 8084 	beq.w	801b204 <_dtoa_r+0x204>
 801b0fc:	ee19 3a90 	vmov	r3, s19
 801b100:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801b104:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 801b108:	4656      	mov	r6, sl
 801b10a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801b10e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801b112:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 801b116:	4b74      	ldr	r3, [pc, #464]	; (801b2e8 <_dtoa_r+0x2e8>)
 801b118:	2200      	movs	r2, #0
 801b11a:	4630      	mov	r0, r6
 801b11c:	4639      	mov	r1, r7
 801b11e:	f7fd fa73 	bl	8018608 <__aeabi_dsub>
 801b122:	a365      	add	r3, pc, #404	; (adr r3, 801b2b8 <_dtoa_r+0x2b8>)
 801b124:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b128:	f7fd fc26 	bl	8018978 <__aeabi_dmul>
 801b12c:	a364      	add	r3, pc, #400	; (adr r3, 801b2c0 <_dtoa_r+0x2c0>)
 801b12e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b132:	f7fd fa6b 	bl	801860c <__adddf3>
 801b136:	4606      	mov	r6, r0
 801b138:	4628      	mov	r0, r5
 801b13a:	460f      	mov	r7, r1
 801b13c:	f7fd fbb2 	bl	80188a4 <__aeabi_i2d>
 801b140:	a361      	add	r3, pc, #388	; (adr r3, 801b2c8 <_dtoa_r+0x2c8>)
 801b142:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b146:	f7fd fc17 	bl	8018978 <__aeabi_dmul>
 801b14a:	4602      	mov	r2, r0
 801b14c:	460b      	mov	r3, r1
 801b14e:	4630      	mov	r0, r6
 801b150:	4639      	mov	r1, r7
 801b152:	f7fd fa5b 	bl	801860c <__adddf3>
 801b156:	4606      	mov	r6, r0
 801b158:	460f      	mov	r7, r1
 801b15a:	f7fd febd 	bl	8018ed8 <__aeabi_d2iz>
 801b15e:	2200      	movs	r2, #0
 801b160:	9000      	str	r0, [sp, #0]
 801b162:	2300      	movs	r3, #0
 801b164:	4630      	mov	r0, r6
 801b166:	4639      	mov	r1, r7
 801b168:	f7fd fe78 	bl	8018e5c <__aeabi_dcmplt>
 801b16c:	b150      	cbz	r0, 801b184 <_dtoa_r+0x184>
 801b16e:	9800      	ldr	r0, [sp, #0]
 801b170:	f7fd fb98 	bl	80188a4 <__aeabi_i2d>
 801b174:	4632      	mov	r2, r6
 801b176:	463b      	mov	r3, r7
 801b178:	f7fd fe66 	bl	8018e48 <__aeabi_dcmpeq>
 801b17c:	b910      	cbnz	r0, 801b184 <_dtoa_r+0x184>
 801b17e:	9b00      	ldr	r3, [sp, #0]
 801b180:	3b01      	subs	r3, #1
 801b182:	9300      	str	r3, [sp, #0]
 801b184:	9b00      	ldr	r3, [sp, #0]
 801b186:	2b16      	cmp	r3, #22
 801b188:	d85a      	bhi.n	801b240 <_dtoa_r+0x240>
 801b18a:	9a00      	ldr	r2, [sp, #0]
 801b18c:	4b57      	ldr	r3, [pc, #348]	; (801b2ec <_dtoa_r+0x2ec>)
 801b18e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801b192:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b196:	ec51 0b19 	vmov	r0, r1, d9
 801b19a:	f7fd fe5f 	bl	8018e5c <__aeabi_dcmplt>
 801b19e:	2800      	cmp	r0, #0
 801b1a0:	d050      	beq.n	801b244 <_dtoa_r+0x244>
 801b1a2:	9b00      	ldr	r3, [sp, #0]
 801b1a4:	3b01      	subs	r3, #1
 801b1a6:	9300      	str	r3, [sp, #0]
 801b1a8:	2300      	movs	r3, #0
 801b1aa:	930b      	str	r3, [sp, #44]	; 0x2c
 801b1ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801b1ae:	1b5d      	subs	r5, r3, r5
 801b1b0:	1e6b      	subs	r3, r5, #1
 801b1b2:	9305      	str	r3, [sp, #20]
 801b1b4:	bf45      	ittet	mi
 801b1b6:	f1c5 0301 	rsbmi	r3, r5, #1
 801b1ba:	9304      	strmi	r3, [sp, #16]
 801b1bc:	2300      	movpl	r3, #0
 801b1be:	2300      	movmi	r3, #0
 801b1c0:	bf4c      	ite	mi
 801b1c2:	9305      	strmi	r3, [sp, #20]
 801b1c4:	9304      	strpl	r3, [sp, #16]
 801b1c6:	9b00      	ldr	r3, [sp, #0]
 801b1c8:	2b00      	cmp	r3, #0
 801b1ca:	db3d      	blt.n	801b248 <_dtoa_r+0x248>
 801b1cc:	9b05      	ldr	r3, [sp, #20]
 801b1ce:	9a00      	ldr	r2, [sp, #0]
 801b1d0:	920a      	str	r2, [sp, #40]	; 0x28
 801b1d2:	4413      	add	r3, r2
 801b1d4:	9305      	str	r3, [sp, #20]
 801b1d6:	2300      	movs	r3, #0
 801b1d8:	9307      	str	r3, [sp, #28]
 801b1da:	9b06      	ldr	r3, [sp, #24]
 801b1dc:	2b09      	cmp	r3, #9
 801b1de:	f200 8089 	bhi.w	801b2f4 <_dtoa_r+0x2f4>
 801b1e2:	2b05      	cmp	r3, #5
 801b1e4:	bfc4      	itt	gt
 801b1e6:	3b04      	subgt	r3, #4
 801b1e8:	9306      	strgt	r3, [sp, #24]
 801b1ea:	9b06      	ldr	r3, [sp, #24]
 801b1ec:	f1a3 0302 	sub.w	r3, r3, #2
 801b1f0:	bfcc      	ite	gt
 801b1f2:	2500      	movgt	r5, #0
 801b1f4:	2501      	movle	r5, #1
 801b1f6:	2b03      	cmp	r3, #3
 801b1f8:	f200 8087 	bhi.w	801b30a <_dtoa_r+0x30a>
 801b1fc:	e8df f003 	tbb	[pc, r3]
 801b200:	59383a2d 	.word	0x59383a2d
 801b204:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 801b208:	441d      	add	r5, r3
 801b20a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801b20e:	2b20      	cmp	r3, #32
 801b210:	bfc1      	itttt	gt
 801b212:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801b216:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801b21a:	fa0b f303 	lslgt.w	r3, fp, r3
 801b21e:	fa26 f000 	lsrgt.w	r0, r6, r0
 801b222:	bfda      	itte	le
 801b224:	f1c3 0320 	rsble	r3, r3, #32
 801b228:	fa06 f003 	lslle.w	r0, r6, r3
 801b22c:	4318      	orrgt	r0, r3
 801b22e:	f7fd fb29 	bl	8018884 <__aeabi_ui2d>
 801b232:	2301      	movs	r3, #1
 801b234:	4606      	mov	r6, r0
 801b236:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801b23a:	3d01      	subs	r5, #1
 801b23c:	930e      	str	r3, [sp, #56]	; 0x38
 801b23e:	e76a      	b.n	801b116 <_dtoa_r+0x116>
 801b240:	2301      	movs	r3, #1
 801b242:	e7b2      	b.n	801b1aa <_dtoa_r+0x1aa>
 801b244:	900b      	str	r0, [sp, #44]	; 0x2c
 801b246:	e7b1      	b.n	801b1ac <_dtoa_r+0x1ac>
 801b248:	9b04      	ldr	r3, [sp, #16]
 801b24a:	9a00      	ldr	r2, [sp, #0]
 801b24c:	1a9b      	subs	r3, r3, r2
 801b24e:	9304      	str	r3, [sp, #16]
 801b250:	4253      	negs	r3, r2
 801b252:	9307      	str	r3, [sp, #28]
 801b254:	2300      	movs	r3, #0
 801b256:	930a      	str	r3, [sp, #40]	; 0x28
 801b258:	e7bf      	b.n	801b1da <_dtoa_r+0x1da>
 801b25a:	2300      	movs	r3, #0
 801b25c:	9308      	str	r3, [sp, #32]
 801b25e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b260:	2b00      	cmp	r3, #0
 801b262:	dc55      	bgt.n	801b310 <_dtoa_r+0x310>
 801b264:	2301      	movs	r3, #1
 801b266:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801b26a:	461a      	mov	r2, r3
 801b26c:	9209      	str	r2, [sp, #36]	; 0x24
 801b26e:	e00c      	b.n	801b28a <_dtoa_r+0x28a>
 801b270:	2301      	movs	r3, #1
 801b272:	e7f3      	b.n	801b25c <_dtoa_r+0x25c>
 801b274:	2300      	movs	r3, #0
 801b276:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b278:	9308      	str	r3, [sp, #32]
 801b27a:	9b00      	ldr	r3, [sp, #0]
 801b27c:	4413      	add	r3, r2
 801b27e:	9302      	str	r3, [sp, #8]
 801b280:	3301      	adds	r3, #1
 801b282:	2b01      	cmp	r3, #1
 801b284:	9303      	str	r3, [sp, #12]
 801b286:	bfb8      	it	lt
 801b288:	2301      	movlt	r3, #1
 801b28a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801b28c:	2200      	movs	r2, #0
 801b28e:	6042      	str	r2, [r0, #4]
 801b290:	2204      	movs	r2, #4
 801b292:	f102 0614 	add.w	r6, r2, #20
 801b296:	429e      	cmp	r6, r3
 801b298:	6841      	ldr	r1, [r0, #4]
 801b29a:	d93d      	bls.n	801b318 <_dtoa_r+0x318>
 801b29c:	4620      	mov	r0, r4
 801b29e:	f001 f839 	bl	801c314 <_Balloc>
 801b2a2:	9001      	str	r0, [sp, #4]
 801b2a4:	2800      	cmp	r0, #0
 801b2a6:	d13b      	bne.n	801b320 <_dtoa_r+0x320>
 801b2a8:	4b11      	ldr	r3, [pc, #68]	; (801b2f0 <_dtoa_r+0x2f0>)
 801b2aa:	4602      	mov	r2, r0
 801b2ac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801b2b0:	e6c0      	b.n	801b034 <_dtoa_r+0x34>
 801b2b2:	2301      	movs	r3, #1
 801b2b4:	e7df      	b.n	801b276 <_dtoa_r+0x276>
 801b2b6:	bf00      	nop
 801b2b8:	636f4361 	.word	0x636f4361
 801b2bc:	3fd287a7 	.word	0x3fd287a7
 801b2c0:	8b60c8b3 	.word	0x8b60c8b3
 801b2c4:	3fc68a28 	.word	0x3fc68a28
 801b2c8:	509f79fb 	.word	0x509f79fb
 801b2cc:	3fd34413 	.word	0x3fd34413
 801b2d0:	08051d26 	.word	0x08051d26
 801b2d4:	08051d3d 	.word	0x08051d3d
 801b2d8:	7ff00000 	.word	0x7ff00000
 801b2dc:	08051d22 	.word	0x08051d22
 801b2e0:	08051d19 	.word	0x08051d19
 801b2e4:	08051b9d 	.word	0x08051b9d
 801b2e8:	3ff80000 	.word	0x3ff80000
 801b2ec:	08051ea8 	.word	0x08051ea8
 801b2f0:	08051d98 	.word	0x08051d98
 801b2f4:	2501      	movs	r5, #1
 801b2f6:	2300      	movs	r3, #0
 801b2f8:	9306      	str	r3, [sp, #24]
 801b2fa:	9508      	str	r5, [sp, #32]
 801b2fc:	f04f 33ff 	mov.w	r3, #4294967295
 801b300:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801b304:	2200      	movs	r2, #0
 801b306:	2312      	movs	r3, #18
 801b308:	e7b0      	b.n	801b26c <_dtoa_r+0x26c>
 801b30a:	2301      	movs	r3, #1
 801b30c:	9308      	str	r3, [sp, #32]
 801b30e:	e7f5      	b.n	801b2fc <_dtoa_r+0x2fc>
 801b310:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b312:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801b316:	e7b8      	b.n	801b28a <_dtoa_r+0x28a>
 801b318:	3101      	adds	r1, #1
 801b31a:	6041      	str	r1, [r0, #4]
 801b31c:	0052      	lsls	r2, r2, #1
 801b31e:	e7b8      	b.n	801b292 <_dtoa_r+0x292>
 801b320:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b322:	9a01      	ldr	r2, [sp, #4]
 801b324:	601a      	str	r2, [r3, #0]
 801b326:	9b03      	ldr	r3, [sp, #12]
 801b328:	2b0e      	cmp	r3, #14
 801b32a:	f200 809d 	bhi.w	801b468 <_dtoa_r+0x468>
 801b32e:	2d00      	cmp	r5, #0
 801b330:	f000 809a 	beq.w	801b468 <_dtoa_r+0x468>
 801b334:	9b00      	ldr	r3, [sp, #0]
 801b336:	2b00      	cmp	r3, #0
 801b338:	dd32      	ble.n	801b3a0 <_dtoa_r+0x3a0>
 801b33a:	4ab7      	ldr	r2, [pc, #732]	; (801b618 <_dtoa_r+0x618>)
 801b33c:	f003 030f 	and.w	r3, r3, #15
 801b340:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801b344:	e9d3 8900 	ldrd	r8, r9, [r3]
 801b348:	9b00      	ldr	r3, [sp, #0]
 801b34a:	05d8      	lsls	r0, r3, #23
 801b34c:	ea4f 1723 	mov.w	r7, r3, asr #4
 801b350:	d516      	bpl.n	801b380 <_dtoa_r+0x380>
 801b352:	4bb2      	ldr	r3, [pc, #712]	; (801b61c <_dtoa_r+0x61c>)
 801b354:	ec51 0b19 	vmov	r0, r1, d9
 801b358:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801b35c:	f7fd fc36 	bl	8018bcc <__aeabi_ddiv>
 801b360:	f007 070f 	and.w	r7, r7, #15
 801b364:	4682      	mov	sl, r0
 801b366:	468b      	mov	fp, r1
 801b368:	2503      	movs	r5, #3
 801b36a:	4eac      	ldr	r6, [pc, #688]	; (801b61c <_dtoa_r+0x61c>)
 801b36c:	b957      	cbnz	r7, 801b384 <_dtoa_r+0x384>
 801b36e:	4642      	mov	r2, r8
 801b370:	464b      	mov	r3, r9
 801b372:	4650      	mov	r0, sl
 801b374:	4659      	mov	r1, fp
 801b376:	f7fd fc29 	bl	8018bcc <__aeabi_ddiv>
 801b37a:	4682      	mov	sl, r0
 801b37c:	468b      	mov	fp, r1
 801b37e:	e028      	b.n	801b3d2 <_dtoa_r+0x3d2>
 801b380:	2502      	movs	r5, #2
 801b382:	e7f2      	b.n	801b36a <_dtoa_r+0x36a>
 801b384:	07f9      	lsls	r1, r7, #31
 801b386:	d508      	bpl.n	801b39a <_dtoa_r+0x39a>
 801b388:	4640      	mov	r0, r8
 801b38a:	4649      	mov	r1, r9
 801b38c:	e9d6 2300 	ldrd	r2, r3, [r6]
 801b390:	f7fd faf2 	bl	8018978 <__aeabi_dmul>
 801b394:	3501      	adds	r5, #1
 801b396:	4680      	mov	r8, r0
 801b398:	4689      	mov	r9, r1
 801b39a:	107f      	asrs	r7, r7, #1
 801b39c:	3608      	adds	r6, #8
 801b39e:	e7e5      	b.n	801b36c <_dtoa_r+0x36c>
 801b3a0:	f000 809b 	beq.w	801b4da <_dtoa_r+0x4da>
 801b3a4:	9b00      	ldr	r3, [sp, #0]
 801b3a6:	4f9d      	ldr	r7, [pc, #628]	; (801b61c <_dtoa_r+0x61c>)
 801b3a8:	425e      	negs	r6, r3
 801b3aa:	4b9b      	ldr	r3, [pc, #620]	; (801b618 <_dtoa_r+0x618>)
 801b3ac:	f006 020f 	and.w	r2, r6, #15
 801b3b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801b3b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b3b8:	ec51 0b19 	vmov	r0, r1, d9
 801b3bc:	f7fd fadc 	bl	8018978 <__aeabi_dmul>
 801b3c0:	1136      	asrs	r6, r6, #4
 801b3c2:	4682      	mov	sl, r0
 801b3c4:	468b      	mov	fp, r1
 801b3c6:	2300      	movs	r3, #0
 801b3c8:	2502      	movs	r5, #2
 801b3ca:	2e00      	cmp	r6, #0
 801b3cc:	d17a      	bne.n	801b4c4 <_dtoa_r+0x4c4>
 801b3ce:	2b00      	cmp	r3, #0
 801b3d0:	d1d3      	bne.n	801b37a <_dtoa_r+0x37a>
 801b3d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b3d4:	2b00      	cmp	r3, #0
 801b3d6:	f000 8082 	beq.w	801b4de <_dtoa_r+0x4de>
 801b3da:	4b91      	ldr	r3, [pc, #580]	; (801b620 <_dtoa_r+0x620>)
 801b3dc:	2200      	movs	r2, #0
 801b3de:	4650      	mov	r0, sl
 801b3e0:	4659      	mov	r1, fp
 801b3e2:	f7fd fd3b 	bl	8018e5c <__aeabi_dcmplt>
 801b3e6:	2800      	cmp	r0, #0
 801b3e8:	d079      	beq.n	801b4de <_dtoa_r+0x4de>
 801b3ea:	9b03      	ldr	r3, [sp, #12]
 801b3ec:	2b00      	cmp	r3, #0
 801b3ee:	d076      	beq.n	801b4de <_dtoa_r+0x4de>
 801b3f0:	9b02      	ldr	r3, [sp, #8]
 801b3f2:	2b00      	cmp	r3, #0
 801b3f4:	dd36      	ble.n	801b464 <_dtoa_r+0x464>
 801b3f6:	9b00      	ldr	r3, [sp, #0]
 801b3f8:	4650      	mov	r0, sl
 801b3fa:	4659      	mov	r1, fp
 801b3fc:	1e5f      	subs	r7, r3, #1
 801b3fe:	2200      	movs	r2, #0
 801b400:	4b88      	ldr	r3, [pc, #544]	; (801b624 <_dtoa_r+0x624>)
 801b402:	f7fd fab9 	bl	8018978 <__aeabi_dmul>
 801b406:	9e02      	ldr	r6, [sp, #8]
 801b408:	4682      	mov	sl, r0
 801b40a:	468b      	mov	fp, r1
 801b40c:	3501      	adds	r5, #1
 801b40e:	4628      	mov	r0, r5
 801b410:	f7fd fa48 	bl	80188a4 <__aeabi_i2d>
 801b414:	4652      	mov	r2, sl
 801b416:	465b      	mov	r3, fp
 801b418:	f7fd faae 	bl	8018978 <__aeabi_dmul>
 801b41c:	4b82      	ldr	r3, [pc, #520]	; (801b628 <_dtoa_r+0x628>)
 801b41e:	2200      	movs	r2, #0
 801b420:	f7fd f8f4 	bl	801860c <__adddf3>
 801b424:	46d0      	mov	r8, sl
 801b426:	46d9      	mov	r9, fp
 801b428:	4682      	mov	sl, r0
 801b42a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 801b42e:	2e00      	cmp	r6, #0
 801b430:	d158      	bne.n	801b4e4 <_dtoa_r+0x4e4>
 801b432:	4b7e      	ldr	r3, [pc, #504]	; (801b62c <_dtoa_r+0x62c>)
 801b434:	2200      	movs	r2, #0
 801b436:	4640      	mov	r0, r8
 801b438:	4649      	mov	r1, r9
 801b43a:	f7fd f8e5 	bl	8018608 <__aeabi_dsub>
 801b43e:	4652      	mov	r2, sl
 801b440:	465b      	mov	r3, fp
 801b442:	4680      	mov	r8, r0
 801b444:	4689      	mov	r9, r1
 801b446:	f7fd fd27 	bl	8018e98 <__aeabi_dcmpgt>
 801b44a:	2800      	cmp	r0, #0
 801b44c:	f040 8295 	bne.w	801b97a <_dtoa_r+0x97a>
 801b450:	4652      	mov	r2, sl
 801b452:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801b456:	4640      	mov	r0, r8
 801b458:	4649      	mov	r1, r9
 801b45a:	f7fd fcff 	bl	8018e5c <__aeabi_dcmplt>
 801b45e:	2800      	cmp	r0, #0
 801b460:	f040 8289 	bne.w	801b976 <_dtoa_r+0x976>
 801b464:	ec5b ab19 	vmov	sl, fp, d9
 801b468:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801b46a:	2b00      	cmp	r3, #0
 801b46c:	f2c0 8148 	blt.w	801b700 <_dtoa_r+0x700>
 801b470:	9a00      	ldr	r2, [sp, #0]
 801b472:	2a0e      	cmp	r2, #14
 801b474:	f300 8144 	bgt.w	801b700 <_dtoa_r+0x700>
 801b478:	4b67      	ldr	r3, [pc, #412]	; (801b618 <_dtoa_r+0x618>)
 801b47a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801b47e:	e9d3 8900 	ldrd	r8, r9, [r3]
 801b482:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b484:	2b00      	cmp	r3, #0
 801b486:	f280 80d5 	bge.w	801b634 <_dtoa_r+0x634>
 801b48a:	9b03      	ldr	r3, [sp, #12]
 801b48c:	2b00      	cmp	r3, #0
 801b48e:	f300 80d1 	bgt.w	801b634 <_dtoa_r+0x634>
 801b492:	f040 826f 	bne.w	801b974 <_dtoa_r+0x974>
 801b496:	4b65      	ldr	r3, [pc, #404]	; (801b62c <_dtoa_r+0x62c>)
 801b498:	2200      	movs	r2, #0
 801b49a:	4640      	mov	r0, r8
 801b49c:	4649      	mov	r1, r9
 801b49e:	f7fd fa6b 	bl	8018978 <__aeabi_dmul>
 801b4a2:	4652      	mov	r2, sl
 801b4a4:	465b      	mov	r3, fp
 801b4a6:	f7fd fced 	bl	8018e84 <__aeabi_dcmpge>
 801b4aa:	9e03      	ldr	r6, [sp, #12]
 801b4ac:	4637      	mov	r7, r6
 801b4ae:	2800      	cmp	r0, #0
 801b4b0:	f040 8245 	bne.w	801b93e <_dtoa_r+0x93e>
 801b4b4:	9d01      	ldr	r5, [sp, #4]
 801b4b6:	2331      	movs	r3, #49	; 0x31
 801b4b8:	f805 3b01 	strb.w	r3, [r5], #1
 801b4bc:	9b00      	ldr	r3, [sp, #0]
 801b4be:	3301      	adds	r3, #1
 801b4c0:	9300      	str	r3, [sp, #0]
 801b4c2:	e240      	b.n	801b946 <_dtoa_r+0x946>
 801b4c4:	07f2      	lsls	r2, r6, #31
 801b4c6:	d505      	bpl.n	801b4d4 <_dtoa_r+0x4d4>
 801b4c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 801b4cc:	f7fd fa54 	bl	8018978 <__aeabi_dmul>
 801b4d0:	3501      	adds	r5, #1
 801b4d2:	2301      	movs	r3, #1
 801b4d4:	1076      	asrs	r6, r6, #1
 801b4d6:	3708      	adds	r7, #8
 801b4d8:	e777      	b.n	801b3ca <_dtoa_r+0x3ca>
 801b4da:	2502      	movs	r5, #2
 801b4dc:	e779      	b.n	801b3d2 <_dtoa_r+0x3d2>
 801b4de:	9f00      	ldr	r7, [sp, #0]
 801b4e0:	9e03      	ldr	r6, [sp, #12]
 801b4e2:	e794      	b.n	801b40e <_dtoa_r+0x40e>
 801b4e4:	9901      	ldr	r1, [sp, #4]
 801b4e6:	4b4c      	ldr	r3, [pc, #304]	; (801b618 <_dtoa_r+0x618>)
 801b4e8:	4431      	add	r1, r6
 801b4ea:	910d      	str	r1, [sp, #52]	; 0x34
 801b4ec:	9908      	ldr	r1, [sp, #32]
 801b4ee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801b4f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801b4f6:	2900      	cmp	r1, #0
 801b4f8:	d043      	beq.n	801b582 <_dtoa_r+0x582>
 801b4fa:	494d      	ldr	r1, [pc, #308]	; (801b630 <_dtoa_r+0x630>)
 801b4fc:	2000      	movs	r0, #0
 801b4fe:	f7fd fb65 	bl	8018bcc <__aeabi_ddiv>
 801b502:	4652      	mov	r2, sl
 801b504:	465b      	mov	r3, fp
 801b506:	f7fd f87f 	bl	8018608 <__aeabi_dsub>
 801b50a:	9d01      	ldr	r5, [sp, #4]
 801b50c:	4682      	mov	sl, r0
 801b50e:	468b      	mov	fp, r1
 801b510:	4649      	mov	r1, r9
 801b512:	4640      	mov	r0, r8
 801b514:	f7fd fce0 	bl	8018ed8 <__aeabi_d2iz>
 801b518:	4606      	mov	r6, r0
 801b51a:	f7fd f9c3 	bl	80188a4 <__aeabi_i2d>
 801b51e:	4602      	mov	r2, r0
 801b520:	460b      	mov	r3, r1
 801b522:	4640      	mov	r0, r8
 801b524:	4649      	mov	r1, r9
 801b526:	f7fd f86f 	bl	8018608 <__aeabi_dsub>
 801b52a:	3630      	adds	r6, #48	; 0x30
 801b52c:	f805 6b01 	strb.w	r6, [r5], #1
 801b530:	4652      	mov	r2, sl
 801b532:	465b      	mov	r3, fp
 801b534:	4680      	mov	r8, r0
 801b536:	4689      	mov	r9, r1
 801b538:	f7fd fc90 	bl	8018e5c <__aeabi_dcmplt>
 801b53c:	2800      	cmp	r0, #0
 801b53e:	d163      	bne.n	801b608 <_dtoa_r+0x608>
 801b540:	4642      	mov	r2, r8
 801b542:	464b      	mov	r3, r9
 801b544:	4936      	ldr	r1, [pc, #216]	; (801b620 <_dtoa_r+0x620>)
 801b546:	2000      	movs	r0, #0
 801b548:	f7fd f85e 	bl	8018608 <__aeabi_dsub>
 801b54c:	4652      	mov	r2, sl
 801b54e:	465b      	mov	r3, fp
 801b550:	f7fd fc84 	bl	8018e5c <__aeabi_dcmplt>
 801b554:	2800      	cmp	r0, #0
 801b556:	f040 80b5 	bne.w	801b6c4 <_dtoa_r+0x6c4>
 801b55a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b55c:	429d      	cmp	r5, r3
 801b55e:	d081      	beq.n	801b464 <_dtoa_r+0x464>
 801b560:	4b30      	ldr	r3, [pc, #192]	; (801b624 <_dtoa_r+0x624>)
 801b562:	2200      	movs	r2, #0
 801b564:	4650      	mov	r0, sl
 801b566:	4659      	mov	r1, fp
 801b568:	f7fd fa06 	bl	8018978 <__aeabi_dmul>
 801b56c:	4b2d      	ldr	r3, [pc, #180]	; (801b624 <_dtoa_r+0x624>)
 801b56e:	4682      	mov	sl, r0
 801b570:	468b      	mov	fp, r1
 801b572:	4640      	mov	r0, r8
 801b574:	4649      	mov	r1, r9
 801b576:	2200      	movs	r2, #0
 801b578:	f7fd f9fe 	bl	8018978 <__aeabi_dmul>
 801b57c:	4680      	mov	r8, r0
 801b57e:	4689      	mov	r9, r1
 801b580:	e7c6      	b.n	801b510 <_dtoa_r+0x510>
 801b582:	4650      	mov	r0, sl
 801b584:	4659      	mov	r1, fp
 801b586:	f7fd f9f7 	bl	8018978 <__aeabi_dmul>
 801b58a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b58c:	9d01      	ldr	r5, [sp, #4]
 801b58e:	930f      	str	r3, [sp, #60]	; 0x3c
 801b590:	4682      	mov	sl, r0
 801b592:	468b      	mov	fp, r1
 801b594:	4649      	mov	r1, r9
 801b596:	4640      	mov	r0, r8
 801b598:	f7fd fc9e 	bl	8018ed8 <__aeabi_d2iz>
 801b59c:	4606      	mov	r6, r0
 801b59e:	f7fd f981 	bl	80188a4 <__aeabi_i2d>
 801b5a2:	3630      	adds	r6, #48	; 0x30
 801b5a4:	4602      	mov	r2, r0
 801b5a6:	460b      	mov	r3, r1
 801b5a8:	4640      	mov	r0, r8
 801b5aa:	4649      	mov	r1, r9
 801b5ac:	f7fd f82c 	bl	8018608 <__aeabi_dsub>
 801b5b0:	f805 6b01 	strb.w	r6, [r5], #1
 801b5b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b5b6:	429d      	cmp	r5, r3
 801b5b8:	4680      	mov	r8, r0
 801b5ba:	4689      	mov	r9, r1
 801b5bc:	f04f 0200 	mov.w	r2, #0
 801b5c0:	d124      	bne.n	801b60c <_dtoa_r+0x60c>
 801b5c2:	4b1b      	ldr	r3, [pc, #108]	; (801b630 <_dtoa_r+0x630>)
 801b5c4:	4650      	mov	r0, sl
 801b5c6:	4659      	mov	r1, fp
 801b5c8:	f7fd f820 	bl	801860c <__adddf3>
 801b5cc:	4602      	mov	r2, r0
 801b5ce:	460b      	mov	r3, r1
 801b5d0:	4640      	mov	r0, r8
 801b5d2:	4649      	mov	r1, r9
 801b5d4:	f7fd fc60 	bl	8018e98 <__aeabi_dcmpgt>
 801b5d8:	2800      	cmp	r0, #0
 801b5da:	d173      	bne.n	801b6c4 <_dtoa_r+0x6c4>
 801b5dc:	4652      	mov	r2, sl
 801b5de:	465b      	mov	r3, fp
 801b5e0:	4913      	ldr	r1, [pc, #76]	; (801b630 <_dtoa_r+0x630>)
 801b5e2:	2000      	movs	r0, #0
 801b5e4:	f7fd f810 	bl	8018608 <__aeabi_dsub>
 801b5e8:	4602      	mov	r2, r0
 801b5ea:	460b      	mov	r3, r1
 801b5ec:	4640      	mov	r0, r8
 801b5ee:	4649      	mov	r1, r9
 801b5f0:	f7fd fc34 	bl	8018e5c <__aeabi_dcmplt>
 801b5f4:	2800      	cmp	r0, #0
 801b5f6:	f43f af35 	beq.w	801b464 <_dtoa_r+0x464>
 801b5fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801b5fc:	1e6b      	subs	r3, r5, #1
 801b5fe:	930f      	str	r3, [sp, #60]	; 0x3c
 801b600:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801b604:	2b30      	cmp	r3, #48	; 0x30
 801b606:	d0f8      	beq.n	801b5fa <_dtoa_r+0x5fa>
 801b608:	9700      	str	r7, [sp, #0]
 801b60a:	e049      	b.n	801b6a0 <_dtoa_r+0x6a0>
 801b60c:	4b05      	ldr	r3, [pc, #20]	; (801b624 <_dtoa_r+0x624>)
 801b60e:	f7fd f9b3 	bl	8018978 <__aeabi_dmul>
 801b612:	4680      	mov	r8, r0
 801b614:	4689      	mov	r9, r1
 801b616:	e7bd      	b.n	801b594 <_dtoa_r+0x594>
 801b618:	08051ea8 	.word	0x08051ea8
 801b61c:	08051e80 	.word	0x08051e80
 801b620:	3ff00000 	.word	0x3ff00000
 801b624:	40240000 	.word	0x40240000
 801b628:	401c0000 	.word	0x401c0000
 801b62c:	40140000 	.word	0x40140000
 801b630:	3fe00000 	.word	0x3fe00000
 801b634:	9d01      	ldr	r5, [sp, #4]
 801b636:	4656      	mov	r6, sl
 801b638:	465f      	mov	r7, fp
 801b63a:	4642      	mov	r2, r8
 801b63c:	464b      	mov	r3, r9
 801b63e:	4630      	mov	r0, r6
 801b640:	4639      	mov	r1, r7
 801b642:	f7fd fac3 	bl	8018bcc <__aeabi_ddiv>
 801b646:	f7fd fc47 	bl	8018ed8 <__aeabi_d2iz>
 801b64a:	4682      	mov	sl, r0
 801b64c:	f7fd f92a 	bl	80188a4 <__aeabi_i2d>
 801b650:	4642      	mov	r2, r8
 801b652:	464b      	mov	r3, r9
 801b654:	f7fd f990 	bl	8018978 <__aeabi_dmul>
 801b658:	4602      	mov	r2, r0
 801b65a:	460b      	mov	r3, r1
 801b65c:	4630      	mov	r0, r6
 801b65e:	4639      	mov	r1, r7
 801b660:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 801b664:	f7fc ffd0 	bl	8018608 <__aeabi_dsub>
 801b668:	f805 6b01 	strb.w	r6, [r5], #1
 801b66c:	9e01      	ldr	r6, [sp, #4]
 801b66e:	9f03      	ldr	r7, [sp, #12]
 801b670:	1bae      	subs	r6, r5, r6
 801b672:	42b7      	cmp	r7, r6
 801b674:	4602      	mov	r2, r0
 801b676:	460b      	mov	r3, r1
 801b678:	d135      	bne.n	801b6e6 <_dtoa_r+0x6e6>
 801b67a:	f7fc ffc7 	bl	801860c <__adddf3>
 801b67e:	4642      	mov	r2, r8
 801b680:	464b      	mov	r3, r9
 801b682:	4606      	mov	r6, r0
 801b684:	460f      	mov	r7, r1
 801b686:	f7fd fc07 	bl	8018e98 <__aeabi_dcmpgt>
 801b68a:	b9d0      	cbnz	r0, 801b6c2 <_dtoa_r+0x6c2>
 801b68c:	4642      	mov	r2, r8
 801b68e:	464b      	mov	r3, r9
 801b690:	4630      	mov	r0, r6
 801b692:	4639      	mov	r1, r7
 801b694:	f7fd fbd8 	bl	8018e48 <__aeabi_dcmpeq>
 801b698:	b110      	cbz	r0, 801b6a0 <_dtoa_r+0x6a0>
 801b69a:	f01a 0f01 	tst.w	sl, #1
 801b69e:	d110      	bne.n	801b6c2 <_dtoa_r+0x6c2>
 801b6a0:	4620      	mov	r0, r4
 801b6a2:	ee18 1a10 	vmov	r1, s16
 801b6a6:	f000 fe75 	bl	801c394 <_Bfree>
 801b6aa:	2300      	movs	r3, #0
 801b6ac:	9800      	ldr	r0, [sp, #0]
 801b6ae:	702b      	strb	r3, [r5, #0]
 801b6b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801b6b2:	3001      	adds	r0, #1
 801b6b4:	6018      	str	r0, [r3, #0]
 801b6b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b6b8:	2b00      	cmp	r3, #0
 801b6ba:	f43f acf1 	beq.w	801b0a0 <_dtoa_r+0xa0>
 801b6be:	601d      	str	r5, [r3, #0]
 801b6c0:	e4ee      	b.n	801b0a0 <_dtoa_r+0xa0>
 801b6c2:	9f00      	ldr	r7, [sp, #0]
 801b6c4:	462b      	mov	r3, r5
 801b6c6:	461d      	mov	r5, r3
 801b6c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801b6cc:	2a39      	cmp	r2, #57	; 0x39
 801b6ce:	d106      	bne.n	801b6de <_dtoa_r+0x6de>
 801b6d0:	9a01      	ldr	r2, [sp, #4]
 801b6d2:	429a      	cmp	r2, r3
 801b6d4:	d1f7      	bne.n	801b6c6 <_dtoa_r+0x6c6>
 801b6d6:	9901      	ldr	r1, [sp, #4]
 801b6d8:	2230      	movs	r2, #48	; 0x30
 801b6da:	3701      	adds	r7, #1
 801b6dc:	700a      	strb	r2, [r1, #0]
 801b6de:	781a      	ldrb	r2, [r3, #0]
 801b6e0:	3201      	adds	r2, #1
 801b6e2:	701a      	strb	r2, [r3, #0]
 801b6e4:	e790      	b.n	801b608 <_dtoa_r+0x608>
 801b6e6:	4ba6      	ldr	r3, [pc, #664]	; (801b980 <_dtoa_r+0x980>)
 801b6e8:	2200      	movs	r2, #0
 801b6ea:	f7fd f945 	bl	8018978 <__aeabi_dmul>
 801b6ee:	2200      	movs	r2, #0
 801b6f0:	2300      	movs	r3, #0
 801b6f2:	4606      	mov	r6, r0
 801b6f4:	460f      	mov	r7, r1
 801b6f6:	f7fd fba7 	bl	8018e48 <__aeabi_dcmpeq>
 801b6fa:	2800      	cmp	r0, #0
 801b6fc:	d09d      	beq.n	801b63a <_dtoa_r+0x63a>
 801b6fe:	e7cf      	b.n	801b6a0 <_dtoa_r+0x6a0>
 801b700:	9a08      	ldr	r2, [sp, #32]
 801b702:	2a00      	cmp	r2, #0
 801b704:	f000 80d7 	beq.w	801b8b6 <_dtoa_r+0x8b6>
 801b708:	9a06      	ldr	r2, [sp, #24]
 801b70a:	2a01      	cmp	r2, #1
 801b70c:	f300 80ba 	bgt.w	801b884 <_dtoa_r+0x884>
 801b710:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801b712:	2a00      	cmp	r2, #0
 801b714:	f000 80b2 	beq.w	801b87c <_dtoa_r+0x87c>
 801b718:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801b71c:	9e07      	ldr	r6, [sp, #28]
 801b71e:	9d04      	ldr	r5, [sp, #16]
 801b720:	9a04      	ldr	r2, [sp, #16]
 801b722:	441a      	add	r2, r3
 801b724:	9204      	str	r2, [sp, #16]
 801b726:	9a05      	ldr	r2, [sp, #20]
 801b728:	2101      	movs	r1, #1
 801b72a:	441a      	add	r2, r3
 801b72c:	4620      	mov	r0, r4
 801b72e:	9205      	str	r2, [sp, #20]
 801b730:	f000 ff32 	bl	801c598 <__i2b>
 801b734:	4607      	mov	r7, r0
 801b736:	2d00      	cmp	r5, #0
 801b738:	dd0c      	ble.n	801b754 <_dtoa_r+0x754>
 801b73a:	9b05      	ldr	r3, [sp, #20]
 801b73c:	2b00      	cmp	r3, #0
 801b73e:	dd09      	ble.n	801b754 <_dtoa_r+0x754>
 801b740:	42ab      	cmp	r3, r5
 801b742:	9a04      	ldr	r2, [sp, #16]
 801b744:	bfa8      	it	ge
 801b746:	462b      	movge	r3, r5
 801b748:	1ad2      	subs	r2, r2, r3
 801b74a:	9204      	str	r2, [sp, #16]
 801b74c:	9a05      	ldr	r2, [sp, #20]
 801b74e:	1aed      	subs	r5, r5, r3
 801b750:	1ad3      	subs	r3, r2, r3
 801b752:	9305      	str	r3, [sp, #20]
 801b754:	9b07      	ldr	r3, [sp, #28]
 801b756:	b31b      	cbz	r3, 801b7a0 <_dtoa_r+0x7a0>
 801b758:	9b08      	ldr	r3, [sp, #32]
 801b75a:	2b00      	cmp	r3, #0
 801b75c:	f000 80af 	beq.w	801b8be <_dtoa_r+0x8be>
 801b760:	2e00      	cmp	r6, #0
 801b762:	dd13      	ble.n	801b78c <_dtoa_r+0x78c>
 801b764:	4639      	mov	r1, r7
 801b766:	4632      	mov	r2, r6
 801b768:	4620      	mov	r0, r4
 801b76a:	f000 ffd5 	bl	801c718 <__pow5mult>
 801b76e:	ee18 2a10 	vmov	r2, s16
 801b772:	4601      	mov	r1, r0
 801b774:	4607      	mov	r7, r0
 801b776:	4620      	mov	r0, r4
 801b778:	f000 ff24 	bl	801c5c4 <__multiply>
 801b77c:	ee18 1a10 	vmov	r1, s16
 801b780:	4680      	mov	r8, r0
 801b782:	4620      	mov	r0, r4
 801b784:	f000 fe06 	bl	801c394 <_Bfree>
 801b788:	ee08 8a10 	vmov	s16, r8
 801b78c:	9b07      	ldr	r3, [sp, #28]
 801b78e:	1b9a      	subs	r2, r3, r6
 801b790:	d006      	beq.n	801b7a0 <_dtoa_r+0x7a0>
 801b792:	ee18 1a10 	vmov	r1, s16
 801b796:	4620      	mov	r0, r4
 801b798:	f000 ffbe 	bl	801c718 <__pow5mult>
 801b79c:	ee08 0a10 	vmov	s16, r0
 801b7a0:	2101      	movs	r1, #1
 801b7a2:	4620      	mov	r0, r4
 801b7a4:	f000 fef8 	bl	801c598 <__i2b>
 801b7a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b7aa:	2b00      	cmp	r3, #0
 801b7ac:	4606      	mov	r6, r0
 801b7ae:	f340 8088 	ble.w	801b8c2 <_dtoa_r+0x8c2>
 801b7b2:	461a      	mov	r2, r3
 801b7b4:	4601      	mov	r1, r0
 801b7b6:	4620      	mov	r0, r4
 801b7b8:	f000 ffae 	bl	801c718 <__pow5mult>
 801b7bc:	9b06      	ldr	r3, [sp, #24]
 801b7be:	2b01      	cmp	r3, #1
 801b7c0:	4606      	mov	r6, r0
 801b7c2:	f340 8081 	ble.w	801b8c8 <_dtoa_r+0x8c8>
 801b7c6:	f04f 0800 	mov.w	r8, #0
 801b7ca:	6933      	ldr	r3, [r6, #16]
 801b7cc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801b7d0:	6918      	ldr	r0, [r3, #16]
 801b7d2:	f000 fe91 	bl	801c4f8 <__hi0bits>
 801b7d6:	f1c0 0020 	rsb	r0, r0, #32
 801b7da:	9b05      	ldr	r3, [sp, #20]
 801b7dc:	4418      	add	r0, r3
 801b7de:	f010 001f 	ands.w	r0, r0, #31
 801b7e2:	f000 8092 	beq.w	801b90a <_dtoa_r+0x90a>
 801b7e6:	f1c0 0320 	rsb	r3, r0, #32
 801b7ea:	2b04      	cmp	r3, #4
 801b7ec:	f340 808a 	ble.w	801b904 <_dtoa_r+0x904>
 801b7f0:	f1c0 001c 	rsb	r0, r0, #28
 801b7f4:	9b04      	ldr	r3, [sp, #16]
 801b7f6:	4403      	add	r3, r0
 801b7f8:	9304      	str	r3, [sp, #16]
 801b7fa:	9b05      	ldr	r3, [sp, #20]
 801b7fc:	4403      	add	r3, r0
 801b7fe:	4405      	add	r5, r0
 801b800:	9305      	str	r3, [sp, #20]
 801b802:	9b04      	ldr	r3, [sp, #16]
 801b804:	2b00      	cmp	r3, #0
 801b806:	dd07      	ble.n	801b818 <_dtoa_r+0x818>
 801b808:	ee18 1a10 	vmov	r1, s16
 801b80c:	461a      	mov	r2, r3
 801b80e:	4620      	mov	r0, r4
 801b810:	f000 ffdc 	bl	801c7cc <__lshift>
 801b814:	ee08 0a10 	vmov	s16, r0
 801b818:	9b05      	ldr	r3, [sp, #20]
 801b81a:	2b00      	cmp	r3, #0
 801b81c:	dd05      	ble.n	801b82a <_dtoa_r+0x82a>
 801b81e:	4631      	mov	r1, r6
 801b820:	461a      	mov	r2, r3
 801b822:	4620      	mov	r0, r4
 801b824:	f000 ffd2 	bl	801c7cc <__lshift>
 801b828:	4606      	mov	r6, r0
 801b82a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b82c:	2b00      	cmp	r3, #0
 801b82e:	d06e      	beq.n	801b90e <_dtoa_r+0x90e>
 801b830:	ee18 0a10 	vmov	r0, s16
 801b834:	4631      	mov	r1, r6
 801b836:	f001 f839 	bl	801c8ac <__mcmp>
 801b83a:	2800      	cmp	r0, #0
 801b83c:	da67      	bge.n	801b90e <_dtoa_r+0x90e>
 801b83e:	9b00      	ldr	r3, [sp, #0]
 801b840:	3b01      	subs	r3, #1
 801b842:	ee18 1a10 	vmov	r1, s16
 801b846:	9300      	str	r3, [sp, #0]
 801b848:	220a      	movs	r2, #10
 801b84a:	2300      	movs	r3, #0
 801b84c:	4620      	mov	r0, r4
 801b84e:	f000 fdc3 	bl	801c3d8 <__multadd>
 801b852:	9b08      	ldr	r3, [sp, #32]
 801b854:	ee08 0a10 	vmov	s16, r0
 801b858:	2b00      	cmp	r3, #0
 801b85a:	f000 81b1 	beq.w	801bbc0 <_dtoa_r+0xbc0>
 801b85e:	2300      	movs	r3, #0
 801b860:	4639      	mov	r1, r7
 801b862:	220a      	movs	r2, #10
 801b864:	4620      	mov	r0, r4
 801b866:	f000 fdb7 	bl	801c3d8 <__multadd>
 801b86a:	9b02      	ldr	r3, [sp, #8]
 801b86c:	2b00      	cmp	r3, #0
 801b86e:	4607      	mov	r7, r0
 801b870:	f300 808e 	bgt.w	801b990 <_dtoa_r+0x990>
 801b874:	9b06      	ldr	r3, [sp, #24]
 801b876:	2b02      	cmp	r3, #2
 801b878:	dc51      	bgt.n	801b91e <_dtoa_r+0x91e>
 801b87a:	e089      	b.n	801b990 <_dtoa_r+0x990>
 801b87c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801b87e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801b882:	e74b      	b.n	801b71c <_dtoa_r+0x71c>
 801b884:	9b03      	ldr	r3, [sp, #12]
 801b886:	1e5e      	subs	r6, r3, #1
 801b888:	9b07      	ldr	r3, [sp, #28]
 801b88a:	42b3      	cmp	r3, r6
 801b88c:	bfbf      	itttt	lt
 801b88e:	9b07      	ldrlt	r3, [sp, #28]
 801b890:	9607      	strlt	r6, [sp, #28]
 801b892:	1af2      	sublt	r2, r6, r3
 801b894:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801b896:	bfb6      	itet	lt
 801b898:	189b      	addlt	r3, r3, r2
 801b89a:	1b9e      	subge	r6, r3, r6
 801b89c:	930a      	strlt	r3, [sp, #40]	; 0x28
 801b89e:	9b03      	ldr	r3, [sp, #12]
 801b8a0:	bfb8      	it	lt
 801b8a2:	2600      	movlt	r6, #0
 801b8a4:	2b00      	cmp	r3, #0
 801b8a6:	bfb7      	itett	lt
 801b8a8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 801b8ac:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 801b8b0:	1a9d      	sublt	r5, r3, r2
 801b8b2:	2300      	movlt	r3, #0
 801b8b4:	e734      	b.n	801b720 <_dtoa_r+0x720>
 801b8b6:	9e07      	ldr	r6, [sp, #28]
 801b8b8:	9d04      	ldr	r5, [sp, #16]
 801b8ba:	9f08      	ldr	r7, [sp, #32]
 801b8bc:	e73b      	b.n	801b736 <_dtoa_r+0x736>
 801b8be:	9a07      	ldr	r2, [sp, #28]
 801b8c0:	e767      	b.n	801b792 <_dtoa_r+0x792>
 801b8c2:	9b06      	ldr	r3, [sp, #24]
 801b8c4:	2b01      	cmp	r3, #1
 801b8c6:	dc18      	bgt.n	801b8fa <_dtoa_r+0x8fa>
 801b8c8:	f1ba 0f00 	cmp.w	sl, #0
 801b8cc:	d115      	bne.n	801b8fa <_dtoa_r+0x8fa>
 801b8ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b8d2:	b993      	cbnz	r3, 801b8fa <_dtoa_r+0x8fa>
 801b8d4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801b8d8:	0d1b      	lsrs	r3, r3, #20
 801b8da:	051b      	lsls	r3, r3, #20
 801b8dc:	b183      	cbz	r3, 801b900 <_dtoa_r+0x900>
 801b8de:	9b04      	ldr	r3, [sp, #16]
 801b8e0:	3301      	adds	r3, #1
 801b8e2:	9304      	str	r3, [sp, #16]
 801b8e4:	9b05      	ldr	r3, [sp, #20]
 801b8e6:	3301      	adds	r3, #1
 801b8e8:	9305      	str	r3, [sp, #20]
 801b8ea:	f04f 0801 	mov.w	r8, #1
 801b8ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b8f0:	2b00      	cmp	r3, #0
 801b8f2:	f47f af6a 	bne.w	801b7ca <_dtoa_r+0x7ca>
 801b8f6:	2001      	movs	r0, #1
 801b8f8:	e76f      	b.n	801b7da <_dtoa_r+0x7da>
 801b8fa:	f04f 0800 	mov.w	r8, #0
 801b8fe:	e7f6      	b.n	801b8ee <_dtoa_r+0x8ee>
 801b900:	4698      	mov	r8, r3
 801b902:	e7f4      	b.n	801b8ee <_dtoa_r+0x8ee>
 801b904:	f43f af7d 	beq.w	801b802 <_dtoa_r+0x802>
 801b908:	4618      	mov	r0, r3
 801b90a:	301c      	adds	r0, #28
 801b90c:	e772      	b.n	801b7f4 <_dtoa_r+0x7f4>
 801b90e:	9b03      	ldr	r3, [sp, #12]
 801b910:	2b00      	cmp	r3, #0
 801b912:	dc37      	bgt.n	801b984 <_dtoa_r+0x984>
 801b914:	9b06      	ldr	r3, [sp, #24]
 801b916:	2b02      	cmp	r3, #2
 801b918:	dd34      	ble.n	801b984 <_dtoa_r+0x984>
 801b91a:	9b03      	ldr	r3, [sp, #12]
 801b91c:	9302      	str	r3, [sp, #8]
 801b91e:	9b02      	ldr	r3, [sp, #8]
 801b920:	b96b      	cbnz	r3, 801b93e <_dtoa_r+0x93e>
 801b922:	4631      	mov	r1, r6
 801b924:	2205      	movs	r2, #5
 801b926:	4620      	mov	r0, r4
 801b928:	f000 fd56 	bl	801c3d8 <__multadd>
 801b92c:	4601      	mov	r1, r0
 801b92e:	4606      	mov	r6, r0
 801b930:	ee18 0a10 	vmov	r0, s16
 801b934:	f000 ffba 	bl	801c8ac <__mcmp>
 801b938:	2800      	cmp	r0, #0
 801b93a:	f73f adbb 	bgt.w	801b4b4 <_dtoa_r+0x4b4>
 801b93e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b940:	9d01      	ldr	r5, [sp, #4]
 801b942:	43db      	mvns	r3, r3
 801b944:	9300      	str	r3, [sp, #0]
 801b946:	f04f 0800 	mov.w	r8, #0
 801b94a:	4631      	mov	r1, r6
 801b94c:	4620      	mov	r0, r4
 801b94e:	f000 fd21 	bl	801c394 <_Bfree>
 801b952:	2f00      	cmp	r7, #0
 801b954:	f43f aea4 	beq.w	801b6a0 <_dtoa_r+0x6a0>
 801b958:	f1b8 0f00 	cmp.w	r8, #0
 801b95c:	d005      	beq.n	801b96a <_dtoa_r+0x96a>
 801b95e:	45b8      	cmp	r8, r7
 801b960:	d003      	beq.n	801b96a <_dtoa_r+0x96a>
 801b962:	4641      	mov	r1, r8
 801b964:	4620      	mov	r0, r4
 801b966:	f000 fd15 	bl	801c394 <_Bfree>
 801b96a:	4639      	mov	r1, r7
 801b96c:	4620      	mov	r0, r4
 801b96e:	f000 fd11 	bl	801c394 <_Bfree>
 801b972:	e695      	b.n	801b6a0 <_dtoa_r+0x6a0>
 801b974:	2600      	movs	r6, #0
 801b976:	4637      	mov	r7, r6
 801b978:	e7e1      	b.n	801b93e <_dtoa_r+0x93e>
 801b97a:	9700      	str	r7, [sp, #0]
 801b97c:	4637      	mov	r7, r6
 801b97e:	e599      	b.n	801b4b4 <_dtoa_r+0x4b4>
 801b980:	40240000 	.word	0x40240000
 801b984:	9b08      	ldr	r3, [sp, #32]
 801b986:	2b00      	cmp	r3, #0
 801b988:	f000 80ca 	beq.w	801bb20 <_dtoa_r+0xb20>
 801b98c:	9b03      	ldr	r3, [sp, #12]
 801b98e:	9302      	str	r3, [sp, #8]
 801b990:	2d00      	cmp	r5, #0
 801b992:	dd05      	ble.n	801b9a0 <_dtoa_r+0x9a0>
 801b994:	4639      	mov	r1, r7
 801b996:	462a      	mov	r2, r5
 801b998:	4620      	mov	r0, r4
 801b99a:	f000 ff17 	bl	801c7cc <__lshift>
 801b99e:	4607      	mov	r7, r0
 801b9a0:	f1b8 0f00 	cmp.w	r8, #0
 801b9a4:	d05b      	beq.n	801ba5e <_dtoa_r+0xa5e>
 801b9a6:	6879      	ldr	r1, [r7, #4]
 801b9a8:	4620      	mov	r0, r4
 801b9aa:	f000 fcb3 	bl	801c314 <_Balloc>
 801b9ae:	4605      	mov	r5, r0
 801b9b0:	b928      	cbnz	r0, 801b9be <_dtoa_r+0x9be>
 801b9b2:	4b87      	ldr	r3, [pc, #540]	; (801bbd0 <_dtoa_r+0xbd0>)
 801b9b4:	4602      	mov	r2, r0
 801b9b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 801b9ba:	f7ff bb3b 	b.w	801b034 <_dtoa_r+0x34>
 801b9be:	693a      	ldr	r2, [r7, #16]
 801b9c0:	3202      	adds	r2, #2
 801b9c2:	0092      	lsls	r2, r2, #2
 801b9c4:	f107 010c 	add.w	r1, r7, #12
 801b9c8:	300c      	adds	r0, #12
 801b9ca:	f000 fc95 	bl	801c2f8 <memcpy>
 801b9ce:	2201      	movs	r2, #1
 801b9d0:	4629      	mov	r1, r5
 801b9d2:	4620      	mov	r0, r4
 801b9d4:	f000 fefa 	bl	801c7cc <__lshift>
 801b9d8:	9b01      	ldr	r3, [sp, #4]
 801b9da:	f103 0901 	add.w	r9, r3, #1
 801b9de:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801b9e2:	4413      	add	r3, r2
 801b9e4:	9305      	str	r3, [sp, #20]
 801b9e6:	f00a 0301 	and.w	r3, sl, #1
 801b9ea:	46b8      	mov	r8, r7
 801b9ec:	9304      	str	r3, [sp, #16]
 801b9ee:	4607      	mov	r7, r0
 801b9f0:	4631      	mov	r1, r6
 801b9f2:	ee18 0a10 	vmov	r0, s16
 801b9f6:	f7ff fa75 	bl	801aee4 <quorem>
 801b9fa:	4641      	mov	r1, r8
 801b9fc:	9002      	str	r0, [sp, #8]
 801b9fe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801ba02:	ee18 0a10 	vmov	r0, s16
 801ba06:	f000 ff51 	bl	801c8ac <__mcmp>
 801ba0a:	463a      	mov	r2, r7
 801ba0c:	9003      	str	r0, [sp, #12]
 801ba0e:	4631      	mov	r1, r6
 801ba10:	4620      	mov	r0, r4
 801ba12:	f000 ff67 	bl	801c8e4 <__mdiff>
 801ba16:	68c2      	ldr	r2, [r0, #12]
 801ba18:	f109 3bff 	add.w	fp, r9, #4294967295
 801ba1c:	4605      	mov	r5, r0
 801ba1e:	bb02      	cbnz	r2, 801ba62 <_dtoa_r+0xa62>
 801ba20:	4601      	mov	r1, r0
 801ba22:	ee18 0a10 	vmov	r0, s16
 801ba26:	f000 ff41 	bl	801c8ac <__mcmp>
 801ba2a:	4602      	mov	r2, r0
 801ba2c:	4629      	mov	r1, r5
 801ba2e:	4620      	mov	r0, r4
 801ba30:	9207      	str	r2, [sp, #28]
 801ba32:	f000 fcaf 	bl	801c394 <_Bfree>
 801ba36:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801ba3a:	ea43 0102 	orr.w	r1, r3, r2
 801ba3e:	9b04      	ldr	r3, [sp, #16]
 801ba40:	430b      	orrs	r3, r1
 801ba42:	464d      	mov	r5, r9
 801ba44:	d10f      	bne.n	801ba66 <_dtoa_r+0xa66>
 801ba46:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801ba4a:	d02a      	beq.n	801baa2 <_dtoa_r+0xaa2>
 801ba4c:	9b03      	ldr	r3, [sp, #12]
 801ba4e:	2b00      	cmp	r3, #0
 801ba50:	dd02      	ble.n	801ba58 <_dtoa_r+0xa58>
 801ba52:	9b02      	ldr	r3, [sp, #8]
 801ba54:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 801ba58:	f88b a000 	strb.w	sl, [fp]
 801ba5c:	e775      	b.n	801b94a <_dtoa_r+0x94a>
 801ba5e:	4638      	mov	r0, r7
 801ba60:	e7ba      	b.n	801b9d8 <_dtoa_r+0x9d8>
 801ba62:	2201      	movs	r2, #1
 801ba64:	e7e2      	b.n	801ba2c <_dtoa_r+0xa2c>
 801ba66:	9b03      	ldr	r3, [sp, #12]
 801ba68:	2b00      	cmp	r3, #0
 801ba6a:	db04      	blt.n	801ba76 <_dtoa_r+0xa76>
 801ba6c:	9906      	ldr	r1, [sp, #24]
 801ba6e:	430b      	orrs	r3, r1
 801ba70:	9904      	ldr	r1, [sp, #16]
 801ba72:	430b      	orrs	r3, r1
 801ba74:	d122      	bne.n	801babc <_dtoa_r+0xabc>
 801ba76:	2a00      	cmp	r2, #0
 801ba78:	ddee      	ble.n	801ba58 <_dtoa_r+0xa58>
 801ba7a:	ee18 1a10 	vmov	r1, s16
 801ba7e:	2201      	movs	r2, #1
 801ba80:	4620      	mov	r0, r4
 801ba82:	f000 fea3 	bl	801c7cc <__lshift>
 801ba86:	4631      	mov	r1, r6
 801ba88:	ee08 0a10 	vmov	s16, r0
 801ba8c:	f000 ff0e 	bl	801c8ac <__mcmp>
 801ba90:	2800      	cmp	r0, #0
 801ba92:	dc03      	bgt.n	801ba9c <_dtoa_r+0xa9c>
 801ba94:	d1e0      	bne.n	801ba58 <_dtoa_r+0xa58>
 801ba96:	f01a 0f01 	tst.w	sl, #1
 801ba9a:	d0dd      	beq.n	801ba58 <_dtoa_r+0xa58>
 801ba9c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801baa0:	d1d7      	bne.n	801ba52 <_dtoa_r+0xa52>
 801baa2:	2339      	movs	r3, #57	; 0x39
 801baa4:	f88b 3000 	strb.w	r3, [fp]
 801baa8:	462b      	mov	r3, r5
 801baaa:	461d      	mov	r5, r3
 801baac:	3b01      	subs	r3, #1
 801baae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801bab2:	2a39      	cmp	r2, #57	; 0x39
 801bab4:	d071      	beq.n	801bb9a <_dtoa_r+0xb9a>
 801bab6:	3201      	adds	r2, #1
 801bab8:	701a      	strb	r2, [r3, #0]
 801baba:	e746      	b.n	801b94a <_dtoa_r+0x94a>
 801babc:	2a00      	cmp	r2, #0
 801babe:	dd07      	ble.n	801bad0 <_dtoa_r+0xad0>
 801bac0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801bac4:	d0ed      	beq.n	801baa2 <_dtoa_r+0xaa2>
 801bac6:	f10a 0301 	add.w	r3, sl, #1
 801baca:	f88b 3000 	strb.w	r3, [fp]
 801bace:	e73c      	b.n	801b94a <_dtoa_r+0x94a>
 801bad0:	9b05      	ldr	r3, [sp, #20]
 801bad2:	f809 ac01 	strb.w	sl, [r9, #-1]
 801bad6:	4599      	cmp	r9, r3
 801bad8:	d047      	beq.n	801bb6a <_dtoa_r+0xb6a>
 801bada:	ee18 1a10 	vmov	r1, s16
 801bade:	2300      	movs	r3, #0
 801bae0:	220a      	movs	r2, #10
 801bae2:	4620      	mov	r0, r4
 801bae4:	f000 fc78 	bl	801c3d8 <__multadd>
 801bae8:	45b8      	cmp	r8, r7
 801baea:	ee08 0a10 	vmov	s16, r0
 801baee:	f04f 0300 	mov.w	r3, #0
 801baf2:	f04f 020a 	mov.w	r2, #10
 801baf6:	4641      	mov	r1, r8
 801baf8:	4620      	mov	r0, r4
 801bafa:	d106      	bne.n	801bb0a <_dtoa_r+0xb0a>
 801bafc:	f000 fc6c 	bl	801c3d8 <__multadd>
 801bb00:	4680      	mov	r8, r0
 801bb02:	4607      	mov	r7, r0
 801bb04:	f109 0901 	add.w	r9, r9, #1
 801bb08:	e772      	b.n	801b9f0 <_dtoa_r+0x9f0>
 801bb0a:	f000 fc65 	bl	801c3d8 <__multadd>
 801bb0e:	4639      	mov	r1, r7
 801bb10:	4680      	mov	r8, r0
 801bb12:	2300      	movs	r3, #0
 801bb14:	220a      	movs	r2, #10
 801bb16:	4620      	mov	r0, r4
 801bb18:	f000 fc5e 	bl	801c3d8 <__multadd>
 801bb1c:	4607      	mov	r7, r0
 801bb1e:	e7f1      	b.n	801bb04 <_dtoa_r+0xb04>
 801bb20:	9b03      	ldr	r3, [sp, #12]
 801bb22:	9302      	str	r3, [sp, #8]
 801bb24:	9d01      	ldr	r5, [sp, #4]
 801bb26:	ee18 0a10 	vmov	r0, s16
 801bb2a:	4631      	mov	r1, r6
 801bb2c:	f7ff f9da 	bl	801aee4 <quorem>
 801bb30:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801bb34:	9b01      	ldr	r3, [sp, #4]
 801bb36:	f805 ab01 	strb.w	sl, [r5], #1
 801bb3a:	1aea      	subs	r2, r5, r3
 801bb3c:	9b02      	ldr	r3, [sp, #8]
 801bb3e:	4293      	cmp	r3, r2
 801bb40:	dd09      	ble.n	801bb56 <_dtoa_r+0xb56>
 801bb42:	ee18 1a10 	vmov	r1, s16
 801bb46:	2300      	movs	r3, #0
 801bb48:	220a      	movs	r2, #10
 801bb4a:	4620      	mov	r0, r4
 801bb4c:	f000 fc44 	bl	801c3d8 <__multadd>
 801bb50:	ee08 0a10 	vmov	s16, r0
 801bb54:	e7e7      	b.n	801bb26 <_dtoa_r+0xb26>
 801bb56:	9b02      	ldr	r3, [sp, #8]
 801bb58:	2b00      	cmp	r3, #0
 801bb5a:	bfc8      	it	gt
 801bb5c:	461d      	movgt	r5, r3
 801bb5e:	9b01      	ldr	r3, [sp, #4]
 801bb60:	bfd8      	it	le
 801bb62:	2501      	movle	r5, #1
 801bb64:	441d      	add	r5, r3
 801bb66:	f04f 0800 	mov.w	r8, #0
 801bb6a:	ee18 1a10 	vmov	r1, s16
 801bb6e:	2201      	movs	r2, #1
 801bb70:	4620      	mov	r0, r4
 801bb72:	f000 fe2b 	bl	801c7cc <__lshift>
 801bb76:	4631      	mov	r1, r6
 801bb78:	ee08 0a10 	vmov	s16, r0
 801bb7c:	f000 fe96 	bl	801c8ac <__mcmp>
 801bb80:	2800      	cmp	r0, #0
 801bb82:	dc91      	bgt.n	801baa8 <_dtoa_r+0xaa8>
 801bb84:	d102      	bne.n	801bb8c <_dtoa_r+0xb8c>
 801bb86:	f01a 0f01 	tst.w	sl, #1
 801bb8a:	d18d      	bne.n	801baa8 <_dtoa_r+0xaa8>
 801bb8c:	462b      	mov	r3, r5
 801bb8e:	461d      	mov	r5, r3
 801bb90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801bb94:	2a30      	cmp	r2, #48	; 0x30
 801bb96:	d0fa      	beq.n	801bb8e <_dtoa_r+0xb8e>
 801bb98:	e6d7      	b.n	801b94a <_dtoa_r+0x94a>
 801bb9a:	9a01      	ldr	r2, [sp, #4]
 801bb9c:	429a      	cmp	r2, r3
 801bb9e:	d184      	bne.n	801baaa <_dtoa_r+0xaaa>
 801bba0:	9b00      	ldr	r3, [sp, #0]
 801bba2:	3301      	adds	r3, #1
 801bba4:	9300      	str	r3, [sp, #0]
 801bba6:	2331      	movs	r3, #49	; 0x31
 801bba8:	7013      	strb	r3, [r2, #0]
 801bbaa:	e6ce      	b.n	801b94a <_dtoa_r+0x94a>
 801bbac:	4b09      	ldr	r3, [pc, #36]	; (801bbd4 <_dtoa_r+0xbd4>)
 801bbae:	f7ff ba95 	b.w	801b0dc <_dtoa_r+0xdc>
 801bbb2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801bbb4:	2b00      	cmp	r3, #0
 801bbb6:	f47f aa6e 	bne.w	801b096 <_dtoa_r+0x96>
 801bbba:	4b07      	ldr	r3, [pc, #28]	; (801bbd8 <_dtoa_r+0xbd8>)
 801bbbc:	f7ff ba8e 	b.w	801b0dc <_dtoa_r+0xdc>
 801bbc0:	9b02      	ldr	r3, [sp, #8]
 801bbc2:	2b00      	cmp	r3, #0
 801bbc4:	dcae      	bgt.n	801bb24 <_dtoa_r+0xb24>
 801bbc6:	9b06      	ldr	r3, [sp, #24]
 801bbc8:	2b02      	cmp	r3, #2
 801bbca:	f73f aea8 	bgt.w	801b91e <_dtoa_r+0x91e>
 801bbce:	e7a9      	b.n	801bb24 <_dtoa_r+0xb24>
 801bbd0:	08051d98 	.word	0x08051d98
 801bbd4:	08051b9c 	.word	0x08051b9c
 801bbd8:	08051d19 	.word	0x08051d19

0801bbdc <rshift>:
 801bbdc:	6903      	ldr	r3, [r0, #16]
 801bbde:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801bbe2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801bbe6:	ea4f 1261 	mov.w	r2, r1, asr #5
 801bbea:	f100 0414 	add.w	r4, r0, #20
 801bbee:	dd45      	ble.n	801bc7c <rshift+0xa0>
 801bbf0:	f011 011f 	ands.w	r1, r1, #31
 801bbf4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801bbf8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801bbfc:	d10c      	bne.n	801bc18 <rshift+0x3c>
 801bbfe:	f100 0710 	add.w	r7, r0, #16
 801bc02:	4629      	mov	r1, r5
 801bc04:	42b1      	cmp	r1, r6
 801bc06:	d334      	bcc.n	801bc72 <rshift+0x96>
 801bc08:	1a9b      	subs	r3, r3, r2
 801bc0a:	009b      	lsls	r3, r3, #2
 801bc0c:	1eea      	subs	r2, r5, #3
 801bc0e:	4296      	cmp	r6, r2
 801bc10:	bf38      	it	cc
 801bc12:	2300      	movcc	r3, #0
 801bc14:	4423      	add	r3, r4
 801bc16:	e015      	b.n	801bc44 <rshift+0x68>
 801bc18:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801bc1c:	f1c1 0820 	rsb	r8, r1, #32
 801bc20:	40cf      	lsrs	r7, r1
 801bc22:	f105 0e04 	add.w	lr, r5, #4
 801bc26:	46a1      	mov	r9, r4
 801bc28:	4576      	cmp	r6, lr
 801bc2a:	46f4      	mov	ip, lr
 801bc2c:	d815      	bhi.n	801bc5a <rshift+0x7e>
 801bc2e:	1a9a      	subs	r2, r3, r2
 801bc30:	0092      	lsls	r2, r2, #2
 801bc32:	3a04      	subs	r2, #4
 801bc34:	3501      	adds	r5, #1
 801bc36:	42ae      	cmp	r6, r5
 801bc38:	bf38      	it	cc
 801bc3a:	2200      	movcc	r2, #0
 801bc3c:	18a3      	adds	r3, r4, r2
 801bc3e:	50a7      	str	r7, [r4, r2]
 801bc40:	b107      	cbz	r7, 801bc44 <rshift+0x68>
 801bc42:	3304      	adds	r3, #4
 801bc44:	1b1a      	subs	r2, r3, r4
 801bc46:	42a3      	cmp	r3, r4
 801bc48:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801bc4c:	bf08      	it	eq
 801bc4e:	2300      	moveq	r3, #0
 801bc50:	6102      	str	r2, [r0, #16]
 801bc52:	bf08      	it	eq
 801bc54:	6143      	streq	r3, [r0, #20]
 801bc56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801bc5a:	f8dc c000 	ldr.w	ip, [ip]
 801bc5e:	fa0c fc08 	lsl.w	ip, ip, r8
 801bc62:	ea4c 0707 	orr.w	r7, ip, r7
 801bc66:	f849 7b04 	str.w	r7, [r9], #4
 801bc6a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801bc6e:	40cf      	lsrs	r7, r1
 801bc70:	e7da      	b.n	801bc28 <rshift+0x4c>
 801bc72:	f851 cb04 	ldr.w	ip, [r1], #4
 801bc76:	f847 cf04 	str.w	ip, [r7, #4]!
 801bc7a:	e7c3      	b.n	801bc04 <rshift+0x28>
 801bc7c:	4623      	mov	r3, r4
 801bc7e:	e7e1      	b.n	801bc44 <rshift+0x68>

0801bc80 <__hexdig_fun>:
 801bc80:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801bc84:	2b09      	cmp	r3, #9
 801bc86:	d802      	bhi.n	801bc8e <__hexdig_fun+0xe>
 801bc88:	3820      	subs	r0, #32
 801bc8a:	b2c0      	uxtb	r0, r0
 801bc8c:	4770      	bx	lr
 801bc8e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801bc92:	2b05      	cmp	r3, #5
 801bc94:	d801      	bhi.n	801bc9a <__hexdig_fun+0x1a>
 801bc96:	3847      	subs	r0, #71	; 0x47
 801bc98:	e7f7      	b.n	801bc8a <__hexdig_fun+0xa>
 801bc9a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801bc9e:	2b05      	cmp	r3, #5
 801bca0:	d801      	bhi.n	801bca6 <__hexdig_fun+0x26>
 801bca2:	3827      	subs	r0, #39	; 0x27
 801bca4:	e7f1      	b.n	801bc8a <__hexdig_fun+0xa>
 801bca6:	2000      	movs	r0, #0
 801bca8:	4770      	bx	lr
	...

0801bcac <__gethex>:
 801bcac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bcb0:	ed2d 8b02 	vpush	{d8}
 801bcb4:	b089      	sub	sp, #36	; 0x24
 801bcb6:	ee08 0a10 	vmov	s16, r0
 801bcba:	9304      	str	r3, [sp, #16]
 801bcbc:	4bb4      	ldr	r3, [pc, #720]	; (801bf90 <__gethex+0x2e4>)
 801bcbe:	681b      	ldr	r3, [r3, #0]
 801bcc0:	9301      	str	r3, [sp, #4]
 801bcc2:	4618      	mov	r0, r3
 801bcc4:	468b      	mov	fp, r1
 801bcc6:	4690      	mov	r8, r2
 801bcc8:	f7fc fc3e 	bl	8018548 <strlen>
 801bccc:	9b01      	ldr	r3, [sp, #4]
 801bcce:	f8db 2000 	ldr.w	r2, [fp]
 801bcd2:	4403      	add	r3, r0
 801bcd4:	4682      	mov	sl, r0
 801bcd6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801bcda:	9305      	str	r3, [sp, #20]
 801bcdc:	1c93      	adds	r3, r2, #2
 801bcde:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801bce2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801bce6:	32fe      	adds	r2, #254	; 0xfe
 801bce8:	18d1      	adds	r1, r2, r3
 801bcea:	461f      	mov	r7, r3
 801bcec:	f813 0b01 	ldrb.w	r0, [r3], #1
 801bcf0:	9100      	str	r1, [sp, #0]
 801bcf2:	2830      	cmp	r0, #48	; 0x30
 801bcf4:	d0f8      	beq.n	801bce8 <__gethex+0x3c>
 801bcf6:	f7ff ffc3 	bl	801bc80 <__hexdig_fun>
 801bcfa:	4604      	mov	r4, r0
 801bcfc:	2800      	cmp	r0, #0
 801bcfe:	d13a      	bne.n	801bd76 <__gethex+0xca>
 801bd00:	9901      	ldr	r1, [sp, #4]
 801bd02:	4652      	mov	r2, sl
 801bd04:	4638      	mov	r0, r7
 801bd06:	f001 fa33 	bl	801d170 <strncmp>
 801bd0a:	4605      	mov	r5, r0
 801bd0c:	2800      	cmp	r0, #0
 801bd0e:	d168      	bne.n	801bde2 <__gethex+0x136>
 801bd10:	f817 000a 	ldrb.w	r0, [r7, sl]
 801bd14:	eb07 060a 	add.w	r6, r7, sl
 801bd18:	f7ff ffb2 	bl	801bc80 <__hexdig_fun>
 801bd1c:	2800      	cmp	r0, #0
 801bd1e:	d062      	beq.n	801bde6 <__gethex+0x13a>
 801bd20:	4633      	mov	r3, r6
 801bd22:	7818      	ldrb	r0, [r3, #0]
 801bd24:	2830      	cmp	r0, #48	; 0x30
 801bd26:	461f      	mov	r7, r3
 801bd28:	f103 0301 	add.w	r3, r3, #1
 801bd2c:	d0f9      	beq.n	801bd22 <__gethex+0x76>
 801bd2e:	f7ff ffa7 	bl	801bc80 <__hexdig_fun>
 801bd32:	2301      	movs	r3, #1
 801bd34:	fab0 f480 	clz	r4, r0
 801bd38:	0964      	lsrs	r4, r4, #5
 801bd3a:	4635      	mov	r5, r6
 801bd3c:	9300      	str	r3, [sp, #0]
 801bd3e:	463a      	mov	r2, r7
 801bd40:	4616      	mov	r6, r2
 801bd42:	3201      	adds	r2, #1
 801bd44:	7830      	ldrb	r0, [r6, #0]
 801bd46:	f7ff ff9b 	bl	801bc80 <__hexdig_fun>
 801bd4a:	2800      	cmp	r0, #0
 801bd4c:	d1f8      	bne.n	801bd40 <__gethex+0x94>
 801bd4e:	9901      	ldr	r1, [sp, #4]
 801bd50:	4652      	mov	r2, sl
 801bd52:	4630      	mov	r0, r6
 801bd54:	f001 fa0c 	bl	801d170 <strncmp>
 801bd58:	b980      	cbnz	r0, 801bd7c <__gethex+0xd0>
 801bd5a:	b94d      	cbnz	r5, 801bd70 <__gethex+0xc4>
 801bd5c:	eb06 050a 	add.w	r5, r6, sl
 801bd60:	462a      	mov	r2, r5
 801bd62:	4616      	mov	r6, r2
 801bd64:	3201      	adds	r2, #1
 801bd66:	7830      	ldrb	r0, [r6, #0]
 801bd68:	f7ff ff8a 	bl	801bc80 <__hexdig_fun>
 801bd6c:	2800      	cmp	r0, #0
 801bd6e:	d1f8      	bne.n	801bd62 <__gethex+0xb6>
 801bd70:	1bad      	subs	r5, r5, r6
 801bd72:	00ad      	lsls	r5, r5, #2
 801bd74:	e004      	b.n	801bd80 <__gethex+0xd4>
 801bd76:	2400      	movs	r4, #0
 801bd78:	4625      	mov	r5, r4
 801bd7a:	e7e0      	b.n	801bd3e <__gethex+0x92>
 801bd7c:	2d00      	cmp	r5, #0
 801bd7e:	d1f7      	bne.n	801bd70 <__gethex+0xc4>
 801bd80:	7833      	ldrb	r3, [r6, #0]
 801bd82:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801bd86:	2b50      	cmp	r3, #80	; 0x50
 801bd88:	d13b      	bne.n	801be02 <__gethex+0x156>
 801bd8a:	7873      	ldrb	r3, [r6, #1]
 801bd8c:	2b2b      	cmp	r3, #43	; 0x2b
 801bd8e:	d02c      	beq.n	801bdea <__gethex+0x13e>
 801bd90:	2b2d      	cmp	r3, #45	; 0x2d
 801bd92:	d02e      	beq.n	801bdf2 <__gethex+0x146>
 801bd94:	1c71      	adds	r1, r6, #1
 801bd96:	f04f 0900 	mov.w	r9, #0
 801bd9a:	7808      	ldrb	r0, [r1, #0]
 801bd9c:	f7ff ff70 	bl	801bc80 <__hexdig_fun>
 801bda0:	1e43      	subs	r3, r0, #1
 801bda2:	b2db      	uxtb	r3, r3
 801bda4:	2b18      	cmp	r3, #24
 801bda6:	d82c      	bhi.n	801be02 <__gethex+0x156>
 801bda8:	f1a0 0210 	sub.w	r2, r0, #16
 801bdac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801bdb0:	f7ff ff66 	bl	801bc80 <__hexdig_fun>
 801bdb4:	1e43      	subs	r3, r0, #1
 801bdb6:	b2db      	uxtb	r3, r3
 801bdb8:	2b18      	cmp	r3, #24
 801bdba:	d91d      	bls.n	801bdf8 <__gethex+0x14c>
 801bdbc:	f1b9 0f00 	cmp.w	r9, #0
 801bdc0:	d000      	beq.n	801bdc4 <__gethex+0x118>
 801bdc2:	4252      	negs	r2, r2
 801bdc4:	4415      	add	r5, r2
 801bdc6:	f8cb 1000 	str.w	r1, [fp]
 801bdca:	b1e4      	cbz	r4, 801be06 <__gethex+0x15a>
 801bdcc:	9b00      	ldr	r3, [sp, #0]
 801bdce:	2b00      	cmp	r3, #0
 801bdd0:	bf14      	ite	ne
 801bdd2:	2700      	movne	r7, #0
 801bdd4:	2706      	moveq	r7, #6
 801bdd6:	4638      	mov	r0, r7
 801bdd8:	b009      	add	sp, #36	; 0x24
 801bdda:	ecbd 8b02 	vpop	{d8}
 801bdde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bde2:	463e      	mov	r6, r7
 801bde4:	4625      	mov	r5, r4
 801bde6:	2401      	movs	r4, #1
 801bde8:	e7ca      	b.n	801bd80 <__gethex+0xd4>
 801bdea:	f04f 0900 	mov.w	r9, #0
 801bdee:	1cb1      	adds	r1, r6, #2
 801bdf0:	e7d3      	b.n	801bd9a <__gethex+0xee>
 801bdf2:	f04f 0901 	mov.w	r9, #1
 801bdf6:	e7fa      	b.n	801bdee <__gethex+0x142>
 801bdf8:	230a      	movs	r3, #10
 801bdfa:	fb03 0202 	mla	r2, r3, r2, r0
 801bdfe:	3a10      	subs	r2, #16
 801be00:	e7d4      	b.n	801bdac <__gethex+0x100>
 801be02:	4631      	mov	r1, r6
 801be04:	e7df      	b.n	801bdc6 <__gethex+0x11a>
 801be06:	1bf3      	subs	r3, r6, r7
 801be08:	3b01      	subs	r3, #1
 801be0a:	4621      	mov	r1, r4
 801be0c:	2b07      	cmp	r3, #7
 801be0e:	dc0b      	bgt.n	801be28 <__gethex+0x17c>
 801be10:	ee18 0a10 	vmov	r0, s16
 801be14:	f000 fa7e 	bl	801c314 <_Balloc>
 801be18:	4604      	mov	r4, r0
 801be1a:	b940      	cbnz	r0, 801be2e <__gethex+0x182>
 801be1c:	4b5d      	ldr	r3, [pc, #372]	; (801bf94 <__gethex+0x2e8>)
 801be1e:	4602      	mov	r2, r0
 801be20:	21de      	movs	r1, #222	; 0xde
 801be22:	485d      	ldr	r0, [pc, #372]	; (801bf98 <__gethex+0x2ec>)
 801be24:	f001 f9c6 	bl	801d1b4 <__assert_func>
 801be28:	3101      	adds	r1, #1
 801be2a:	105b      	asrs	r3, r3, #1
 801be2c:	e7ee      	b.n	801be0c <__gethex+0x160>
 801be2e:	f100 0914 	add.w	r9, r0, #20
 801be32:	f04f 0b00 	mov.w	fp, #0
 801be36:	f1ca 0301 	rsb	r3, sl, #1
 801be3a:	f8cd 9008 	str.w	r9, [sp, #8]
 801be3e:	f8cd b000 	str.w	fp, [sp]
 801be42:	9306      	str	r3, [sp, #24]
 801be44:	42b7      	cmp	r7, r6
 801be46:	d340      	bcc.n	801beca <__gethex+0x21e>
 801be48:	9802      	ldr	r0, [sp, #8]
 801be4a:	9b00      	ldr	r3, [sp, #0]
 801be4c:	f840 3b04 	str.w	r3, [r0], #4
 801be50:	eba0 0009 	sub.w	r0, r0, r9
 801be54:	1080      	asrs	r0, r0, #2
 801be56:	0146      	lsls	r6, r0, #5
 801be58:	6120      	str	r0, [r4, #16]
 801be5a:	4618      	mov	r0, r3
 801be5c:	f000 fb4c 	bl	801c4f8 <__hi0bits>
 801be60:	1a30      	subs	r0, r6, r0
 801be62:	f8d8 6000 	ldr.w	r6, [r8]
 801be66:	42b0      	cmp	r0, r6
 801be68:	dd63      	ble.n	801bf32 <__gethex+0x286>
 801be6a:	1b87      	subs	r7, r0, r6
 801be6c:	4639      	mov	r1, r7
 801be6e:	4620      	mov	r0, r4
 801be70:	f000 fef0 	bl	801cc54 <__any_on>
 801be74:	4682      	mov	sl, r0
 801be76:	b1a8      	cbz	r0, 801bea4 <__gethex+0x1f8>
 801be78:	1e7b      	subs	r3, r7, #1
 801be7a:	1159      	asrs	r1, r3, #5
 801be7c:	f003 021f 	and.w	r2, r3, #31
 801be80:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801be84:	f04f 0a01 	mov.w	sl, #1
 801be88:	fa0a f202 	lsl.w	r2, sl, r2
 801be8c:	420a      	tst	r2, r1
 801be8e:	d009      	beq.n	801bea4 <__gethex+0x1f8>
 801be90:	4553      	cmp	r3, sl
 801be92:	dd05      	ble.n	801bea0 <__gethex+0x1f4>
 801be94:	1eb9      	subs	r1, r7, #2
 801be96:	4620      	mov	r0, r4
 801be98:	f000 fedc 	bl	801cc54 <__any_on>
 801be9c:	2800      	cmp	r0, #0
 801be9e:	d145      	bne.n	801bf2c <__gethex+0x280>
 801bea0:	f04f 0a02 	mov.w	sl, #2
 801bea4:	4639      	mov	r1, r7
 801bea6:	4620      	mov	r0, r4
 801bea8:	f7ff fe98 	bl	801bbdc <rshift>
 801beac:	443d      	add	r5, r7
 801beae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801beb2:	42ab      	cmp	r3, r5
 801beb4:	da4c      	bge.n	801bf50 <__gethex+0x2a4>
 801beb6:	ee18 0a10 	vmov	r0, s16
 801beba:	4621      	mov	r1, r4
 801bebc:	f000 fa6a 	bl	801c394 <_Bfree>
 801bec0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801bec2:	2300      	movs	r3, #0
 801bec4:	6013      	str	r3, [r2, #0]
 801bec6:	27a3      	movs	r7, #163	; 0xa3
 801bec8:	e785      	b.n	801bdd6 <__gethex+0x12a>
 801beca:	1e73      	subs	r3, r6, #1
 801becc:	9a05      	ldr	r2, [sp, #20]
 801bece:	9303      	str	r3, [sp, #12]
 801bed0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801bed4:	4293      	cmp	r3, r2
 801bed6:	d019      	beq.n	801bf0c <__gethex+0x260>
 801bed8:	f1bb 0f20 	cmp.w	fp, #32
 801bedc:	d107      	bne.n	801beee <__gethex+0x242>
 801bede:	9b02      	ldr	r3, [sp, #8]
 801bee0:	9a00      	ldr	r2, [sp, #0]
 801bee2:	f843 2b04 	str.w	r2, [r3], #4
 801bee6:	9302      	str	r3, [sp, #8]
 801bee8:	2300      	movs	r3, #0
 801beea:	9300      	str	r3, [sp, #0]
 801beec:	469b      	mov	fp, r3
 801beee:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801bef2:	f7ff fec5 	bl	801bc80 <__hexdig_fun>
 801bef6:	9b00      	ldr	r3, [sp, #0]
 801bef8:	f000 000f 	and.w	r0, r0, #15
 801befc:	fa00 f00b 	lsl.w	r0, r0, fp
 801bf00:	4303      	orrs	r3, r0
 801bf02:	9300      	str	r3, [sp, #0]
 801bf04:	f10b 0b04 	add.w	fp, fp, #4
 801bf08:	9b03      	ldr	r3, [sp, #12]
 801bf0a:	e00d      	b.n	801bf28 <__gethex+0x27c>
 801bf0c:	9b03      	ldr	r3, [sp, #12]
 801bf0e:	9a06      	ldr	r2, [sp, #24]
 801bf10:	4413      	add	r3, r2
 801bf12:	42bb      	cmp	r3, r7
 801bf14:	d3e0      	bcc.n	801bed8 <__gethex+0x22c>
 801bf16:	4618      	mov	r0, r3
 801bf18:	9901      	ldr	r1, [sp, #4]
 801bf1a:	9307      	str	r3, [sp, #28]
 801bf1c:	4652      	mov	r2, sl
 801bf1e:	f001 f927 	bl	801d170 <strncmp>
 801bf22:	9b07      	ldr	r3, [sp, #28]
 801bf24:	2800      	cmp	r0, #0
 801bf26:	d1d7      	bne.n	801bed8 <__gethex+0x22c>
 801bf28:	461e      	mov	r6, r3
 801bf2a:	e78b      	b.n	801be44 <__gethex+0x198>
 801bf2c:	f04f 0a03 	mov.w	sl, #3
 801bf30:	e7b8      	b.n	801bea4 <__gethex+0x1f8>
 801bf32:	da0a      	bge.n	801bf4a <__gethex+0x29e>
 801bf34:	1a37      	subs	r7, r6, r0
 801bf36:	4621      	mov	r1, r4
 801bf38:	ee18 0a10 	vmov	r0, s16
 801bf3c:	463a      	mov	r2, r7
 801bf3e:	f000 fc45 	bl	801c7cc <__lshift>
 801bf42:	1bed      	subs	r5, r5, r7
 801bf44:	4604      	mov	r4, r0
 801bf46:	f100 0914 	add.w	r9, r0, #20
 801bf4a:	f04f 0a00 	mov.w	sl, #0
 801bf4e:	e7ae      	b.n	801beae <__gethex+0x202>
 801bf50:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801bf54:	42a8      	cmp	r0, r5
 801bf56:	dd72      	ble.n	801c03e <__gethex+0x392>
 801bf58:	1b45      	subs	r5, r0, r5
 801bf5a:	42ae      	cmp	r6, r5
 801bf5c:	dc36      	bgt.n	801bfcc <__gethex+0x320>
 801bf5e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801bf62:	2b02      	cmp	r3, #2
 801bf64:	d02a      	beq.n	801bfbc <__gethex+0x310>
 801bf66:	2b03      	cmp	r3, #3
 801bf68:	d02c      	beq.n	801bfc4 <__gethex+0x318>
 801bf6a:	2b01      	cmp	r3, #1
 801bf6c:	d11c      	bne.n	801bfa8 <__gethex+0x2fc>
 801bf6e:	42ae      	cmp	r6, r5
 801bf70:	d11a      	bne.n	801bfa8 <__gethex+0x2fc>
 801bf72:	2e01      	cmp	r6, #1
 801bf74:	d112      	bne.n	801bf9c <__gethex+0x2f0>
 801bf76:	9a04      	ldr	r2, [sp, #16]
 801bf78:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801bf7c:	6013      	str	r3, [r2, #0]
 801bf7e:	2301      	movs	r3, #1
 801bf80:	6123      	str	r3, [r4, #16]
 801bf82:	f8c9 3000 	str.w	r3, [r9]
 801bf86:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801bf88:	2762      	movs	r7, #98	; 0x62
 801bf8a:	601c      	str	r4, [r3, #0]
 801bf8c:	e723      	b.n	801bdd6 <__gethex+0x12a>
 801bf8e:	bf00      	nop
 801bf90:	08051e10 	.word	0x08051e10
 801bf94:	08051d98 	.word	0x08051d98
 801bf98:	08051da9 	.word	0x08051da9
 801bf9c:	1e71      	subs	r1, r6, #1
 801bf9e:	4620      	mov	r0, r4
 801bfa0:	f000 fe58 	bl	801cc54 <__any_on>
 801bfa4:	2800      	cmp	r0, #0
 801bfa6:	d1e6      	bne.n	801bf76 <__gethex+0x2ca>
 801bfa8:	ee18 0a10 	vmov	r0, s16
 801bfac:	4621      	mov	r1, r4
 801bfae:	f000 f9f1 	bl	801c394 <_Bfree>
 801bfb2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801bfb4:	2300      	movs	r3, #0
 801bfb6:	6013      	str	r3, [r2, #0]
 801bfb8:	2750      	movs	r7, #80	; 0x50
 801bfba:	e70c      	b.n	801bdd6 <__gethex+0x12a>
 801bfbc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801bfbe:	2b00      	cmp	r3, #0
 801bfc0:	d1f2      	bne.n	801bfa8 <__gethex+0x2fc>
 801bfc2:	e7d8      	b.n	801bf76 <__gethex+0x2ca>
 801bfc4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801bfc6:	2b00      	cmp	r3, #0
 801bfc8:	d1d5      	bne.n	801bf76 <__gethex+0x2ca>
 801bfca:	e7ed      	b.n	801bfa8 <__gethex+0x2fc>
 801bfcc:	1e6f      	subs	r7, r5, #1
 801bfce:	f1ba 0f00 	cmp.w	sl, #0
 801bfd2:	d131      	bne.n	801c038 <__gethex+0x38c>
 801bfd4:	b127      	cbz	r7, 801bfe0 <__gethex+0x334>
 801bfd6:	4639      	mov	r1, r7
 801bfd8:	4620      	mov	r0, r4
 801bfda:	f000 fe3b 	bl	801cc54 <__any_on>
 801bfde:	4682      	mov	sl, r0
 801bfe0:	117b      	asrs	r3, r7, #5
 801bfe2:	2101      	movs	r1, #1
 801bfe4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 801bfe8:	f007 071f 	and.w	r7, r7, #31
 801bfec:	fa01 f707 	lsl.w	r7, r1, r7
 801bff0:	421f      	tst	r7, r3
 801bff2:	4629      	mov	r1, r5
 801bff4:	4620      	mov	r0, r4
 801bff6:	bf18      	it	ne
 801bff8:	f04a 0a02 	orrne.w	sl, sl, #2
 801bffc:	1b76      	subs	r6, r6, r5
 801bffe:	f7ff fded 	bl	801bbdc <rshift>
 801c002:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801c006:	2702      	movs	r7, #2
 801c008:	f1ba 0f00 	cmp.w	sl, #0
 801c00c:	d048      	beq.n	801c0a0 <__gethex+0x3f4>
 801c00e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801c012:	2b02      	cmp	r3, #2
 801c014:	d015      	beq.n	801c042 <__gethex+0x396>
 801c016:	2b03      	cmp	r3, #3
 801c018:	d017      	beq.n	801c04a <__gethex+0x39e>
 801c01a:	2b01      	cmp	r3, #1
 801c01c:	d109      	bne.n	801c032 <__gethex+0x386>
 801c01e:	f01a 0f02 	tst.w	sl, #2
 801c022:	d006      	beq.n	801c032 <__gethex+0x386>
 801c024:	f8d9 0000 	ldr.w	r0, [r9]
 801c028:	ea4a 0a00 	orr.w	sl, sl, r0
 801c02c:	f01a 0f01 	tst.w	sl, #1
 801c030:	d10e      	bne.n	801c050 <__gethex+0x3a4>
 801c032:	f047 0710 	orr.w	r7, r7, #16
 801c036:	e033      	b.n	801c0a0 <__gethex+0x3f4>
 801c038:	f04f 0a01 	mov.w	sl, #1
 801c03c:	e7d0      	b.n	801bfe0 <__gethex+0x334>
 801c03e:	2701      	movs	r7, #1
 801c040:	e7e2      	b.n	801c008 <__gethex+0x35c>
 801c042:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801c044:	f1c3 0301 	rsb	r3, r3, #1
 801c048:	9315      	str	r3, [sp, #84]	; 0x54
 801c04a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801c04c:	2b00      	cmp	r3, #0
 801c04e:	d0f0      	beq.n	801c032 <__gethex+0x386>
 801c050:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801c054:	f104 0314 	add.w	r3, r4, #20
 801c058:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801c05c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801c060:	f04f 0c00 	mov.w	ip, #0
 801c064:	4618      	mov	r0, r3
 801c066:	f853 2b04 	ldr.w	r2, [r3], #4
 801c06a:	f1b2 3fff 	cmp.w	r2, #4294967295
 801c06e:	d01c      	beq.n	801c0aa <__gethex+0x3fe>
 801c070:	3201      	adds	r2, #1
 801c072:	6002      	str	r2, [r0, #0]
 801c074:	2f02      	cmp	r7, #2
 801c076:	f104 0314 	add.w	r3, r4, #20
 801c07a:	d13f      	bne.n	801c0fc <__gethex+0x450>
 801c07c:	f8d8 2000 	ldr.w	r2, [r8]
 801c080:	3a01      	subs	r2, #1
 801c082:	42b2      	cmp	r2, r6
 801c084:	d10a      	bne.n	801c09c <__gethex+0x3f0>
 801c086:	1171      	asrs	r1, r6, #5
 801c088:	2201      	movs	r2, #1
 801c08a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801c08e:	f006 061f 	and.w	r6, r6, #31
 801c092:	fa02 f606 	lsl.w	r6, r2, r6
 801c096:	421e      	tst	r6, r3
 801c098:	bf18      	it	ne
 801c09a:	4617      	movne	r7, r2
 801c09c:	f047 0720 	orr.w	r7, r7, #32
 801c0a0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801c0a2:	601c      	str	r4, [r3, #0]
 801c0a4:	9b04      	ldr	r3, [sp, #16]
 801c0a6:	601d      	str	r5, [r3, #0]
 801c0a8:	e695      	b.n	801bdd6 <__gethex+0x12a>
 801c0aa:	4299      	cmp	r1, r3
 801c0ac:	f843 cc04 	str.w	ip, [r3, #-4]
 801c0b0:	d8d8      	bhi.n	801c064 <__gethex+0x3b8>
 801c0b2:	68a3      	ldr	r3, [r4, #8]
 801c0b4:	459b      	cmp	fp, r3
 801c0b6:	db19      	blt.n	801c0ec <__gethex+0x440>
 801c0b8:	6861      	ldr	r1, [r4, #4]
 801c0ba:	ee18 0a10 	vmov	r0, s16
 801c0be:	3101      	adds	r1, #1
 801c0c0:	f000 f928 	bl	801c314 <_Balloc>
 801c0c4:	4681      	mov	r9, r0
 801c0c6:	b918      	cbnz	r0, 801c0d0 <__gethex+0x424>
 801c0c8:	4b1a      	ldr	r3, [pc, #104]	; (801c134 <__gethex+0x488>)
 801c0ca:	4602      	mov	r2, r0
 801c0cc:	2184      	movs	r1, #132	; 0x84
 801c0ce:	e6a8      	b.n	801be22 <__gethex+0x176>
 801c0d0:	6922      	ldr	r2, [r4, #16]
 801c0d2:	3202      	adds	r2, #2
 801c0d4:	f104 010c 	add.w	r1, r4, #12
 801c0d8:	0092      	lsls	r2, r2, #2
 801c0da:	300c      	adds	r0, #12
 801c0dc:	f000 f90c 	bl	801c2f8 <memcpy>
 801c0e0:	4621      	mov	r1, r4
 801c0e2:	ee18 0a10 	vmov	r0, s16
 801c0e6:	f000 f955 	bl	801c394 <_Bfree>
 801c0ea:	464c      	mov	r4, r9
 801c0ec:	6923      	ldr	r3, [r4, #16]
 801c0ee:	1c5a      	adds	r2, r3, #1
 801c0f0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801c0f4:	6122      	str	r2, [r4, #16]
 801c0f6:	2201      	movs	r2, #1
 801c0f8:	615a      	str	r2, [r3, #20]
 801c0fa:	e7bb      	b.n	801c074 <__gethex+0x3c8>
 801c0fc:	6922      	ldr	r2, [r4, #16]
 801c0fe:	455a      	cmp	r2, fp
 801c100:	dd0b      	ble.n	801c11a <__gethex+0x46e>
 801c102:	2101      	movs	r1, #1
 801c104:	4620      	mov	r0, r4
 801c106:	f7ff fd69 	bl	801bbdc <rshift>
 801c10a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801c10e:	3501      	adds	r5, #1
 801c110:	42ab      	cmp	r3, r5
 801c112:	f6ff aed0 	blt.w	801beb6 <__gethex+0x20a>
 801c116:	2701      	movs	r7, #1
 801c118:	e7c0      	b.n	801c09c <__gethex+0x3f0>
 801c11a:	f016 061f 	ands.w	r6, r6, #31
 801c11e:	d0fa      	beq.n	801c116 <__gethex+0x46a>
 801c120:	4453      	add	r3, sl
 801c122:	f1c6 0620 	rsb	r6, r6, #32
 801c126:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801c12a:	f000 f9e5 	bl	801c4f8 <__hi0bits>
 801c12e:	42b0      	cmp	r0, r6
 801c130:	dbe7      	blt.n	801c102 <__gethex+0x456>
 801c132:	e7f0      	b.n	801c116 <__gethex+0x46a>
 801c134:	08051d98 	.word	0x08051d98

0801c138 <L_shift>:
 801c138:	f1c2 0208 	rsb	r2, r2, #8
 801c13c:	0092      	lsls	r2, r2, #2
 801c13e:	b570      	push	{r4, r5, r6, lr}
 801c140:	f1c2 0620 	rsb	r6, r2, #32
 801c144:	6843      	ldr	r3, [r0, #4]
 801c146:	6804      	ldr	r4, [r0, #0]
 801c148:	fa03 f506 	lsl.w	r5, r3, r6
 801c14c:	432c      	orrs	r4, r5
 801c14e:	40d3      	lsrs	r3, r2
 801c150:	6004      	str	r4, [r0, #0]
 801c152:	f840 3f04 	str.w	r3, [r0, #4]!
 801c156:	4288      	cmp	r0, r1
 801c158:	d3f4      	bcc.n	801c144 <L_shift+0xc>
 801c15a:	bd70      	pop	{r4, r5, r6, pc}

0801c15c <__match>:
 801c15c:	b530      	push	{r4, r5, lr}
 801c15e:	6803      	ldr	r3, [r0, #0]
 801c160:	3301      	adds	r3, #1
 801c162:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c166:	b914      	cbnz	r4, 801c16e <__match+0x12>
 801c168:	6003      	str	r3, [r0, #0]
 801c16a:	2001      	movs	r0, #1
 801c16c:	bd30      	pop	{r4, r5, pc}
 801c16e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c172:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801c176:	2d19      	cmp	r5, #25
 801c178:	bf98      	it	ls
 801c17a:	3220      	addls	r2, #32
 801c17c:	42a2      	cmp	r2, r4
 801c17e:	d0f0      	beq.n	801c162 <__match+0x6>
 801c180:	2000      	movs	r0, #0
 801c182:	e7f3      	b.n	801c16c <__match+0x10>

0801c184 <__hexnan>:
 801c184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c188:	680b      	ldr	r3, [r1, #0]
 801c18a:	115e      	asrs	r6, r3, #5
 801c18c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801c190:	f013 031f 	ands.w	r3, r3, #31
 801c194:	b087      	sub	sp, #28
 801c196:	bf18      	it	ne
 801c198:	3604      	addne	r6, #4
 801c19a:	2500      	movs	r5, #0
 801c19c:	1f37      	subs	r7, r6, #4
 801c19e:	4690      	mov	r8, r2
 801c1a0:	6802      	ldr	r2, [r0, #0]
 801c1a2:	9301      	str	r3, [sp, #4]
 801c1a4:	4682      	mov	sl, r0
 801c1a6:	f846 5c04 	str.w	r5, [r6, #-4]
 801c1aa:	46b9      	mov	r9, r7
 801c1ac:	463c      	mov	r4, r7
 801c1ae:	9502      	str	r5, [sp, #8]
 801c1b0:	46ab      	mov	fp, r5
 801c1b2:	7851      	ldrb	r1, [r2, #1]
 801c1b4:	1c53      	adds	r3, r2, #1
 801c1b6:	9303      	str	r3, [sp, #12]
 801c1b8:	b341      	cbz	r1, 801c20c <__hexnan+0x88>
 801c1ba:	4608      	mov	r0, r1
 801c1bc:	9205      	str	r2, [sp, #20]
 801c1be:	9104      	str	r1, [sp, #16]
 801c1c0:	f7ff fd5e 	bl	801bc80 <__hexdig_fun>
 801c1c4:	2800      	cmp	r0, #0
 801c1c6:	d14f      	bne.n	801c268 <__hexnan+0xe4>
 801c1c8:	9904      	ldr	r1, [sp, #16]
 801c1ca:	9a05      	ldr	r2, [sp, #20]
 801c1cc:	2920      	cmp	r1, #32
 801c1ce:	d818      	bhi.n	801c202 <__hexnan+0x7e>
 801c1d0:	9b02      	ldr	r3, [sp, #8]
 801c1d2:	459b      	cmp	fp, r3
 801c1d4:	dd13      	ble.n	801c1fe <__hexnan+0x7a>
 801c1d6:	454c      	cmp	r4, r9
 801c1d8:	d206      	bcs.n	801c1e8 <__hexnan+0x64>
 801c1da:	2d07      	cmp	r5, #7
 801c1dc:	dc04      	bgt.n	801c1e8 <__hexnan+0x64>
 801c1de:	462a      	mov	r2, r5
 801c1e0:	4649      	mov	r1, r9
 801c1e2:	4620      	mov	r0, r4
 801c1e4:	f7ff ffa8 	bl	801c138 <L_shift>
 801c1e8:	4544      	cmp	r4, r8
 801c1ea:	d950      	bls.n	801c28e <__hexnan+0x10a>
 801c1ec:	2300      	movs	r3, #0
 801c1ee:	f1a4 0904 	sub.w	r9, r4, #4
 801c1f2:	f844 3c04 	str.w	r3, [r4, #-4]
 801c1f6:	f8cd b008 	str.w	fp, [sp, #8]
 801c1fa:	464c      	mov	r4, r9
 801c1fc:	461d      	mov	r5, r3
 801c1fe:	9a03      	ldr	r2, [sp, #12]
 801c200:	e7d7      	b.n	801c1b2 <__hexnan+0x2e>
 801c202:	2929      	cmp	r1, #41	; 0x29
 801c204:	d156      	bne.n	801c2b4 <__hexnan+0x130>
 801c206:	3202      	adds	r2, #2
 801c208:	f8ca 2000 	str.w	r2, [sl]
 801c20c:	f1bb 0f00 	cmp.w	fp, #0
 801c210:	d050      	beq.n	801c2b4 <__hexnan+0x130>
 801c212:	454c      	cmp	r4, r9
 801c214:	d206      	bcs.n	801c224 <__hexnan+0xa0>
 801c216:	2d07      	cmp	r5, #7
 801c218:	dc04      	bgt.n	801c224 <__hexnan+0xa0>
 801c21a:	462a      	mov	r2, r5
 801c21c:	4649      	mov	r1, r9
 801c21e:	4620      	mov	r0, r4
 801c220:	f7ff ff8a 	bl	801c138 <L_shift>
 801c224:	4544      	cmp	r4, r8
 801c226:	d934      	bls.n	801c292 <__hexnan+0x10e>
 801c228:	f1a8 0204 	sub.w	r2, r8, #4
 801c22c:	4623      	mov	r3, r4
 801c22e:	f853 1b04 	ldr.w	r1, [r3], #4
 801c232:	f842 1f04 	str.w	r1, [r2, #4]!
 801c236:	429f      	cmp	r7, r3
 801c238:	d2f9      	bcs.n	801c22e <__hexnan+0xaa>
 801c23a:	1b3b      	subs	r3, r7, r4
 801c23c:	f023 0303 	bic.w	r3, r3, #3
 801c240:	3304      	adds	r3, #4
 801c242:	3401      	adds	r4, #1
 801c244:	3e03      	subs	r6, #3
 801c246:	42b4      	cmp	r4, r6
 801c248:	bf88      	it	hi
 801c24a:	2304      	movhi	r3, #4
 801c24c:	4443      	add	r3, r8
 801c24e:	2200      	movs	r2, #0
 801c250:	f843 2b04 	str.w	r2, [r3], #4
 801c254:	429f      	cmp	r7, r3
 801c256:	d2fb      	bcs.n	801c250 <__hexnan+0xcc>
 801c258:	683b      	ldr	r3, [r7, #0]
 801c25a:	b91b      	cbnz	r3, 801c264 <__hexnan+0xe0>
 801c25c:	4547      	cmp	r7, r8
 801c25e:	d127      	bne.n	801c2b0 <__hexnan+0x12c>
 801c260:	2301      	movs	r3, #1
 801c262:	603b      	str	r3, [r7, #0]
 801c264:	2005      	movs	r0, #5
 801c266:	e026      	b.n	801c2b6 <__hexnan+0x132>
 801c268:	3501      	adds	r5, #1
 801c26a:	2d08      	cmp	r5, #8
 801c26c:	f10b 0b01 	add.w	fp, fp, #1
 801c270:	dd06      	ble.n	801c280 <__hexnan+0xfc>
 801c272:	4544      	cmp	r4, r8
 801c274:	d9c3      	bls.n	801c1fe <__hexnan+0x7a>
 801c276:	2300      	movs	r3, #0
 801c278:	f844 3c04 	str.w	r3, [r4, #-4]
 801c27c:	2501      	movs	r5, #1
 801c27e:	3c04      	subs	r4, #4
 801c280:	6822      	ldr	r2, [r4, #0]
 801c282:	f000 000f 	and.w	r0, r0, #15
 801c286:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801c28a:	6022      	str	r2, [r4, #0]
 801c28c:	e7b7      	b.n	801c1fe <__hexnan+0x7a>
 801c28e:	2508      	movs	r5, #8
 801c290:	e7b5      	b.n	801c1fe <__hexnan+0x7a>
 801c292:	9b01      	ldr	r3, [sp, #4]
 801c294:	2b00      	cmp	r3, #0
 801c296:	d0df      	beq.n	801c258 <__hexnan+0xd4>
 801c298:	f04f 32ff 	mov.w	r2, #4294967295
 801c29c:	f1c3 0320 	rsb	r3, r3, #32
 801c2a0:	fa22 f303 	lsr.w	r3, r2, r3
 801c2a4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801c2a8:	401a      	ands	r2, r3
 801c2aa:	f846 2c04 	str.w	r2, [r6, #-4]
 801c2ae:	e7d3      	b.n	801c258 <__hexnan+0xd4>
 801c2b0:	3f04      	subs	r7, #4
 801c2b2:	e7d1      	b.n	801c258 <__hexnan+0xd4>
 801c2b4:	2004      	movs	r0, #4
 801c2b6:	b007      	add	sp, #28
 801c2b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801c2bc <_localeconv_r>:
 801c2bc:	4800      	ldr	r0, [pc, #0]	; (801c2c0 <_localeconv_r+0x4>)
 801c2be:	4770      	bx	lr
 801c2c0:	200001bc 	.word	0x200001bc

0801c2c4 <malloc>:
 801c2c4:	4b02      	ldr	r3, [pc, #8]	; (801c2d0 <malloc+0xc>)
 801c2c6:	4601      	mov	r1, r0
 801c2c8:	6818      	ldr	r0, [r3, #0]
 801c2ca:	f000 bd67 	b.w	801cd9c <_malloc_r>
 801c2ce:	bf00      	nop
 801c2d0:	20000064 	.word	0x20000064

0801c2d4 <__ascii_mbtowc>:
 801c2d4:	b082      	sub	sp, #8
 801c2d6:	b901      	cbnz	r1, 801c2da <__ascii_mbtowc+0x6>
 801c2d8:	a901      	add	r1, sp, #4
 801c2da:	b142      	cbz	r2, 801c2ee <__ascii_mbtowc+0x1a>
 801c2dc:	b14b      	cbz	r3, 801c2f2 <__ascii_mbtowc+0x1e>
 801c2de:	7813      	ldrb	r3, [r2, #0]
 801c2e0:	600b      	str	r3, [r1, #0]
 801c2e2:	7812      	ldrb	r2, [r2, #0]
 801c2e4:	1e10      	subs	r0, r2, #0
 801c2e6:	bf18      	it	ne
 801c2e8:	2001      	movne	r0, #1
 801c2ea:	b002      	add	sp, #8
 801c2ec:	4770      	bx	lr
 801c2ee:	4610      	mov	r0, r2
 801c2f0:	e7fb      	b.n	801c2ea <__ascii_mbtowc+0x16>
 801c2f2:	f06f 0001 	mvn.w	r0, #1
 801c2f6:	e7f8      	b.n	801c2ea <__ascii_mbtowc+0x16>

0801c2f8 <memcpy>:
 801c2f8:	440a      	add	r2, r1
 801c2fa:	4291      	cmp	r1, r2
 801c2fc:	f100 33ff 	add.w	r3, r0, #4294967295
 801c300:	d100      	bne.n	801c304 <memcpy+0xc>
 801c302:	4770      	bx	lr
 801c304:	b510      	push	{r4, lr}
 801c306:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c30a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801c30e:	4291      	cmp	r1, r2
 801c310:	d1f9      	bne.n	801c306 <memcpy+0xe>
 801c312:	bd10      	pop	{r4, pc}

0801c314 <_Balloc>:
 801c314:	b570      	push	{r4, r5, r6, lr}
 801c316:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801c318:	4604      	mov	r4, r0
 801c31a:	460d      	mov	r5, r1
 801c31c:	b976      	cbnz	r6, 801c33c <_Balloc+0x28>
 801c31e:	2010      	movs	r0, #16
 801c320:	f7ff ffd0 	bl	801c2c4 <malloc>
 801c324:	4602      	mov	r2, r0
 801c326:	6260      	str	r0, [r4, #36]	; 0x24
 801c328:	b920      	cbnz	r0, 801c334 <_Balloc+0x20>
 801c32a:	4b18      	ldr	r3, [pc, #96]	; (801c38c <_Balloc+0x78>)
 801c32c:	4818      	ldr	r0, [pc, #96]	; (801c390 <_Balloc+0x7c>)
 801c32e:	2166      	movs	r1, #102	; 0x66
 801c330:	f000 ff40 	bl	801d1b4 <__assert_func>
 801c334:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801c338:	6006      	str	r6, [r0, #0]
 801c33a:	60c6      	str	r6, [r0, #12]
 801c33c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801c33e:	68f3      	ldr	r3, [r6, #12]
 801c340:	b183      	cbz	r3, 801c364 <_Balloc+0x50>
 801c342:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c344:	68db      	ldr	r3, [r3, #12]
 801c346:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801c34a:	b9b8      	cbnz	r0, 801c37c <_Balloc+0x68>
 801c34c:	2101      	movs	r1, #1
 801c34e:	fa01 f605 	lsl.w	r6, r1, r5
 801c352:	1d72      	adds	r2, r6, #5
 801c354:	0092      	lsls	r2, r2, #2
 801c356:	4620      	mov	r0, r4
 801c358:	f000 fc9d 	bl	801cc96 <_calloc_r>
 801c35c:	b160      	cbz	r0, 801c378 <_Balloc+0x64>
 801c35e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801c362:	e00e      	b.n	801c382 <_Balloc+0x6e>
 801c364:	2221      	movs	r2, #33	; 0x21
 801c366:	2104      	movs	r1, #4
 801c368:	4620      	mov	r0, r4
 801c36a:	f000 fc94 	bl	801cc96 <_calloc_r>
 801c36e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c370:	60f0      	str	r0, [r6, #12]
 801c372:	68db      	ldr	r3, [r3, #12]
 801c374:	2b00      	cmp	r3, #0
 801c376:	d1e4      	bne.n	801c342 <_Balloc+0x2e>
 801c378:	2000      	movs	r0, #0
 801c37a:	bd70      	pop	{r4, r5, r6, pc}
 801c37c:	6802      	ldr	r2, [r0, #0]
 801c37e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801c382:	2300      	movs	r3, #0
 801c384:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801c388:	e7f7      	b.n	801c37a <_Balloc+0x66>
 801c38a:	bf00      	nop
 801c38c:	08051d26 	.word	0x08051d26
 801c390:	08051e24 	.word	0x08051e24

0801c394 <_Bfree>:
 801c394:	b570      	push	{r4, r5, r6, lr}
 801c396:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801c398:	4605      	mov	r5, r0
 801c39a:	460c      	mov	r4, r1
 801c39c:	b976      	cbnz	r6, 801c3bc <_Bfree+0x28>
 801c39e:	2010      	movs	r0, #16
 801c3a0:	f7ff ff90 	bl	801c2c4 <malloc>
 801c3a4:	4602      	mov	r2, r0
 801c3a6:	6268      	str	r0, [r5, #36]	; 0x24
 801c3a8:	b920      	cbnz	r0, 801c3b4 <_Bfree+0x20>
 801c3aa:	4b09      	ldr	r3, [pc, #36]	; (801c3d0 <_Bfree+0x3c>)
 801c3ac:	4809      	ldr	r0, [pc, #36]	; (801c3d4 <_Bfree+0x40>)
 801c3ae:	218a      	movs	r1, #138	; 0x8a
 801c3b0:	f000 ff00 	bl	801d1b4 <__assert_func>
 801c3b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801c3b8:	6006      	str	r6, [r0, #0]
 801c3ba:	60c6      	str	r6, [r0, #12]
 801c3bc:	b13c      	cbz	r4, 801c3ce <_Bfree+0x3a>
 801c3be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801c3c0:	6862      	ldr	r2, [r4, #4]
 801c3c2:	68db      	ldr	r3, [r3, #12]
 801c3c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801c3c8:	6021      	str	r1, [r4, #0]
 801c3ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801c3ce:	bd70      	pop	{r4, r5, r6, pc}
 801c3d0:	08051d26 	.word	0x08051d26
 801c3d4:	08051e24 	.word	0x08051e24

0801c3d8 <__multadd>:
 801c3d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c3dc:	690d      	ldr	r5, [r1, #16]
 801c3de:	4607      	mov	r7, r0
 801c3e0:	460c      	mov	r4, r1
 801c3e2:	461e      	mov	r6, r3
 801c3e4:	f101 0c14 	add.w	ip, r1, #20
 801c3e8:	2000      	movs	r0, #0
 801c3ea:	f8dc 3000 	ldr.w	r3, [ip]
 801c3ee:	b299      	uxth	r1, r3
 801c3f0:	fb02 6101 	mla	r1, r2, r1, r6
 801c3f4:	0c1e      	lsrs	r6, r3, #16
 801c3f6:	0c0b      	lsrs	r3, r1, #16
 801c3f8:	fb02 3306 	mla	r3, r2, r6, r3
 801c3fc:	b289      	uxth	r1, r1
 801c3fe:	3001      	adds	r0, #1
 801c400:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801c404:	4285      	cmp	r5, r0
 801c406:	f84c 1b04 	str.w	r1, [ip], #4
 801c40a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801c40e:	dcec      	bgt.n	801c3ea <__multadd+0x12>
 801c410:	b30e      	cbz	r6, 801c456 <__multadd+0x7e>
 801c412:	68a3      	ldr	r3, [r4, #8]
 801c414:	42ab      	cmp	r3, r5
 801c416:	dc19      	bgt.n	801c44c <__multadd+0x74>
 801c418:	6861      	ldr	r1, [r4, #4]
 801c41a:	4638      	mov	r0, r7
 801c41c:	3101      	adds	r1, #1
 801c41e:	f7ff ff79 	bl	801c314 <_Balloc>
 801c422:	4680      	mov	r8, r0
 801c424:	b928      	cbnz	r0, 801c432 <__multadd+0x5a>
 801c426:	4602      	mov	r2, r0
 801c428:	4b0c      	ldr	r3, [pc, #48]	; (801c45c <__multadd+0x84>)
 801c42a:	480d      	ldr	r0, [pc, #52]	; (801c460 <__multadd+0x88>)
 801c42c:	21b5      	movs	r1, #181	; 0xb5
 801c42e:	f000 fec1 	bl	801d1b4 <__assert_func>
 801c432:	6922      	ldr	r2, [r4, #16]
 801c434:	3202      	adds	r2, #2
 801c436:	f104 010c 	add.w	r1, r4, #12
 801c43a:	0092      	lsls	r2, r2, #2
 801c43c:	300c      	adds	r0, #12
 801c43e:	f7ff ff5b 	bl	801c2f8 <memcpy>
 801c442:	4621      	mov	r1, r4
 801c444:	4638      	mov	r0, r7
 801c446:	f7ff ffa5 	bl	801c394 <_Bfree>
 801c44a:	4644      	mov	r4, r8
 801c44c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801c450:	3501      	adds	r5, #1
 801c452:	615e      	str	r6, [r3, #20]
 801c454:	6125      	str	r5, [r4, #16]
 801c456:	4620      	mov	r0, r4
 801c458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c45c:	08051d98 	.word	0x08051d98
 801c460:	08051e24 	.word	0x08051e24

0801c464 <__s2b>:
 801c464:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c468:	460c      	mov	r4, r1
 801c46a:	4615      	mov	r5, r2
 801c46c:	461f      	mov	r7, r3
 801c46e:	2209      	movs	r2, #9
 801c470:	3308      	adds	r3, #8
 801c472:	4606      	mov	r6, r0
 801c474:	fb93 f3f2 	sdiv	r3, r3, r2
 801c478:	2100      	movs	r1, #0
 801c47a:	2201      	movs	r2, #1
 801c47c:	429a      	cmp	r2, r3
 801c47e:	db09      	blt.n	801c494 <__s2b+0x30>
 801c480:	4630      	mov	r0, r6
 801c482:	f7ff ff47 	bl	801c314 <_Balloc>
 801c486:	b940      	cbnz	r0, 801c49a <__s2b+0x36>
 801c488:	4602      	mov	r2, r0
 801c48a:	4b19      	ldr	r3, [pc, #100]	; (801c4f0 <__s2b+0x8c>)
 801c48c:	4819      	ldr	r0, [pc, #100]	; (801c4f4 <__s2b+0x90>)
 801c48e:	21ce      	movs	r1, #206	; 0xce
 801c490:	f000 fe90 	bl	801d1b4 <__assert_func>
 801c494:	0052      	lsls	r2, r2, #1
 801c496:	3101      	adds	r1, #1
 801c498:	e7f0      	b.n	801c47c <__s2b+0x18>
 801c49a:	9b08      	ldr	r3, [sp, #32]
 801c49c:	6143      	str	r3, [r0, #20]
 801c49e:	2d09      	cmp	r5, #9
 801c4a0:	f04f 0301 	mov.w	r3, #1
 801c4a4:	6103      	str	r3, [r0, #16]
 801c4a6:	dd16      	ble.n	801c4d6 <__s2b+0x72>
 801c4a8:	f104 0909 	add.w	r9, r4, #9
 801c4ac:	46c8      	mov	r8, r9
 801c4ae:	442c      	add	r4, r5
 801c4b0:	f818 3b01 	ldrb.w	r3, [r8], #1
 801c4b4:	4601      	mov	r1, r0
 801c4b6:	3b30      	subs	r3, #48	; 0x30
 801c4b8:	220a      	movs	r2, #10
 801c4ba:	4630      	mov	r0, r6
 801c4bc:	f7ff ff8c 	bl	801c3d8 <__multadd>
 801c4c0:	45a0      	cmp	r8, r4
 801c4c2:	d1f5      	bne.n	801c4b0 <__s2b+0x4c>
 801c4c4:	f1a5 0408 	sub.w	r4, r5, #8
 801c4c8:	444c      	add	r4, r9
 801c4ca:	1b2d      	subs	r5, r5, r4
 801c4cc:	1963      	adds	r3, r4, r5
 801c4ce:	42bb      	cmp	r3, r7
 801c4d0:	db04      	blt.n	801c4dc <__s2b+0x78>
 801c4d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c4d6:	340a      	adds	r4, #10
 801c4d8:	2509      	movs	r5, #9
 801c4da:	e7f6      	b.n	801c4ca <__s2b+0x66>
 801c4dc:	f814 3b01 	ldrb.w	r3, [r4], #1
 801c4e0:	4601      	mov	r1, r0
 801c4e2:	3b30      	subs	r3, #48	; 0x30
 801c4e4:	220a      	movs	r2, #10
 801c4e6:	4630      	mov	r0, r6
 801c4e8:	f7ff ff76 	bl	801c3d8 <__multadd>
 801c4ec:	e7ee      	b.n	801c4cc <__s2b+0x68>
 801c4ee:	bf00      	nop
 801c4f0:	08051d98 	.word	0x08051d98
 801c4f4:	08051e24 	.word	0x08051e24

0801c4f8 <__hi0bits>:
 801c4f8:	0c03      	lsrs	r3, r0, #16
 801c4fa:	041b      	lsls	r3, r3, #16
 801c4fc:	b9d3      	cbnz	r3, 801c534 <__hi0bits+0x3c>
 801c4fe:	0400      	lsls	r0, r0, #16
 801c500:	2310      	movs	r3, #16
 801c502:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801c506:	bf04      	itt	eq
 801c508:	0200      	lsleq	r0, r0, #8
 801c50a:	3308      	addeq	r3, #8
 801c50c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801c510:	bf04      	itt	eq
 801c512:	0100      	lsleq	r0, r0, #4
 801c514:	3304      	addeq	r3, #4
 801c516:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801c51a:	bf04      	itt	eq
 801c51c:	0080      	lsleq	r0, r0, #2
 801c51e:	3302      	addeq	r3, #2
 801c520:	2800      	cmp	r0, #0
 801c522:	db05      	blt.n	801c530 <__hi0bits+0x38>
 801c524:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801c528:	f103 0301 	add.w	r3, r3, #1
 801c52c:	bf08      	it	eq
 801c52e:	2320      	moveq	r3, #32
 801c530:	4618      	mov	r0, r3
 801c532:	4770      	bx	lr
 801c534:	2300      	movs	r3, #0
 801c536:	e7e4      	b.n	801c502 <__hi0bits+0xa>

0801c538 <__lo0bits>:
 801c538:	6803      	ldr	r3, [r0, #0]
 801c53a:	f013 0207 	ands.w	r2, r3, #7
 801c53e:	4601      	mov	r1, r0
 801c540:	d00b      	beq.n	801c55a <__lo0bits+0x22>
 801c542:	07da      	lsls	r2, r3, #31
 801c544:	d423      	bmi.n	801c58e <__lo0bits+0x56>
 801c546:	0798      	lsls	r0, r3, #30
 801c548:	bf49      	itett	mi
 801c54a:	085b      	lsrmi	r3, r3, #1
 801c54c:	089b      	lsrpl	r3, r3, #2
 801c54e:	2001      	movmi	r0, #1
 801c550:	600b      	strmi	r3, [r1, #0]
 801c552:	bf5c      	itt	pl
 801c554:	600b      	strpl	r3, [r1, #0]
 801c556:	2002      	movpl	r0, #2
 801c558:	4770      	bx	lr
 801c55a:	b298      	uxth	r0, r3
 801c55c:	b9a8      	cbnz	r0, 801c58a <__lo0bits+0x52>
 801c55e:	0c1b      	lsrs	r3, r3, #16
 801c560:	2010      	movs	r0, #16
 801c562:	b2da      	uxtb	r2, r3
 801c564:	b90a      	cbnz	r2, 801c56a <__lo0bits+0x32>
 801c566:	3008      	adds	r0, #8
 801c568:	0a1b      	lsrs	r3, r3, #8
 801c56a:	071a      	lsls	r2, r3, #28
 801c56c:	bf04      	itt	eq
 801c56e:	091b      	lsreq	r3, r3, #4
 801c570:	3004      	addeq	r0, #4
 801c572:	079a      	lsls	r2, r3, #30
 801c574:	bf04      	itt	eq
 801c576:	089b      	lsreq	r3, r3, #2
 801c578:	3002      	addeq	r0, #2
 801c57a:	07da      	lsls	r2, r3, #31
 801c57c:	d403      	bmi.n	801c586 <__lo0bits+0x4e>
 801c57e:	085b      	lsrs	r3, r3, #1
 801c580:	f100 0001 	add.w	r0, r0, #1
 801c584:	d005      	beq.n	801c592 <__lo0bits+0x5a>
 801c586:	600b      	str	r3, [r1, #0]
 801c588:	4770      	bx	lr
 801c58a:	4610      	mov	r0, r2
 801c58c:	e7e9      	b.n	801c562 <__lo0bits+0x2a>
 801c58e:	2000      	movs	r0, #0
 801c590:	4770      	bx	lr
 801c592:	2020      	movs	r0, #32
 801c594:	4770      	bx	lr
	...

0801c598 <__i2b>:
 801c598:	b510      	push	{r4, lr}
 801c59a:	460c      	mov	r4, r1
 801c59c:	2101      	movs	r1, #1
 801c59e:	f7ff feb9 	bl	801c314 <_Balloc>
 801c5a2:	4602      	mov	r2, r0
 801c5a4:	b928      	cbnz	r0, 801c5b2 <__i2b+0x1a>
 801c5a6:	4b05      	ldr	r3, [pc, #20]	; (801c5bc <__i2b+0x24>)
 801c5a8:	4805      	ldr	r0, [pc, #20]	; (801c5c0 <__i2b+0x28>)
 801c5aa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801c5ae:	f000 fe01 	bl	801d1b4 <__assert_func>
 801c5b2:	2301      	movs	r3, #1
 801c5b4:	6144      	str	r4, [r0, #20]
 801c5b6:	6103      	str	r3, [r0, #16]
 801c5b8:	bd10      	pop	{r4, pc}
 801c5ba:	bf00      	nop
 801c5bc:	08051d98 	.word	0x08051d98
 801c5c0:	08051e24 	.word	0x08051e24

0801c5c4 <__multiply>:
 801c5c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c5c8:	4691      	mov	r9, r2
 801c5ca:	690a      	ldr	r2, [r1, #16]
 801c5cc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801c5d0:	429a      	cmp	r2, r3
 801c5d2:	bfb8      	it	lt
 801c5d4:	460b      	movlt	r3, r1
 801c5d6:	460c      	mov	r4, r1
 801c5d8:	bfbc      	itt	lt
 801c5da:	464c      	movlt	r4, r9
 801c5dc:	4699      	movlt	r9, r3
 801c5de:	6927      	ldr	r7, [r4, #16]
 801c5e0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801c5e4:	68a3      	ldr	r3, [r4, #8]
 801c5e6:	6861      	ldr	r1, [r4, #4]
 801c5e8:	eb07 060a 	add.w	r6, r7, sl
 801c5ec:	42b3      	cmp	r3, r6
 801c5ee:	b085      	sub	sp, #20
 801c5f0:	bfb8      	it	lt
 801c5f2:	3101      	addlt	r1, #1
 801c5f4:	f7ff fe8e 	bl	801c314 <_Balloc>
 801c5f8:	b930      	cbnz	r0, 801c608 <__multiply+0x44>
 801c5fa:	4602      	mov	r2, r0
 801c5fc:	4b44      	ldr	r3, [pc, #272]	; (801c710 <__multiply+0x14c>)
 801c5fe:	4845      	ldr	r0, [pc, #276]	; (801c714 <__multiply+0x150>)
 801c600:	f240 115d 	movw	r1, #349	; 0x15d
 801c604:	f000 fdd6 	bl	801d1b4 <__assert_func>
 801c608:	f100 0514 	add.w	r5, r0, #20
 801c60c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801c610:	462b      	mov	r3, r5
 801c612:	2200      	movs	r2, #0
 801c614:	4543      	cmp	r3, r8
 801c616:	d321      	bcc.n	801c65c <__multiply+0x98>
 801c618:	f104 0314 	add.w	r3, r4, #20
 801c61c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801c620:	f109 0314 	add.w	r3, r9, #20
 801c624:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801c628:	9202      	str	r2, [sp, #8]
 801c62a:	1b3a      	subs	r2, r7, r4
 801c62c:	3a15      	subs	r2, #21
 801c62e:	f022 0203 	bic.w	r2, r2, #3
 801c632:	3204      	adds	r2, #4
 801c634:	f104 0115 	add.w	r1, r4, #21
 801c638:	428f      	cmp	r7, r1
 801c63a:	bf38      	it	cc
 801c63c:	2204      	movcc	r2, #4
 801c63e:	9201      	str	r2, [sp, #4]
 801c640:	9a02      	ldr	r2, [sp, #8]
 801c642:	9303      	str	r3, [sp, #12]
 801c644:	429a      	cmp	r2, r3
 801c646:	d80c      	bhi.n	801c662 <__multiply+0x9e>
 801c648:	2e00      	cmp	r6, #0
 801c64a:	dd03      	ble.n	801c654 <__multiply+0x90>
 801c64c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801c650:	2b00      	cmp	r3, #0
 801c652:	d05a      	beq.n	801c70a <__multiply+0x146>
 801c654:	6106      	str	r6, [r0, #16]
 801c656:	b005      	add	sp, #20
 801c658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c65c:	f843 2b04 	str.w	r2, [r3], #4
 801c660:	e7d8      	b.n	801c614 <__multiply+0x50>
 801c662:	f8b3 a000 	ldrh.w	sl, [r3]
 801c666:	f1ba 0f00 	cmp.w	sl, #0
 801c66a:	d024      	beq.n	801c6b6 <__multiply+0xf2>
 801c66c:	f104 0e14 	add.w	lr, r4, #20
 801c670:	46a9      	mov	r9, r5
 801c672:	f04f 0c00 	mov.w	ip, #0
 801c676:	f85e 2b04 	ldr.w	r2, [lr], #4
 801c67a:	f8d9 1000 	ldr.w	r1, [r9]
 801c67e:	fa1f fb82 	uxth.w	fp, r2
 801c682:	b289      	uxth	r1, r1
 801c684:	fb0a 110b 	mla	r1, sl, fp, r1
 801c688:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801c68c:	f8d9 2000 	ldr.w	r2, [r9]
 801c690:	4461      	add	r1, ip
 801c692:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801c696:	fb0a c20b 	mla	r2, sl, fp, ip
 801c69a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801c69e:	b289      	uxth	r1, r1
 801c6a0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801c6a4:	4577      	cmp	r7, lr
 801c6a6:	f849 1b04 	str.w	r1, [r9], #4
 801c6aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801c6ae:	d8e2      	bhi.n	801c676 <__multiply+0xb2>
 801c6b0:	9a01      	ldr	r2, [sp, #4]
 801c6b2:	f845 c002 	str.w	ip, [r5, r2]
 801c6b6:	9a03      	ldr	r2, [sp, #12]
 801c6b8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801c6bc:	3304      	adds	r3, #4
 801c6be:	f1b9 0f00 	cmp.w	r9, #0
 801c6c2:	d020      	beq.n	801c706 <__multiply+0x142>
 801c6c4:	6829      	ldr	r1, [r5, #0]
 801c6c6:	f104 0c14 	add.w	ip, r4, #20
 801c6ca:	46ae      	mov	lr, r5
 801c6cc:	f04f 0a00 	mov.w	sl, #0
 801c6d0:	f8bc b000 	ldrh.w	fp, [ip]
 801c6d4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801c6d8:	fb09 220b 	mla	r2, r9, fp, r2
 801c6dc:	4492      	add	sl, r2
 801c6de:	b289      	uxth	r1, r1
 801c6e0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801c6e4:	f84e 1b04 	str.w	r1, [lr], #4
 801c6e8:	f85c 2b04 	ldr.w	r2, [ip], #4
 801c6ec:	f8be 1000 	ldrh.w	r1, [lr]
 801c6f0:	0c12      	lsrs	r2, r2, #16
 801c6f2:	fb09 1102 	mla	r1, r9, r2, r1
 801c6f6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801c6fa:	4567      	cmp	r7, ip
 801c6fc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801c700:	d8e6      	bhi.n	801c6d0 <__multiply+0x10c>
 801c702:	9a01      	ldr	r2, [sp, #4]
 801c704:	50a9      	str	r1, [r5, r2]
 801c706:	3504      	adds	r5, #4
 801c708:	e79a      	b.n	801c640 <__multiply+0x7c>
 801c70a:	3e01      	subs	r6, #1
 801c70c:	e79c      	b.n	801c648 <__multiply+0x84>
 801c70e:	bf00      	nop
 801c710:	08051d98 	.word	0x08051d98
 801c714:	08051e24 	.word	0x08051e24

0801c718 <__pow5mult>:
 801c718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c71c:	4615      	mov	r5, r2
 801c71e:	f012 0203 	ands.w	r2, r2, #3
 801c722:	4606      	mov	r6, r0
 801c724:	460f      	mov	r7, r1
 801c726:	d007      	beq.n	801c738 <__pow5mult+0x20>
 801c728:	4c25      	ldr	r4, [pc, #148]	; (801c7c0 <__pow5mult+0xa8>)
 801c72a:	3a01      	subs	r2, #1
 801c72c:	2300      	movs	r3, #0
 801c72e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801c732:	f7ff fe51 	bl	801c3d8 <__multadd>
 801c736:	4607      	mov	r7, r0
 801c738:	10ad      	asrs	r5, r5, #2
 801c73a:	d03d      	beq.n	801c7b8 <__pow5mult+0xa0>
 801c73c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801c73e:	b97c      	cbnz	r4, 801c760 <__pow5mult+0x48>
 801c740:	2010      	movs	r0, #16
 801c742:	f7ff fdbf 	bl	801c2c4 <malloc>
 801c746:	4602      	mov	r2, r0
 801c748:	6270      	str	r0, [r6, #36]	; 0x24
 801c74a:	b928      	cbnz	r0, 801c758 <__pow5mult+0x40>
 801c74c:	4b1d      	ldr	r3, [pc, #116]	; (801c7c4 <__pow5mult+0xac>)
 801c74e:	481e      	ldr	r0, [pc, #120]	; (801c7c8 <__pow5mult+0xb0>)
 801c750:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801c754:	f000 fd2e 	bl	801d1b4 <__assert_func>
 801c758:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801c75c:	6004      	str	r4, [r0, #0]
 801c75e:	60c4      	str	r4, [r0, #12]
 801c760:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801c764:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801c768:	b94c      	cbnz	r4, 801c77e <__pow5mult+0x66>
 801c76a:	f240 2171 	movw	r1, #625	; 0x271
 801c76e:	4630      	mov	r0, r6
 801c770:	f7ff ff12 	bl	801c598 <__i2b>
 801c774:	2300      	movs	r3, #0
 801c776:	f8c8 0008 	str.w	r0, [r8, #8]
 801c77a:	4604      	mov	r4, r0
 801c77c:	6003      	str	r3, [r0, #0]
 801c77e:	f04f 0900 	mov.w	r9, #0
 801c782:	07eb      	lsls	r3, r5, #31
 801c784:	d50a      	bpl.n	801c79c <__pow5mult+0x84>
 801c786:	4639      	mov	r1, r7
 801c788:	4622      	mov	r2, r4
 801c78a:	4630      	mov	r0, r6
 801c78c:	f7ff ff1a 	bl	801c5c4 <__multiply>
 801c790:	4639      	mov	r1, r7
 801c792:	4680      	mov	r8, r0
 801c794:	4630      	mov	r0, r6
 801c796:	f7ff fdfd 	bl	801c394 <_Bfree>
 801c79a:	4647      	mov	r7, r8
 801c79c:	106d      	asrs	r5, r5, #1
 801c79e:	d00b      	beq.n	801c7b8 <__pow5mult+0xa0>
 801c7a0:	6820      	ldr	r0, [r4, #0]
 801c7a2:	b938      	cbnz	r0, 801c7b4 <__pow5mult+0x9c>
 801c7a4:	4622      	mov	r2, r4
 801c7a6:	4621      	mov	r1, r4
 801c7a8:	4630      	mov	r0, r6
 801c7aa:	f7ff ff0b 	bl	801c5c4 <__multiply>
 801c7ae:	6020      	str	r0, [r4, #0]
 801c7b0:	f8c0 9000 	str.w	r9, [r0]
 801c7b4:	4604      	mov	r4, r0
 801c7b6:	e7e4      	b.n	801c782 <__pow5mult+0x6a>
 801c7b8:	4638      	mov	r0, r7
 801c7ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c7be:	bf00      	nop
 801c7c0:	08051f70 	.word	0x08051f70
 801c7c4:	08051d26 	.word	0x08051d26
 801c7c8:	08051e24 	.word	0x08051e24

0801c7cc <__lshift>:
 801c7cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c7d0:	460c      	mov	r4, r1
 801c7d2:	6849      	ldr	r1, [r1, #4]
 801c7d4:	6923      	ldr	r3, [r4, #16]
 801c7d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801c7da:	68a3      	ldr	r3, [r4, #8]
 801c7dc:	4607      	mov	r7, r0
 801c7de:	4691      	mov	r9, r2
 801c7e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801c7e4:	f108 0601 	add.w	r6, r8, #1
 801c7e8:	42b3      	cmp	r3, r6
 801c7ea:	db0b      	blt.n	801c804 <__lshift+0x38>
 801c7ec:	4638      	mov	r0, r7
 801c7ee:	f7ff fd91 	bl	801c314 <_Balloc>
 801c7f2:	4605      	mov	r5, r0
 801c7f4:	b948      	cbnz	r0, 801c80a <__lshift+0x3e>
 801c7f6:	4602      	mov	r2, r0
 801c7f8:	4b2a      	ldr	r3, [pc, #168]	; (801c8a4 <__lshift+0xd8>)
 801c7fa:	482b      	ldr	r0, [pc, #172]	; (801c8a8 <__lshift+0xdc>)
 801c7fc:	f240 11d9 	movw	r1, #473	; 0x1d9
 801c800:	f000 fcd8 	bl	801d1b4 <__assert_func>
 801c804:	3101      	adds	r1, #1
 801c806:	005b      	lsls	r3, r3, #1
 801c808:	e7ee      	b.n	801c7e8 <__lshift+0x1c>
 801c80a:	2300      	movs	r3, #0
 801c80c:	f100 0114 	add.w	r1, r0, #20
 801c810:	f100 0210 	add.w	r2, r0, #16
 801c814:	4618      	mov	r0, r3
 801c816:	4553      	cmp	r3, sl
 801c818:	db37      	blt.n	801c88a <__lshift+0xbe>
 801c81a:	6920      	ldr	r0, [r4, #16]
 801c81c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801c820:	f104 0314 	add.w	r3, r4, #20
 801c824:	f019 091f 	ands.w	r9, r9, #31
 801c828:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801c82c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 801c830:	d02f      	beq.n	801c892 <__lshift+0xc6>
 801c832:	f1c9 0e20 	rsb	lr, r9, #32
 801c836:	468a      	mov	sl, r1
 801c838:	f04f 0c00 	mov.w	ip, #0
 801c83c:	681a      	ldr	r2, [r3, #0]
 801c83e:	fa02 f209 	lsl.w	r2, r2, r9
 801c842:	ea42 020c 	orr.w	r2, r2, ip
 801c846:	f84a 2b04 	str.w	r2, [sl], #4
 801c84a:	f853 2b04 	ldr.w	r2, [r3], #4
 801c84e:	4298      	cmp	r0, r3
 801c850:	fa22 fc0e 	lsr.w	ip, r2, lr
 801c854:	d8f2      	bhi.n	801c83c <__lshift+0x70>
 801c856:	1b03      	subs	r3, r0, r4
 801c858:	3b15      	subs	r3, #21
 801c85a:	f023 0303 	bic.w	r3, r3, #3
 801c85e:	3304      	adds	r3, #4
 801c860:	f104 0215 	add.w	r2, r4, #21
 801c864:	4290      	cmp	r0, r2
 801c866:	bf38      	it	cc
 801c868:	2304      	movcc	r3, #4
 801c86a:	f841 c003 	str.w	ip, [r1, r3]
 801c86e:	f1bc 0f00 	cmp.w	ip, #0
 801c872:	d001      	beq.n	801c878 <__lshift+0xac>
 801c874:	f108 0602 	add.w	r6, r8, #2
 801c878:	3e01      	subs	r6, #1
 801c87a:	4638      	mov	r0, r7
 801c87c:	612e      	str	r6, [r5, #16]
 801c87e:	4621      	mov	r1, r4
 801c880:	f7ff fd88 	bl	801c394 <_Bfree>
 801c884:	4628      	mov	r0, r5
 801c886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c88a:	f842 0f04 	str.w	r0, [r2, #4]!
 801c88e:	3301      	adds	r3, #1
 801c890:	e7c1      	b.n	801c816 <__lshift+0x4a>
 801c892:	3904      	subs	r1, #4
 801c894:	f853 2b04 	ldr.w	r2, [r3], #4
 801c898:	f841 2f04 	str.w	r2, [r1, #4]!
 801c89c:	4298      	cmp	r0, r3
 801c89e:	d8f9      	bhi.n	801c894 <__lshift+0xc8>
 801c8a0:	e7ea      	b.n	801c878 <__lshift+0xac>
 801c8a2:	bf00      	nop
 801c8a4:	08051d98 	.word	0x08051d98
 801c8a8:	08051e24 	.word	0x08051e24

0801c8ac <__mcmp>:
 801c8ac:	b530      	push	{r4, r5, lr}
 801c8ae:	6902      	ldr	r2, [r0, #16]
 801c8b0:	690c      	ldr	r4, [r1, #16]
 801c8b2:	1b12      	subs	r2, r2, r4
 801c8b4:	d10e      	bne.n	801c8d4 <__mcmp+0x28>
 801c8b6:	f100 0314 	add.w	r3, r0, #20
 801c8ba:	3114      	adds	r1, #20
 801c8bc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801c8c0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801c8c4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801c8c8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801c8cc:	42a5      	cmp	r5, r4
 801c8ce:	d003      	beq.n	801c8d8 <__mcmp+0x2c>
 801c8d0:	d305      	bcc.n	801c8de <__mcmp+0x32>
 801c8d2:	2201      	movs	r2, #1
 801c8d4:	4610      	mov	r0, r2
 801c8d6:	bd30      	pop	{r4, r5, pc}
 801c8d8:	4283      	cmp	r3, r0
 801c8da:	d3f3      	bcc.n	801c8c4 <__mcmp+0x18>
 801c8dc:	e7fa      	b.n	801c8d4 <__mcmp+0x28>
 801c8de:	f04f 32ff 	mov.w	r2, #4294967295
 801c8e2:	e7f7      	b.n	801c8d4 <__mcmp+0x28>

0801c8e4 <__mdiff>:
 801c8e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c8e8:	460c      	mov	r4, r1
 801c8ea:	4606      	mov	r6, r0
 801c8ec:	4611      	mov	r1, r2
 801c8ee:	4620      	mov	r0, r4
 801c8f0:	4690      	mov	r8, r2
 801c8f2:	f7ff ffdb 	bl	801c8ac <__mcmp>
 801c8f6:	1e05      	subs	r5, r0, #0
 801c8f8:	d110      	bne.n	801c91c <__mdiff+0x38>
 801c8fa:	4629      	mov	r1, r5
 801c8fc:	4630      	mov	r0, r6
 801c8fe:	f7ff fd09 	bl	801c314 <_Balloc>
 801c902:	b930      	cbnz	r0, 801c912 <__mdiff+0x2e>
 801c904:	4b3a      	ldr	r3, [pc, #232]	; (801c9f0 <__mdiff+0x10c>)
 801c906:	4602      	mov	r2, r0
 801c908:	f240 2132 	movw	r1, #562	; 0x232
 801c90c:	4839      	ldr	r0, [pc, #228]	; (801c9f4 <__mdiff+0x110>)
 801c90e:	f000 fc51 	bl	801d1b4 <__assert_func>
 801c912:	2301      	movs	r3, #1
 801c914:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801c918:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c91c:	bfa4      	itt	ge
 801c91e:	4643      	movge	r3, r8
 801c920:	46a0      	movge	r8, r4
 801c922:	4630      	mov	r0, r6
 801c924:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801c928:	bfa6      	itte	ge
 801c92a:	461c      	movge	r4, r3
 801c92c:	2500      	movge	r5, #0
 801c92e:	2501      	movlt	r5, #1
 801c930:	f7ff fcf0 	bl	801c314 <_Balloc>
 801c934:	b920      	cbnz	r0, 801c940 <__mdiff+0x5c>
 801c936:	4b2e      	ldr	r3, [pc, #184]	; (801c9f0 <__mdiff+0x10c>)
 801c938:	4602      	mov	r2, r0
 801c93a:	f44f 7110 	mov.w	r1, #576	; 0x240
 801c93e:	e7e5      	b.n	801c90c <__mdiff+0x28>
 801c940:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801c944:	6926      	ldr	r6, [r4, #16]
 801c946:	60c5      	str	r5, [r0, #12]
 801c948:	f104 0914 	add.w	r9, r4, #20
 801c94c:	f108 0514 	add.w	r5, r8, #20
 801c950:	f100 0e14 	add.w	lr, r0, #20
 801c954:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801c958:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801c95c:	f108 0210 	add.w	r2, r8, #16
 801c960:	46f2      	mov	sl, lr
 801c962:	2100      	movs	r1, #0
 801c964:	f859 3b04 	ldr.w	r3, [r9], #4
 801c968:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801c96c:	fa1f f883 	uxth.w	r8, r3
 801c970:	fa11 f18b 	uxtah	r1, r1, fp
 801c974:	0c1b      	lsrs	r3, r3, #16
 801c976:	eba1 0808 	sub.w	r8, r1, r8
 801c97a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801c97e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801c982:	fa1f f888 	uxth.w	r8, r8
 801c986:	1419      	asrs	r1, r3, #16
 801c988:	454e      	cmp	r6, r9
 801c98a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801c98e:	f84a 3b04 	str.w	r3, [sl], #4
 801c992:	d8e7      	bhi.n	801c964 <__mdiff+0x80>
 801c994:	1b33      	subs	r3, r6, r4
 801c996:	3b15      	subs	r3, #21
 801c998:	f023 0303 	bic.w	r3, r3, #3
 801c99c:	3304      	adds	r3, #4
 801c99e:	3415      	adds	r4, #21
 801c9a0:	42a6      	cmp	r6, r4
 801c9a2:	bf38      	it	cc
 801c9a4:	2304      	movcc	r3, #4
 801c9a6:	441d      	add	r5, r3
 801c9a8:	4473      	add	r3, lr
 801c9aa:	469e      	mov	lr, r3
 801c9ac:	462e      	mov	r6, r5
 801c9ae:	4566      	cmp	r6, ip
 801c9b0:	d30e      	bcc.n	801c9d0 <__mdiff+0xec>
 801c9b2:	f10c 0203 	add.w	r2, ip, #3
 801c9b6:	1b52      	subs	r2, r2, r5
 801c9b8:	f022 0203 	bic.w	r2, r2, #3
 801c9bc:	3d03      	subs	r5, #3
 801c9be:	45ac      	cmp	ip, r5
 801c9c0:	bf38      	it	cc
 801c9c2:	2200      	movcc	r2, #0
 801c9c4:	441a      	add	r2, r3
 801c9c6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801c9ca:	b17b      	cbz	r3, 801c9ec <__mdiff+0x108>
 801c9cc:	6107      	str	r7, [r0, #16]
 801c9ce:	e7a3      	b.n	801c918 <__mdiff+0x34>
 801c9d0:	f856 8b04 	ldr.w	r8, [r6], #4
 801c9d4:	fa11 f288 	uxtah	r2, r1, r8
 801c9d8:	1414      	asrs	r4, r2, #16
 801c9da:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801c9de:	b292      	uxth	r2, r2
 801c9e0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801c9e4:	f84e 2b04 	str.w	r2, [lr], #4
 801c9e8:	1421      	asrs	r1, r4, #16
 801c9ea:	e7e0      	b.n	801c9ae <__mdiff+0xca>
 801c9ec:	3f01      	subs	r7, #1
 801c9ee:	e7ea      	b.n	801c9c6 <__mdiff+0xe2>
 801c9f0:	08051d98 	.word	0x08051d98
 801c9f4:	08051e24 	.word	0x08051e24

0801c9f8 <__ulp>:
 801c9f8:	b082      	sub	sp, #8
 801c9fa:	ed8d 0b00 	vstr	d0, [sp]
 801c9fe:	9b01      	ldr	r3, [sp, #4]
 801ca00:	4912      	ldr	r1, [pc, #72]	; (801ca4c <__ulp+0x54>)
 801ca02:	4019      	ands	r1, r3
 801ca04:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801ca08:	2900      	cmp	r1, #0
 801ca0a:	dd05      	ble.n	801ca18 <__ulp+0x20>
 801ca0c:	2200      	movs	r2, #0
 801ca0e:	460b      	mov	r3, r1
 801ca10:	ec43 2b10 	vmov	d0, r2, r3
 801ca14:	b002      	add	sp, #8
 801ca16:	4770      	bx	lr
 801ca18:	4249      	negs	r1, r1
 801ca1a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801ca1e:	ea4f 5021 	mov.w	r0, r1, asr #20
 801ca22:	f04f 0200 	mov.w	r2, #0
 801ca26:	f04f 0300 	mov.w	r3, #0
 801ca2a:	da04      	bge.n	801ca36 <__ulp+0x3e>
 801ca2c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801ca30:	fa41 f300 	asr.w	r3, r1, r0
 801ca34:	e7ec      	b.n	801ca10 <__ulp+0x18>
 801ca36:	f1a0 0114 	sub.w	r1, r0, #20
 801ca3a:	291e      	cmp	r1, #30
 801ca3c:	bfda      	itte	le
 801ca3e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801ca42:	fa20 f101 	lsrle.w	r1, r0, r1
 801ca46:	2101      	movgt	r1, #1
 801ca48:	460a      	mov	r2, r1
 801ca4a:	e7e1      	b.n	801ca10 <__ulp+0x18>
 801ca4c:	7ff00000 	.word	0x7ff00000

0801ca50 <__b2d>:
 801ca50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ca52:	6905      	ldr	r5, [r0, #16]
 801ca54:	f100 0714 	add.w	r7, r0, #20
 801ca58:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801ca5c:	1f2e      	subs	r6, r5, #4
 801ca5e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801ca62:	4620      	mov	r0, r4
 801ca64:	f7ff fd48 	bl	801c4f8 <__hi0bits>
 801ca68:	f1c0 0320 	rsb	r3, r0, #32
 801ca6c:	280a      	cmp	r0, #10
 801ca6e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 801caec <__b2d+0x9c>
 801ca72:	600b      	str	r3, [r1, #0]
 801ca74:	dc14      	bgt.n	801caa0 <__b2d+0x50>
 801ca76:	f1c0 0e0b 	rsb	lr, r0, #11
 801ca7a:	fa24 f10e 	lsr.w	r1, r4, lr
 801ca7e:	42b7      	cmp	r7, r6
 801ca80:	ea41 030c 	orr.w	r3, r1, ip
 801ca84:	bf34      	ite	cc
 801ca86:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801ca8a:	2100      	movcs	r1, #0
 801ca8c:	3015      	adds	r0, #21
 801ca8e:	fa04 f000 	lsl.w	r0, r4, r0
 801ca92:	fa21 f10e 	lsr.w	r1, r1, lr
 801ca96:	ea40 0201 	orr.w	r2, r0, r1
 801ca9a:	ec43 2b10 	vmov	d0, r2, r3
 801ca9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801caa0:	42b7      	cmp	r7, r6
 801caa2:	bf3a      	itte	cc
 801caa4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801caa8:	f1a5 0608 	subcc.w	r6, r5, #8
 801caac:	2100      	movcs	r1, #0
 801caae:	380b      	subs	r0, #11
 801cab0:	d017      	beq.n	801cae2 <__b2d+0x92>
 801cab2:	f1c0 0c20 	rsb	ip, r0, #32
 801cab6:	fa04 f500 	lsl.w	r5, r4, r0
 801caba:	42be      	cmp	r6, r7
 801cabc:	fa21 f40c 	lsr.w	r4, r1, ip
 801cac0:	ea45 0504 	orr.w	r5, r5, r4
 801cac4:	bf8c      	ite	hi
 801cac6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801caca:	2400      	movls	r4, #0
 801cacc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 801cad0:	fa01 f000 	lsl.w	r0, r1, r0
 801cad4:	fa24 f40c 	lsr.w	r4, r4, ip
 801cad8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801cadc:	ea40 0204 	orr.w	r2, r0, r4
 801cae0:	e7db      	b.n	801ca9a <__b2d+0x4a>
 801cae2:	ea44 030c 	orr.w	r3, r4, ip
 801cae6:	460a      	mov	r2, r1
 801cae8:	e7d7      	b.n	801ca9a <__b2d+0x4a>
 801caea:	bf00      	nop
 801caec:	3ff00000 	.word	0x3ff00000

0801caf0 <__d2b>:
 801caf0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801caf4:	4689      	mov	r9, r1
 801caf6:	2101      	movs	r1, #1
 801caf8:	ec57 6b10 	vmov	r6, r7, d0
 801cafc:	4690      	mov	r8, r2
 801cafe:	f7ff fc09 	bl	801c314 <_Balloc>
 801cb02:	4604      	mov	r4, r0
 801cb04:	b930      	cbnz	r0, 801cb14 <__d2b+0x24>
 801cb06:	4602      	mov	r2, r0
 801cb08:	4b25      	ldr	r3, [pc, #148]	; (801cba0 <__d2b+0xb0>)
 801cb0a:	4826      	ldr	r0, [pc, #152]	; (801cba4 <__d2b+0xb4>)
 801cb0c:	f240 310a 	movw	r1, #778	; 0x30a
 801cb10:	f000 fb50 	bl	801d1b4 <__assert_func>
 801cb14:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801cb18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801cb1c:	bb35      	cbnz	r5, 801cb6c <__d2b+0x7c>
 801cb1e:	2e00      	cmp	r6, #0
 801cb20:	9301      	str	r3, [sp, #4]
 801cb22:	d028      	beq.n	801cb76 <__d2b+0x86>
 801cb24:	4668      	mov	r0, sp
 801cb26:	9600      	str	r6, [sp, #0]
 801cb28:	f7ff fd06 	bl	801c538 <__lo0bits>
 801cb2c:	9900      	ldr	r1, [sp, #0]
 801cb2e:	b300      	cbz	r0, 801cb72 <__d2b+0x82>
 801cb30:	9a01      	ldr	r2, [sp, #4]
 801cb32:	f1c0 0320 	rsb	r3, r0, #32
 801cb36:	fa02 f303 	lsl.w	r3, r2, r3
 801cb3a:	430b      	orrs	r3, r1
 801cb3c:	40c2      	lsrs	r2, r0
 801cb3e:	6163      	str	r3, [r4, #20]
 801cb40:	9201      	str	r2, [sp, #4]
 801cb42:	9b01      	ldr	r3, [sp, #4]
 801cb44:	61a3      	str	r3, [r4, #24]
 801cb46:	2b00      	cmp	r3, #0
 801cb48:	bf14      	ite	ne
 801cb4a:	2202      	movne	r2, #2
 801cb4c:	2201      	moveq	r2, #1
 801cb4e:	6122      	str	r2, [r4, #16]
 801cb50:	b1d5      	cbz	r5, 801cb88 <__d2b+0x98>
 801cb52:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801cb56:	4405      	add	r5, r0
 801cb58:	f8c9 5000 	str.w	r5, [r9]
 801cb5c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801cb60:	f8c8 0000 	str.w	r0, [r8]
 801cb64:	4620      	mov	r0, r4
 801cb66:	b003      	add	sp, #12
 801cb68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801cb6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801cb70:	e7d5      	b.n	801cb1e <__d2b+0x2e>
 801cb72:	6161      	str	r1, [r4, #20]
 801cb74:	e7e5      	b.n	801cb42 <__d2b+0x52>
 801cb76:	a801      	add	r0, sp, #4
 801cb78:	f7ff fcde 	bl	801c538 <__lo0bits>
 801cb7c:	9b01      	ldr	r3, [sp, #4]
 801cb7e:	6163      	str	r3, [r4, #20]
 801cb80:	2201      	movs	r2, #1
 801cb82:	6122      	str	r2, [r4, #16]
 801cb84:	3020      	adds	r0, #32
 801cb86:	e7e3      	b.n	801cb50 <__d2b+0x60>
 801cb88:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801cb8c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801cb90:	f8c9 0000 	str.w	r0, [r9]
 801cb94:	6918      	ldr	r0, [r3, #16]
 801cb96:	f7ff fcaf 	bl	801c4f8 <__hi0bits>
 801cb9a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801cb9e:	e7df      	b.n	801cb60 <__d2b+0x70>
 801cba0:	08051d98 	.word	0x08051d98
 801cba4:	08051e24 	.word	0x08051e24

0801cba8 <__ratio>:
 801cba8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cbac:	4688      	mov	r8, r1
 801cbae:	4669      	mov	r1, sp
 801cbb0:	4681      	mov	r9, r0
 801cbb2:	f7ff ff4d 	bl	801ca50 <__b2d>
 801cbb6:	a901      	add	r1, sp, #4
 801cbb8:	4640      	mov	r0, r8
 801cbba:	ec55 4b10 	vmov	r4, r5, d0
 801cbbe:	f7ff ff47 	bl	801ca50 <__b2d>
 801cbc2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801cbc6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801cbca:	eba3 0c02 	sub.w	ip, r3, r2
 801cbce:	e9dd 3200 	ldrd	r3, r2, [sp]
 801cbd2:	1a9b      	subs	r3, r3, r2
 801cbd4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801cbd8:	ec51 0b10 	vmov	r0, r1, d0
 801cbdc:	2b00      	cmp	r3, #0
 801cbde:	bfd6      	itet	le
 801cbe0:	460a      	movle	r2, r1
 801cbe2:	462a      	movgt	r2, r5
 801cbe4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801cbe8:	468b      	mov	fp, r1
 801cbea:	462f      	mov	r7, r5
 801cbec:	bfd4      	ite	le
 801cbee:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801cbf2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801cbf6:	4620      	mov	r0, r4
 801cbf8:	ee10 2a10 	vmov	r2, s0
 801cbfc:	465b      	mov	r3, fp
 801cbfe:	4639      	mov	r1, r7
 801cc00:	f7fb ffe4 	bl	8018bcc <__aeabi_ddiv>
 801cc04:	ec41 0b10 	vmov	d0, r0, r1
 801cc08:	b003      	add	sp, #12
 801cc0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801cc0e <__copybits>:
 801cc0e:	3901      	subs	r1, #1
 801cc10:	b570      	push	{r4, r5, r6, lr}
 801cc12:	1149      	asrs	r1, r1, #5
 801cc14:	6914      	ldr	r4, [r2, #16]
 801cc16:	3101      	adds	r1, #1
 801cc18:	f102 0314 	add.w	r3, r2, #20
 801cc1c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801cc20:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801cc24:	1f05      	subs	r5, r0, #4
 801cc26:	42a3      	cmp	r3, r4
 801cc28:	d30c      	bcc.n	801cc44 <__copybits+0x36>
 801cc2a:	1aa3      	subs	r3, r4, r2
 801cc2c:	3b11      	subs	r3, #17
 801cc2e:	f023 0303 	bic.w	r3, r3, #3
 801cc32:	3211      	adds	r2, #17
 801cc34:	42a2      	cmp	r2, r4
 801cc36:	bf88      	it	hi
 801cc38:	2300      	movhi	r3, #0
 801cc3a:	4418      	add	r0, r3
 801cc3c:	2300      	movs	r3, #0
 801cc3e:	4288      	cmp	r0, r1
 801cc40:	d305      	bcc.n	801cc4e <__copybits+0x40>
 801cc42:	bd70      	pop	{r4, r5, r6, pc}
 801cc44:	f853 6b04 	ldr.w	r6, [r3], #4
 801cc48:	f845 6f04 	str.w	r6, [r5, #4]!
 801cc4c:	e7eb      	b.n	801cc26 <__copybits+0x18>
 801cc4e:	f840 3b04 	str.w	r3, [r0], #4
 801cc52:	e7f4      	b.n	801cc3e <__copybits+0x30>

0801cc54 <__any_on>:
 801cc54:	f100 0214 	add.w	r2, r0, #20
 801cc58:	6900      	ldr	r0, [r0, #16]
 801cc5a:	114b      	asrs	r3, r1, #5
 801cc5c:	4298      	cmp	r0, r3
 801cc5e:	b510      	push	{r4, lr}
 801cc60:	db11      	blt.n	801cc86 <__any_on+0x32>
 801cc62:	dd0a      	ble.n	801cc7a <__any_on+0x26>
 801cc64:	f011 011f 	ands.w	r1, r1, #31
 801cc68:	d007      	beq.n	801cc7a <__any_on+0x26>
 801cc6a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801cc6e:	fa24 f001 	lsr.w	r0, r4, r1
 801cc72:	fa00 f101 	lsl.w	r1, r0, r1
 801cc76:	428c      	cmp	r4, r1
 801cc78:	d10b      	bne.n	801cc92 <__any_on+0x3e>
 801cc7a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801cc7e:	4293      	cmp	r3, r2
 801cc80:	d803      	bhi.n	801cc8a <__any_on+0x36>
 801cc82:	2000      	movs	r0, #0
 801cc84:	bd10      	pop	{r4, pc}
 801cc86:	4603      	mov	r3, r0
 801cc88:	e7f7      	b.n	801cc7a <__any_on+0x26>
 801cc8a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801cc8e:	2900      	cmp	r1, #0
 801cc90:	d0f5      	beq.n	801cc7e <__any_on+0x2a>
 801cc92:	2001      	movs	r0, #1
 801cc94:	e7f6      	b.n	801cc84 <__any_on+0x30>

0801cc96 <_calloc_r>:
 801cc96:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801cc98:	fba1 2402 	umull	r2, r4, r1, r2
 801cc9c:	b94c      	cbnz	r4, 801ccb2 <_calloc_r+0x1c>
 801cc9e:	4611      	mov	r1, r2
 801cca0:	9201      	str	r2, [sp, #4]
 801cca2:	f000 f87b 	bl	801cd9c <_malloc_r>
 801cca6:	9a01      	ldr	r2, [sp, #4]
 801cca8:	4605      	mov	r5, r0
 801ccaa:	b930      	cbnz	r0, 801ccba <_calloc_r+0x24>
 801ccac:	4628      	mov	r0, r5
 801ccae:	b003      	add	sp, #12
 801ccb0:	bd30      	pop	{r4, r5, pc}
 801ccb2:	220c      	movs	r2, #12
 801ccb4:	6002      	str	r2, [r0, #0]
 801ccb6:	2500      	movs	r5, #0
 801ccb8:	e7f8      	b.n	801ccac <_calloc_r+0x16>
 801ccba:	4621      	mov	r1, r4
 801ccbc:	f7fc fbb4 	bl	8019428 <memset>
 801ccc0:	e7f4      	b.n	801ccac <_calloc_r+0x16>
	...

0801ccc4 <_free_r>:
 801ccc4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801ccc6:	2900      	cmp	r1, #0
 801ccc8:	d044      	beq.n	801cd54 <_free_r+0x90>
 801ccca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ccce:	9001      	str	r0, [sp, #4]
 801ccd0:	2b00      	cmp	r3, #0
 801ccd2:	f1a1 0404 	sub.w	r4, r1, #4
 801ccd6:	bfb8      	it	lt
 801ccd8:	18e4      	addlt	r4, r4, r3
 801ccda:	f000 fab5 	bl	801d248 <__malloc_lock>
 801ccde:	4a1e      	ldr	r2, [pc, #120]	; (801cd58 <_free_r+0x94>)
 801cce0:	9801      	ldr	r0, [sp, #4]
 801cce2:	6813      	ldr	r3, [r2, #0]
 801cce4:	b933      	cbnz	r3, 801ccf4 <_free_r+0x30>
 801cce6:	6063      	str	r3, [r4, #4]
 801cce8:	6014      	str	r4, [r2, #0]
 801ccea:	b003      	add	sp, #12
 801ccec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801ccf0:	f000 bab0 	b.w	801d254 <__malloc_unlock>
 801ccf4:	42a3      	cmp	r3, r4
 801ccf6:	d908      	bls.n	801cd0a <_free_r+0x46>
 801ccf8:	6825      	ldr	r5, [r4, #0]
 801ccfa:	1961      	adds	r1, r4, r5
 801ccfc:	428b      	cmp	r3, r1
 801ccfe:	bf01      	itttt	eq
 801cd00:	6819      	ldreq	r1, [r3, #0]
 801cd02:	685b      	ldreq	r3, [r3, #4]
 801cd04:	1949      	addeq	r1, r1, r5
 801cd06:	6021      	streq	r1, [r4, #0]
 801cd08:	e7ed      	b.n	801cce6 <_free_r+0x22>
 801cd0a:	461a      	mov	r2, r3
 801cd0c:	685b      	ldr	r3, [r3, #4]
 801cd0e:	b10b      	cbz	r3, 801cd14 <_free_r+0x50>
 801cd10:	42a3      	cmp	r3, r4
 801cd12:	d9fa      	bls.n	801cd0a <_free_r+0x46>
 801cd14:	6811      	ldr	r1, [r2, #0]
 801cd16:	1855      	adds	r5, r2, r1
 801cd18:	42a5      	cmp	r5, r4
 801cd1a:	d10b      	bne.n	801cd34 <_free_r+0x70>
 801cd1c:	6824      	ldr	r4, [r4, #0]
 801cd1e:	4421      	add	r1, r4
 801cd20:	1854      	adds	r4, r2, r1
 801cd22:	42a3      	cmp	r3, r4
 801cd24:	6011      	str	r1, [r2, #0]
 801cd26:	d1e0      	bne.n	801ccea <_free_r+0x26>
 801cd28:	681c      	ldr	r4, [r3, #0]
 801cd2a:	685b      	ldr	r3, [r3, #4]
 801cd2c:	6053      	str	r3, [r2, #4]
 801cd2e:	4421      	add	r1, r4
 801cd30:	6011      	str	r1, [r2, #0]
 801cd32:	e7da      	b.n	801ccea <_free_r+0x26>
 801cd34:	d902      	bls.n	801cd3c <_free_r+0x78>
 801cd36:	230c      	movs	r3, #12
 801cd38:	6003      	str	r3, [r0, #0]
 801cd3a:	e7d6      	b.n	801ccea <_free_r+0x26>
 801cd3c:	6825      	ldr	r5, [r4, #0]
 801cd3e:	1961      	adds	r1, r4, r5
 801cd40:	428b      	cmp	r3, r1
 801cd42:	bf04      	itt	eq
 801cd44:	6819      	ldreq	r1, [r3, #0]
 801cd46:	685b      	ldreq	r3, [r3, #4]
 801cd48:	6063      	str	r3, [r4, #4]
 801cd4a:	bf04      	itt	eq
 801cd4c:	1949      	addeq	r1, r1, r5
 801cd4e:	6021      	streq	r1, [r4, #0]
 801cd50:	6054      	str	r4, [r2, #4]
 801cd52:	e7ca      	b.n	801ccea <_free_r+0x26>
 801cd54:	b003      	add	sp, #12
 801cd56:	bd30      	pop	{r4, r5, pc}
 801cd58:	200009ac 	.word	0x200009ac

0801cd5c <sbrk_aligned>:
 801cd5c:	b570      	push	{r4, r5, r6, lr}
 801cd5e:	4e0e      	ldr	r6, [pc, #56]	; (801cd98 <sbrk_aligned+0x3c>)
 801cd60:	460c      	mov	r4, r1
 801cd62:	6831      	ldr	r1, [r6, #0]
 801cd64:	4605      	mov	r5, r0
 801cd66:	b911      	cbnz	r1, 801cd6e <sbrk_aligned+0x12>
 801cd68:	f000 f9f2 	bl	801d150 <_sbrk_r>
 801cd6c:	6030      	str	r0, [r6, #0]
 801cd6e:	4621      	mov	r1, r4
 801cd70:	4628      	mov	r0, r5
 801cd72:	f000 f9ed 	bl	801d150 <_sbrk_r>
 801cd76:	1c43      	adds	r3, r0, #1
 801cd78:	d00a      	beq.n	801cd90 <sbrk_aligned+0x34>
 801cd7a:	1cc4      	adds	r4, r0, #3
 801cd7c:	f024 0403 	bic.w	r4, r4, #3
 801cd80:	42a0      	cmp	r0, r4
 801cd82:	d007      	beq.n	801cd94 <sbrk_aligned+0x38>
 801cd84:	1a21      	subs	r1, r4, r0
 801cd86:	4628      	mov	r0, r5
 801cd88:	f000 f9e2 	bl	801d150 <_sbrk_r>
 801cd8c:	3001      	adds	r0, #1
 801cd8e:	d101      	bne.n	801cd94 <sbrk_aligned+0x38>
 801cd90:	f04f 34ff 	mov.w	r4, #4294967295
 801cd94:	4620      	mov	r0, r4
 801cd96:	bd70      	pop	{r4, r5, r6, pc}
 801cd98:	200009b0 	.word	0x200009b0

0801cd9c <_malloc_r>:
 801cd9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cda0:	1ccd      	adds	r5, r1, #3
 801cda2:	f025 0503 	bic.w	r5, r5, #3
 801cda6:	3508      	adds	r5, #8
 801cda8:	2d0c      	cmp	r5, #12
 801cdaa:	bf38      	it	cc
 801cdac:	250c      	movcc	r5, #12
 801cdae:	2d00      	cmp	r5, #0
 801cdb0:	4607      	mov	r7, r0
 801cdb2:	db01      	blt.n	801cdb8 <_malloc_r+0x1c>
 801cdb4:	42a9      	cmp	r1, r5
 801cdb6:	d905      	bls.n	801cdc4 <_malloc_r+0x28>
 801cdb8:	230c      	movs	r3, #12
 801cdba:	603b      	str	r3, [r7, #0]
 801cdbc:	2600      	movs	r6, #0
 801cdbe:	4630      	mov	r0, r6
 801cdc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cdc4:	4e2e      	ldr	r6, [pc, #184]	; (801ce80 <_malloc_r+0xe4>)
 801cdc6:	f000 fa3f 	bl	801d248 <__malloc_lock>
 801cdca:	6833      	ldr	r3, [r6, #0]
 801cdcc:	461c      	mov	r4, r3
 801cdce:	bb34      	cbnz	r4, 801ce1e <_malloc_r+0x82>
 801cdd0:	4629      	mov	r1, r5
 801cdd2:	4638      	mov	r0, r7
 801cdd4:	f7ff ffc2 	bl	801cd5c <sbrk_aligned>
 801cdd8:	1c43      	adds	r3, r0, #1
 801cdda:	4604      	mov	r4, r0
 801cddc:	d14d      	bne.n	801ce7a <_malloc_r+0xde>
 801cdde:	6834      	ldr	r4, [r6, #0]
 801cde0:	4626      	mov	r6, r4
 801cde2:	2e00      	cmp	r6, #0
 801cde4:	d140      	bne.n	801ce68 <_malloc_r+0xcc>
 801cde6:	6823      	ldr	r3, [r4, #0]
 801cde8:	4631      	mov	r1, r6
 801cdea:	4638      	mov	r0, r7
 801cdec:	eb04 0803 	add.w	r8, r4, r3
 801cdf0:	f000 f9ae 	bl	801d150 <_sbrk_r>
 801cdf4:	4580      	cmp	r8, r0
 801cdf6:	d13a      	bne.n	801ce6e <_malloc_r+0xd2>
 801cdf8:	6821      	ldr	r1, [r4, #0]
 801cdfa:	3503      	adds	r5, #3
 801cdfc:	1a6d      	subs	r5, r5, r1
 801cdfe:	f025 0503 	bic.w	r5, r5, #3
 801ce02:	3508      	adds	r5, #8
 801ce04:	2d0c      	cmp	r5, #12
 801ce06:	bf38      	it	cc
 801ce08:	250c      	movcc	r5, #12
 801ce0a:	4629      	mov	r1, r5
 801ce0c:	4638      	mov	r0, r7
 801ce0e:	f7ff ffa5 	bl	801cd5c <sbrk_aligned>
 801ce12:	3001      	adds	r0, #1
 801ce14:	d02b      	beq.n	801ce6e <_malloc_r+0xd2>
 801ce16:	6823      	ldr	r3, [r4, #0]
 801ce18:	442b      	add	r3, r5
 801ce1a:	6023      	str	r3, [r4, #0]
 801ce1c:	e00e      	b.n	801ce3c <_malloc_r+0xa0>
 801ce1e:	6822      	ldr	r2, [r4, #0]
 801ce20:	1b52      	subs	r2, r2, r5
 801ce22:	d41e      	bmi.n	801ce62 <_malloc_r+0xc6>
 801ce24:	2a0b      	cmp	r2, #11
 801ce26:	d916      	bls.n	801ce56 <_malloc_r+0xba>
 801ce28:	1961      	adds	r1, r4, r5
 801ce2a:	42a3      	cmp	r3, r4
 801ce2c:	6025      	str	r5, [r4, #0]
 801ce2e:	bf18      	it	ne
 801ce30:	6059      	strne	r1, [r3, #4]
 801ce32:	6863      	ldr	r3, [r4, #4]
 801ce34:	bf08      	it	eq
 801ce36:	6031      	streq	r1, [r6, #0]
 801ce38:	5162      	str	r2, [r4, r5]
 801ce3a:	604b      	str	r3, [r1, #4]
 801ce3c:	4638      	mov	r0, r7
 801ce3e:	f104 060b 	add.w	r6, r4, #11
 801ce42:	f000 fa07 	bl	801d254 <__malloc_unlock>
 801ce46:	f026 0607 	bic.w	r6, r6, #7
 801ce4a:	1d23      	adds	r3, r4, #4
 801ce4c:	1af2      	subs	r2, r6, r3
 801ce4e:	d0b6      	beq.n	801cdbe <_malloc_r+0x22>
 801ce50:	1b9b      	subs	r3, r3, r6
 801ce52:	50a3      	str	r3, [r4, r2]
 801ce54:	e7b3      	b.n	801cdbe <_malloc_r+0x22>
 801ce56:	6862      	ldr	r2, [r4, #4]
 801ce58:	42a3      	cmp	r3, r4
 801ce5a:	bf0c      	ite	eq
 801ce5c:	6032      	streq	r2, [r6, #0]
 801ce5e:	605a      	strne	r2, [r3, #4]
 801ce60:	e7ec      	b.n	801ce3c <_malloc_r+0xa0>
 801ce62:	4623      	mov	r3, r4
 801ce64:	6864      	ldr	r4, [r4, #4]
 801ce66:	e7b2      	b.n	801cdce <_malloc_r+0x32>
 801ce68:	4634      	mov	r4, r6
 801ce6a:	6876      	ldr	r6, [r6, #4]
 801ce6c:	e7b9      	b.n	801cde2 <_malloc_r+0x46>
 801ce6e:	230c      	movs	r3, #12
 801ce70:	603b      	str	r3, [r7, #0]
 801ce72:	4638      	mov	r0, r7
 801ce74:	f000 f9ee 	bl	801d254 <__malloc_unlock>
 801ce78:	e7a1      	b.n	801cdbe <_malloc_r+0x22>
 801ce7a:	6025      	str	r5, [r4, #0]
 801ce7c:	e7de      	b.n	801ce3c <_malloc_r+0xa0>
 801ce7e:	bf00      	nop
 801ce80:	200009ac 	.word	0x200009ac

0801ce84 <__ssputs_r>:
 801ce84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ce88:	688e      	ldr	r6, [r1, #8]
 801ce8a:	429e      	cmp	r6, r3
 801ce8c:	4682      	mov	sl, r0
 801ce8e:	460c      	mov	r4, r1
 801ce90:	4690      	mov	r8, r2
 801ce92:	461f      	mov	r7, r3
 801ce94:	d838      	bhi.n	801cf08 <__ssputs_r+0x84>
 801ce96:	898a      	ldrh	r2, [r1, #12]
 801ce98:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801ce9c:	d032      	beq.n	801cf04 <__ssputs_r+0x80>
 801ce9e:	6825      	ldr	r5, [r4, #0]
 801cea0:	6909      	ldr	r1, [r1, #16]
 801cea2:	eba5 0901 	sub.w	r9, r5, r1
 801cea6:	6965      	ldr	r5, [r4, #20]
 801cea8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801ceac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801ceb0:	3301      	adds	r3, #1
 801ceb2:	444b      	add	r3, r9
 801ceb4:	106d      	asrs	r5, r5, #1
 801ceb6:	429d      	cmp	r5, r3
 801ceb8:	bf38      	it	cc
 801ceba:	461d      	movcc	r5, r3
 801cebc:	0553      	lsls	r3, r2, #21
 801cebe:	d531      	bpl.n	801cf24 <__ssputs_r+0xa0>
 801cec0:	4629      	mov	r1, r5
 801cec2:	f7ff ff6b 	bl	801cd9c <_malloc_r>
 801cec6:	4606      	mov	r6, r0
 801cec8:	b950      	cbnz	r0, 801cee0 <__ssputs_r+0x5c>
 801ceca:	230c      	movs	r3, #12
 801cecc:	f8ca 3000 	str.w	r3, [sl]
 801ced0:	89a3      	ldrh	r3, [r4, #12]
 801ced2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ced6:	81a3      	strh	r3, [r4, #12]
 801ced8:	f04f 30ff 	mov.w	r0, #4294967295
 801cedc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cee0:	6921      	ldr	r1, [r4, #16]
 801cee2:	464a      	mov	r2, r9
 801cee4:	f7ff fa08 	bl	801c2f8 <memcpy>
 801cee8:	89a3      	ldrh	r3, [r4, #12]
 801ceea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801ceee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801cef2:	81a3      	strh	r3, [r4, #12]
 801cef4:	6126      	str	r6, [r4, #16]
 801cef6:	6165      	str	r5, [r4, #20]
 801cef8:	444e      	add	r6, r9
 801cefa:	eba5 0509 	sub.w	r5, r5, r9
 801cefe:	6026      	str	r6, [r4, #0]
 801cf00:	60a5      	str	r5, [r4, #8]
 801cf02:	463e      	mov	r6, r7
 801cf04:	42be      	cmp	r6, r7
 801cf06:	d900      	bls.n	801cf0a <__ssputs_r+0x86>
 801cf08:	463e      	mov	r6, r7
 801cf0a:	6820      	ldr	r0, [r4, #0]
 801cf0c:	4632      	mov	r2, r6
 801cf0e:	4641      	mov	r1, r8
 801cf10:	f000 f980 	bl	801d214 <memmove>
 801cf14:	68a3      	ldr	r3, [r4, #8]
 801cf16:	1b9b      	subs	r3, r3, r6
 801cf18:	60a3      	str	r3, [r4, #8]
 801cf1a:	6823      	ldr	r3, [r4, #0]
 801cf1c:	4433      	add	r3, r6
 801cf1e:	6023      	str	r3, [r4, #0]
 801cf20:	2000      	movs	r0, #0
 801cf22:	e7db      	b.n	801cedc <__ssputs_r+0x58>
 801cf24:	462a      	mov	r2, r5
 801cf26:	f000 f99b 	bl	801d260 <_realloc_r>
 801cf2a:	4606      	mov	r6, r0
 801cf2c:	2800      	cmp	r0, #0
 801cf2e:	d1e1      	bne.n	801cef4 <__ssputs_r+0x70>
 801cf30:	6921      	ldr	r1, [r4, #16]
 801cf32:	4650      	mov	r0, sl
 801cf34:	f7ff fec6 	bl	801ccc4 <_free_r>
 801cf38:	e7c7      	b.n	801ceca <__ssputs_r+0x46>
	...

0801cf3c <_svfiprintf_r>:
 801cf3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cf40:	4698      	mov	r8, r3
 801cf42:	898b      	ldrh	r3, [r1, #12]
 801cf44:	061b      	lsls	r3, r3, #24
 801cf46:	b09d      	sub	sp, #116	; 0x74
 801cf48:	4607      	mov	r7, r0
 801cf4a:	460d      	mov	r5, r1
 801cf4c:	4614      	mov	r4, r2
 801cf4e:	d50e      	bpl.n	801cf6e <_svfiprintf_r+0x32>
 801cf50:	690b      	ldr	r3, [r1, #16]
 801cf52:	b963      	cbnz	r3, 801cf6e <_svfiprintf_r+0x32>
 801cf54:	2140      	movs	r1, #64	; 0x40
 801cf56:	f7ff ff21 	bl	801cd9c <_malloc_r>
 801cf5a:	6028      	str	r0, [r5, #0]
 801cf5c:	6128      	str	r0, [r5, #16]
 801cf5e:	b920      	cbnz	r0, 801cf6a <_svfiprintf_r+0x2e>
 801cf60:	230c      	movs	r3, #12
 801cf62:	603b      	str	r3, [r7, #0]
 801cf64:	f04f 30ff 	mov.w	r0, #4294967295
 801cf68:	e0d1      	b.n	801d10e <_svfiprintf_r+0x1d2>
 801cf6a:	2340      	movs	r3, #64	; 0x40
 801cf6c:	616b      	str	r3, [r5, #20]
 801cf6e:	2300      	movs	r3, #0
 801cf70:	9309      	str	r3, [sp, #36]	; 0x24
 801cf72:	2320      	movs	r3, #32
 801cf74:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801cf78:	f8cd 800c 	str.w	r8, [sp, #12]
 801cf7c:	2330      	movs	r3, #48	; 0x30
 801cf7e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801d128 <_svfiprintf_r+0x1ec>
 801cf82:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801cf86:	f04f 0901 	mov.w	r9, #1
 801cf8a:	4623      	mov	r3, r4
 801cf8c:	469a      	mov	sl, r3
 801cf8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801cf92:	b10a      	cbz	r2, 801cf98 <_svfiprintf_r+0x5c>
 801cf94:	2a25      	cmp	r2, #37	; 0x25
 801cf96:	d1f9      	bne.n	801cf8c <_svfiprintf_r+0x50>
 801cf98:	ebba 0b04 	subs.w	fp, sl, r4
 801cf9c:	d00b      	beq.n	801cfb6 <_svfiprintf_r+0x7a>
 801cf9e:	465b      	mov	r3, fp
 801cfa0:	4622      	mov	r2, r4
 801cfa2:	4629      	mov	r1, r5
 801cfa4:	4638      	mov	r0, r7
 801cfa6:	f7ff ff6d 	bl	801ce84 <__ssputs_r>
 801cfaa:	3001      	adds	r0, #1
 801cfac:	f000 80aa 	beq.w	801d104 <_svfiprintf_r+0x1c8>
 801cfb0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801cfb2:	445a      	add	r2, fp
 801cfb4:	9209      	str	r2, [sp, #36]	; 0x24
 801cfb6:	f89a 3000 	ldrb.w	r3, [sl]
 801cfba:	2b00      	cmp	r3, #0
 801cfbc:	f000 80a2 	beq.w	801d104 <_svfiprintf_r+0x1c8>
 801cfc0:	2300      	movs	r3, #0
 801cfc2:	f04f 32ff 	mov.w	r2, #4294967295
 801cfc6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801cfca:	f10a 0a01 	add.w	sl, sl, #1
 801cfce:	9304      	str	r3, [sp, #16]
 801cfd0:	9307      	str	r3, [sp, #28]
 801cfd2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801cfd6:	931a      	str	r3, [sp, #104]	; 0x68
 801cfd8:	4654      	mov	r4, sl
 801cfda:	2205      	movs	r2, #5
 801cfdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cfe0:	4851      	ldr	r0, [pc, #324]	; (801d128 <_svfiprintf_r+0x1ec>)
 801cfe2:	f7fb fabd 	bl	8018560 <memchr>
 801cfe6:	9a04      	ldr	r2, [sp, #16]
 801cfe8:	b9d8      	cbnz	r0, 801d022 <_svfiprintf_r+0xe6>
 801cfea:	06d0      	lsls	r0, r2, #27
 801cfec:	bf44      	itt	mi
 801cfee:	2320      	movmi	r3, #32
 801cff0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801cff4:	0711      	lsls	r1, r2, #28
 801cff6:	bf44      	itt	mi
 801cff8:	232b      	movmi	r3, #43	; 0x2b
 801cffa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801cffe:	f89a 3000 	ldrb.w	r3, [sl]
 801d002:	2b2a      	cmp	r3, #42	; 0x2a
 801d004:	d015      	beq.n	801d032 <_svfiprintf_r+0xf6>
 801d006:	9a07      	ldr	r2, [sp, #28]
 801d008:	4654      	mov	r4, sl
 801d00a:	2000      	movs	r0, #0
 801d00c:	f04f 0c0a 	mov.w	ip, #10
 801d010:	4621      	mov	r1, r4
 801d012:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d016:	3b30      	subs	r3, #48	; 0x30
 801d018:	2b09      	cmp	r3, #9
 801d01a:	d94e      	bls.n	801d0ba <_svfiprintf_r+0x17e>
 801d01c:	b1b0      	cbz	r0, 801d04c <_svfiprintf_r+0x110>
 801d01e:	9207      	str	r2, [sp, #28]
 801d020:	e014      	b.n	801d04c <_svfiprintf_r+0x110>
 801d022:	eba0 0308 	sub.w	r3, r0, r8
 801d026:	fa09 f303 	lsl.w	r3, r9, r3
 801d02a:	4313      	orrs	r3, r2
 801d02c:	9304      	str	r3, [sp, #16]
 801d02e:	46a2      	mov	sl, r4
 801d030:	e7d2      	b.n	801cfd8 <_svfiprintf_r+0x9c>
 801d032:	9b03      	ldr	r3, [sp, #12]
 801d034:	1d19      	adds	r1, r3, #4
 801d036:	681b      	ldr	r3, [r3, #0]
 801d038:	9103      	str	r1, [sp, #12]
 801d03a:	2b00      	cmp	r3, #0
 801d03c:	bfbb      	ittet	lt
 801d03e:	425b      	neglt	r3, r3
 801d040:	f042 0202 	orrlt.w	r2, r2, #2
 801d044:	9307      	strge	r3, [sp, #28]
 801d046:	9307      	strlt	r3, [sp, #28]
 801d048:	bfb8      	it	lt
 801d04a:	9204      	strlt	r2, [sp, #16]
 801d04c:	7823      	ldrb	r3, [r4, #0]
 801d04e:	2b2e      	cmp	r3, #46	; 0x2e
 801d050:	d10c      	bne.n	801d06c <_svfiprintf_r+0x130>
 801d052:	7863      	ldrb	r3, [r4, #1]
 801d054:	2b2a      	cmp	r3, #42	; 0x2a
 801d056:	d135      	bne.n	801d0c4 <_svfiprintf_r+0x188>
 801d058:	9b03      	ldr	r3, [sp, #12]
 801d05a:	1d1a      	adds	r2, r3, #4
 801d05c:	681b      	ldr	r3, [r3, #0]
 801d05e:	9203      	str	r2, [sp, #12]
 801d060:	2b00      	cmp	r3, #0
 801d062:	bfb8      	it	lt
 801d064:	f04f 33ff 	movlt.w	r3, #4294967295
 801d068:	3402      	adds	r4, #2
 801d06a:	9305      	str	r3, [sp, #20]
 801d06c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801d138 <_svfiprintf_r+0x1fc>
 801d070:	7821      	ldrb	r1, [r4, #0]
 801d072:	2203      	movs	r2, #3
 801d074:	4650      	mov	r0, sl
 801d076:	f7fb fa73 	bl	8018560 <memchr>
 801d07a:	b140      	cbz	r0, 801d08e <_svfiprintf_r+0x152>
 801d07c:	2340      	movs	r3, #64	; 0x40
 801d07e:	eba0 000a 	sub.w	r0, r0, sl
 801d082:	fa03 f000 	lsl.w	r0, r3, r0
 801d086:	9b04      	ldr	r3, [sp, #16]
 801d088:	4303      	orrs	r3, r0
 801d08a:	3401      	adds	r4, #1
 801d08c:	9304      	str	r3, [sp, #16]
 801d08e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d092:	4826      	ldr	r0, [pc, #152]	; (801d12c <_svfiprintf_r+0x1f0>)
 801d094:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801d098:	2206      	movs	r2, #6
 801d09a:	f7fb fa61 	bl	8018560 <memchr>
 801d09e:	2800      	cmp	r0, #0
 801d0a0:	d038      	beq.n	801d114 <_svfiprintf_r+0x1d8>
 801d0a2:	4b23      	ldr	r3, [pc, #140]	; (801d130 <_svfiprintf_r+0x1f4>)
 801d0a4:	bb1b      	cbnz	r3, 801d0ee <_svfiprintf_r+0x1b2>
 801d0a6:	9b03      	ldr	r3, [sp, #12]
 801d0a8:	3307      	adds	r3, #7
 801d0aa:	f023 0307 	bic.w	r3, r3, #7
 801d0ae:	3308      	adds	r3, #8
 801d0b0:	9303      	str	r3, [sp, #12]
 801d0b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d0b4:	4433      	add	r3, r6
 801d0b6:	9309      	str	r3, [sp, #36]	; 0x24
 801d0b8:	e767      	b.n	801cf8a <_svfiprintf_r+0x4e>
 801d0ba:	fb0c 3202 	mla	r2, ip, r2, r3
 801d0be:	460c      	mov	r4, r1
 801d0c0:	2001      	movs	r0, #1
 801d0c2:	e7a5      	b.n	801d010 <_svfiprintf_r+0xd4>
 801d0c4:	2300      	movs	r3, #0
 801d0c6:	3401      	adds	r4, #1
 801d0c8:	9305      	str	r3, [sp, #20]
 801d0ca:	4619      	mov	r1, r3
 801d0cc:	f04f 0c0a 	mov.w	ip, #10
 801d0d0:	4620      	mov	r0, r4
 801d0d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d0d6:	3a30      	subs	r2, #48	; 0x30
 801d0d8:	2a09      	cmp	r2, #9
 801d0da:	d903      	bls.n	801d0e4 <_svfiprintf_r+0x1a8>
 801d0dc:	2b00      	cmp	r3, #0
 801d0de:	d0c5      	beq.n	801d06c <_svfiprintf_r+0x130>
 801d0e0:	9105      	str	r1, [sp, #20]
 801d0e2:	e7c3      	b.n	801d06c <_svfiprintf_r+0x130>
 801d0e4:	fb0c 2101 	mla	r1, ip, r1, r2
 801d0e8:	4604      	mov	r4, r0
 801d0ea:	2301      	movs	r3, #1
 801d0ec:	e7f0      	b.n	801d0d0 <_svfiprintf_r+0x194>
 801d0ee:	ab03      	add	r3, sp, #12
 801d0f0:	9300      	str	r3, [sp, #0]
 801d0f2:	462a      	mov	r2, r5
 801d0f4:	4b0f      	ldr	r3, [pc, #60]	; (801d134 <_svfiprintf_r+0x1f8>)
 801d0f6:	a904      	add	r1, sp, #16
 801d0f8:	4638      	mov	r0, r7
 801d0fa:	f7fc fa3d 	bl	8019578 <_printf_float>
 801d0fe:	1c42      	adds	r2, r0, #1
 801d100:	4606      	mov	r6, r0
 801d102:	d1d6      	bne.n	801d0b2 <_svfiprintf_r+0x176>
 801d104:	89ab      	ldrh	r3, [r5, #12]
 801d106:	065b      	lsls	r3, r3, #25
 801d108:	f53f af2c 	bmi.w	801cf64 <_svfiprintf_r+0x28>
 801d10c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801d10e:	b01d      	add	sp, #116	; 0x74
 801d110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d114:	ab03      	add	r3, sp, #12
 801d116:	9300      	str	r3, [sp, #0]
 801d118:	462a      	mov	r2, r5
 801d11a:	4b06      	ldr	r3, [pc, #24]	; (801d134 <_svfiprintf_r+0x1f8>)
 801d11c:	a904      	add	r1, sp, #16
 801d11e:	4638      	mov	r0, r7
 801d120:	f7fc fcce 	bl	8019ac0 <_printf_i>
 801d124:	e7eb      	b.n	801d0fe <_svfiprintf_r+0x1c2>
 801d126:	bf00      	nop
 801d128:	08051f7c 	.word	0x08051f7c
 801d12c:	08051f86 	.word	0x08051f86
 801d130:	08019579 	.word	0x08019579
 801d134:	0801ce85 	.word	0x0801ce85
 801d138:	08051f82 	.word	0x08051f82
 801d13c:	00000000 	.word	0x00000000

0801d140 <nan>:
 801d140:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801d148 <nan+0x8>
 801d144:	4770      	bx	lr
 801d146:	bf00      	nop
 801d148:	00000000 	.word	0x00000000
 801d14c:	7ff80000 	.word	0x7ff80000

0801d150 <_sbrk_r>:
 801d150:	b538      	push	{r3, r4, r5, lr}
 801d152:	4d06      	ldr	r5, [pc, #24]	; (801d16c <_sbrk_r+0x1c>)
 801d154:	2300      	movs	r3, #0
 801d156:	4604      	mov	r4, r0
 801d158:	4608      	mov	r0, r1
 801d15a:	602b      	str	r3, [r5, #0]
 801d15c:	f7e8 fe96 	bl	8005e8c <_sbrk>
 801d160:	1c43      	adds	r3, r0, #1
 801d162:	d102      	bne.n	801d16a <_sbrk_r+0x1a>
 801d164:	682b      	ldr	r3, [r5, #0]
 801d166:	b103      	cbz	r3, 801d16a <_sbrk_r+0x1a>
 801d168:	6023      	str	r3, [r4, #0]
 801d16a:	bd38      	pop	{r3, r4, r5, pc}
 801d16c:	200009b4 	.word	0x200009b4

0801d170 <strncmp>:
 801d170:	b510      	push	{r4, lr}
 801d172:	b17a      	cbz	r2, 801d194 <strncmp+0x24>
 801d174:	4603      	mov	r3, r0
 801d176:	3901      	subs	r1, #1
 801d178:	1884      	adds	r4, r0, r2
 801d17a:	f813 0b01 	ldrb.w	r0, [r3], #1
 801d17e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801d182:	4290      	cmp	r0, r2
 801d184:	d101      	bne.n	801d18a <strncmp+0x1a>
 801d186:	42a3      	cmp	r3, r4
 801d188:	d101      	bne.n	801d18e <strncmp+0x1e>
 801d18a:	1a80      	subs	r0, r0, r2
 801d18c:	bd10      	pop	{r4, pc}
 801d18e:	2800      	cmp	r0, #0
 801d190:	d1f3      	bne.n	801d17a <strncmp+0xa>
 801d192:	e7fa      	b.n	801d18a <strncmp+0x1a>
 801d194:	4610      	mov	r0, r2
 801d196:	e7f9      	b.n	801d18c <strncmp+0x1c>

0801d198 <__ascii_wctomb>:
 801d198:	b149      	cbz	r1, 801d1ae <__ascii_wctomb+0x16>
 801d19a:	2aff      	cmp	r2, #255	; 0xff
 801d19c:	bf85      	ittet	hi
 801d19e:	238a      	movhi	r3, #138	; 0x8a
 801d1a0:	6003      	strhi	r3, [r0, #0]
 801d1a2:	700a      	strbls	r2, [r1, #0]
 801d1a4:	f04f 30ff 	movhi.w	r0, #4294967295
 801d1a8:	bf98      	it	ls
 801d1aa:	2001      	movls	r0, #1
 801d1ac:	4770      	bx	lr
 801d1ae:	4608      	mov	r0, r1
 801d1b0:	4770      	bx	lr
	...

0801d1b4 <__assert_func>:
 801d1b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801d1b6:	4614      	mov	r4, r2
 801d1b8:	461a      	mov	r2, r3
 801d1ba:	4b09      	ldr	r3, [pc, #36]	; (801d1e0 <__assert_func+0x2c>)
 801d1bc:	681b      	ldr	r3, [r3, #0]
 801d1be:	4605      	mov	r5, r0
 801d1c0:	68d8      	ldr	r0, [r3, #12]
 801d1c2:	b14c      	cbz	r4, 801d1d8 <__assert_func+0x24>
 801d1c4:	4b07      	ldr	r3, [pc, #28]	; (801d1e4 <__assert_func+0x30>)
 801d1c6:	9100      	str	r1, [sp, #0]
 801d1c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801d1cc:	4906      	ldr	r1, [pc, #24]	; (801d1e8 <__assert_func+0x34>)
 801d1ce:	462b      	mov	r3, r5
 801d1d0:	f000 f80e 	bl	801d1f0 <fiprintf>
 801d1d4:	f000 fa8c 	bl	801d6f0 <abort>
 801d1d8:	4b04      	ldr	r3, [pc, #16]	; (801d1ec <__assert_func+0x38>)
 801d1da:	461c      	mov	r4, r3
 801d1dc:	e7f3      	b.n	801d1c6 <__assert_func+0x12>
 801d1de:	bf00      	nop
 801d1e0:	20000064 	.word	0x20000064
 801d1e4:	08051f8d 	.word	0x08051f8d
 801d1e8:	08051f9a 	.word	0x08051f9a
 801d1ec:	08051fc8 	.word	0x08051fc8

0801d1f0 <fiprintf>:
 801d1f0:	b40e      	push	{r1, r2, r3}
 801d1f2:	b503      	push	{r0, r1, lr}
 801d1f4:	4601      	mov	r1, r0
 801d1f6:	ab03      	add	r3, sp, #12
 801d1f8:	4805      	ldr	r0, [pc, #20]	; (801d210 <fiprintf+0x20>)
 801d1fa:	f853 2b04 	ldr.w	r2, [r3], #4
 801d1fe:	6800      	ldr	r0, [r0, #0]
 801d200:	9301      	str	r3, [sp, #4]
 801d202:	f000 f885 	bl	801d310 <_vfiprintf_r>
 801d206:	b002      	add	sp, #8
 801d208:	f85d eb04 	ldr.w	lr, [sp], #4
 801d20c:	b003      	add	sp, #12
 801d20e:	4770      	bx	lr
 801d210:	20000064 	.word	0x20000064

0801d214 <memmove>:
 801d214:	4288      	cmp	r0, r1
 801d216:	b510      	push	{r4, lr}
 801d218:	eb01 0402 	add.w	r4, r1, r2
 801d21c:	d902      	bls.n	801d224 <memmove+0x10>
 801d21e:	4284      	cmp	r4, r0
 801d220:	4623      	mov	r3, r4
 801d222:	d807      	bhi.n	801d234 <memmove+0x20>
 801d224:	1e43      	subs	r3, r0, #1
 801d226:	42a1      	cmp	r1, r4
 801d228:	d008      	beq.n	801d23c <memmove+0x28>
 801d22a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801d22e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801d232:	e7f8      	b.n	801d226 <memmove+0x12>
 801d234:	4402      	add	r2, r0
 801d236:	4601      	mov	r1, r0
 801d238:	428a      	cmp	r2, r1
 801d23a:	d100      	bne.n	801d23e <memmove+0x2a>
 801d23c:	bd10      	pop	{r4, pc}
 801d23e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801d242:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801d246:	e7f7      	b.n	801d238 <memmove+0x24>

0801d248 <__malloc_lock>:
 801d248:	4801      	ldr	r0, [pc, #4]	; (801d250 <__malloc_lock+0x8>)
 801d24a:	f000 bc11 	b.w	801da70 <__retarget_lock_acquire_recursive>
 801d24e:	bf00      	nop
 801d250:	200009b8 	.word	0x200009b8

0801d254 <__malloc_unlock>:
 801d254:	4801      	ldr	r0, [pc, #4]	; (801d25c <__malloc_unlock+0x8>)
 801d256:	f000 bc0c 	b.w	801da72 <__retarget_lock_release_recursive>
 801d25a:	bf00      	nop
 801d25c:	200009b8 	.word	0x200009b8

0801d260 <_realloc_r>:
 801d260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d264:	4680      	mov	r8, r0
 801d266:	4614      	mov	r4, r2
 801d268:	460e      	mov	r6, r1
 801d26a:	b921      	cbnz	r1, 801d276 <_realloc_r+0x16>
 801d26c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801d270:	4611      	mov	r1, r2
 801d272:	f7ff bd93 	b.w	801cd9c <_malloc_r>
 801d276:	b92a      	cbnz	r2, 801d284 <_realloc_r+0x24>
 801d278:	f7ff fd24 	bl	801ccc4 <_free_r>
 801d27c:	4625      	mov	r5, r4
 801d27e:	4628      	mov	r0, r5
 801d280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d284:	f000 fc5c 	bl	801db40 <_malloc_usable_size_r>
 801d288:	4284      	cmp	r4, r0
 801d28a:	4607      	mov	r7, r0
 801d28c:	d802      	bhi.n	801d294 <_realloc_r+0x34>
 801d28e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801d292:	d812      	bhi.n	801d2ba <_realloc_r+0x5a>
 801d294:	4621      	mov	r1, r4
 801d296:	4640      	mov	r0, r8
 801d298:	f7ff fd80 	bl	801cd9c <_malloc_r>
 801d29c:	4605      	mov	r5, r0
 801d29e:	2800      	cmp	r0, #0
 801d2a0:	d0ed      	beq.n	801d27e <_realloc_r+0x1e>
 801d2a2:	42bc      	cmp	r4, r7
 801d2a4:	4622      	mov	r2, r4
 801d2a6:	4631      	mov	r1, r6
 801d2a8:	bf28      	it	cs
 801d2aa:	463a      	movcs	r2, r7
 801d2ac:	f7ff f824 	bl	801c2f8 <memcpy>
 801d2b0:	4631      	mov	r1, r6
 801d2b2:	4640      	mov	r0, r8
 801d2b4:	f7ff fd06 	bl	801ccc4 <_free_r>
 801d2b8:	e7e1      	b.n	801d27e <_realloc_r+0x1e>
 801d2ba:	4635      	mov	r5, r6
 801d2bc:	e7df      	b.n	801d27e <_realloc_r+0x1e>

0801d2be <__sfputc_r>:
 801d2be:	6893      	ldr	r3, [r2, #8]
 801d2c0:	3b01      	subs	r3, #1
 801d2c2:	2b00      	cmp	r3, #0
 801d2c4:	b410      	push	{r4}
 801d2c6:	6093      	str	r3, [r2, #8]
 801d2c8:	da08      	bge.n	801d2dc <__sfputc_r+0x1e>
 801d2ca:	6994      	ldr	r4, [r2, #24]
 801d2cc:	42a3      	cmp	r3, r4
 801d2ce:	db01      	blt.n	801d2d4 <__sfputc_r+0x16>
 801d2d0:	290a      	cmp	r1, #10
 801d2d2:	d103      	bne.n	801d2dc <__sfputc_r+0x1e>
 801d2d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d2d8:	f000 b94a 	b.w	801d570 <__swbuf_r>
 801d2dc:	6813      	ldr	r3, [r2, #0]
 801d2de:	1c58      	adds	r0, r3, #1
 801d2e0:	6010      	str	r0, [r2, #0]
 801d2e2:	7019      	strb	r1, [r3, #0]
 801d2e4:	4608      	mov	r0, r1
 801d2e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d2ea:	4770      	bx	lr

0801d2ec <__sfputs_r>:
 801d2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d2ee:	4606      	mov	r6, r0
 801d2f0:	460f      	mov	r7, r1
 801d2f2:	4614      	mov	r4, r2
 801d2f4:	18d5      	adds	r5, r2, r3
 801d2f6:	42ac      	cmp	r4, r5
 801d2f8:	d101      	bne.n	801d2fe <__sfputs_r+0x12>
 801d2fa:	2000      	movs	r0, #0
 801d2fc:	e007      	b.n	801d30e <__sfputs_r+0x22>
 801d2fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d302:	463a      	mov	r2, r7
 801d304:	4630      	mov	r0, r6
 801d306:	f7ff ffda 	bl	801d2be <__sfputc_r>
 801d30a:	1c43      	adds	r3, r0, #1
 801d30c:	d1f3      	bne.n	801d2f6 <__sfputs_r+0xa>
 801d30e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801d310 <_vfiprintf_r>:
 801d310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d314:	460d      	mov	r5, r1
 801d316:	b09d      	sub	sp, #116	; 0x74
 801d318:	4614      	mov	r4, r2
 801d31a:	4698      	mov	r8, r3
 801d31c:	4606      	mov	r6, r0
 801d31e:	b118      	cbz	r0, 801d328 <_vfiprintf_r+0x18>
 801d320:	6983      	ldr	r3, [r0, #24]
 801d322:	b90b      	cbnz	r3, 801d328 <_vfiprintf_r+0x18>
 801d324:	f000 fb06 	bl	801d934 <__sinit>
 801d328:	4b89      	ldr	r3, [pc, #548]	; (801d550 <_vfiprintf_r+0x240>)
 801d32a:	429d      	cmp	r5, r3
 801d32c:	d11b      	bne.n	801d366 <_vfiprintf_r+0x56>
 801d32e:	6875      	ldr	r5, [r6, #4]
 801d330:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801d332:	07d9      	lsls	r1, r3, #31
 801d334:	d405      	bmi.n	801d342 <_vfiprintf_r+0x32>
 801d336:	89ab      	ldrh	r3, [r5, #12]
 801d338:	059a      	lsls	r2, r3, #22
 801d33a:	d402      	bmi.n	801d342 <_vfiprintf_r+0x32>
 801d33c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801d33e:	f000 fb97 	bl	801da70 <__retarget_lock_acquire_recursive>
 801d342:	89ab      	ldrh	r3, [r5, #12]
 801d344:	071b      	lsls	r3, r3, #28
 801d346:	d501      	bpl.n	801d34c <_vfiprintf_r+0x3c>
 801d348:	692b      	ldr	r3, [r5, #16]
 801d34a:	b9eb      	cbnz	r3, 801d388 <_vfiprintf_r+0x78>
 801d34c:	4629      	mov	r1, r5
 801d34e:	4630      	mov	r0, r6
 801d350:	f000 f960 	bl	801d614 <__swsetup_r>
 801d354:	b1c0      	cbz	r0, 801d388 <_vfiprintf_r+0x78>
 801d356:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801d358:	07dc      	lsls	r4, r3, #31
 801d35a:	d50e      	bpl.n	801d37a <_vfiprintf_r+0x6a>
 801d35c:	f04f 30ff 	mov.w	r0, #4294967295
 801d360:	b01d      	add	sp, #116	; 0x74
 801d362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d366:	4b7b      	ldr	r3, [pc, #492]	; (801d554 <_vfiprintf_r+0x244>)
 801d368:	429d      	cmp	r5, r3
 801d36a:	d101      	bne.n	801d370 <_vfiprintf_r+0x60>
 801d36c:	68b5      	ldr	r5, [r6, #8]
 801d36e:	e7df      	b.n	801d330 <_vfiprintf_r+0x20>
 801d370:	4b79      	ldr	r3, [pc, #484]	; (801d558 <_vfiprintf_r+0x248>)
 801d372:	429d      	cmp	r5, r3
 801d374:	bf08      	it	eq
 801d376:	68f5      	ldreq	r5, [r6, #12]
 801d378:	e7da      	b.n	801d330 <_vfiprintf_r+0x20>
 801d37a:	89ab      	ldrh	r3, [r5, #12]
 801d37c:	0598      	lsls	r0, r3, #22
 801d37e:	d4ed      	bmi.n	801d35c <_vfiprintf_r+0x4c>
 801d380:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801d382:	f000 fb76 	bl	801da72 <__retarget_lock_release_recursive>
 801d386:	e7e9      	b.n	801d35c <_vfiprintf_r+0x4c>
 801d388:	2300      	movs	r3, #0
 801d38a:	9309      	str	r3, [sp, #36]	; 0x24
 801d38c:	2320      	movs	r3, #32
 801d38e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801d392:	f8cd 800c 	str.w	r8, [sp, #12]
 801d396:	2330      	movs	r3, #48	; 0x30
 801d398:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801d55c <_vfiprintf_r+0x24c>
 801d39c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801d3a0:	f04f 0901 	mov.w	r9, #1
 801d3a4:	4623      	mov	r3, r4
 801d3a6:	469a      	mov	sl, r3
 801d3a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d3ac:	b10a      	cbz	r2, 801d3b2 <_vfiprintf_r+0xa2>
 801d3ae:	2a25      	cmp	r2, #37	; 0x25
 801d3b0:	d1f9      	bne.n	801d3a6 <_vfiprintf_r+0x96>
 801d3b2:	ebba 0b04 	subs.w	fp, sl, r4
 801d3b6:	d00b      	beq.n	801d3d0 <_vfiprintf_r+0xc0>
 801d3b8:	465b      	mov	r3, fp
 801d3ba:	4622      	mov	r2, r4
 801d3bc:	4629      	mov	r1, r5
 801d3be:	4630      	mov	r0, r6
 801d3c0:	f7ff ff94 	bl	801d2ec <__sfputs_r>
 801d3c4:	3001      	adds	r0, #1
 801d3c6:	f000 80aa 	beq.w	801d51e <_vfiprintf_r+0x20e>
 801d3ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801d3cc:	445a      	add	r2, fp
 801d3ce:	9209      	str	r2, [sp, #36]	; 0x24
 801d3d0:	f89a 3000 	ldrb.w	r3, [sl]
 801d3d4:	2b00      	cmp	r3, #0
 801d3d6:	f000 80a2 	beq.w	801d51e <_vfiprintf_r+0x20e>
 801d3da:	2300      	movs	r3, #0
 801d3dc:	f04f 32ff 	mov.w	r2, #4294967295
 801d3e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d3e4:	f10a 0a01 	add.w	sl, sl, #1
 801d3e8:	9304      	str	r3, [sp, #16]
 801d3ea:	9307      	str	r3, [sp, #28]
 801d3ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801d3f0:	931a      	str	r3, [sp, #104]	; 0x68
 801d3f2:	4654      	mov	r4, sl
 801d3f4:	2205      	movs	r2, #5
 801d3f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d3fa:	4858      	ldr	r0, [pc, #352]	; (801d55c <_vfiprintf_r+0x24c>)
 801d3fc:	f7fb f8b0 	bl	8018560 <memchr>
 801d400:	9a04      	ldr	r2, [sp, #16]
 801d402:	b9d8      	cbnz	r0, 801d43c <_vfiprintf_r+0x12c>
 801d404:	06d1      	lsls	r1, r2, #27
 801d406:	bf44      	itt	mi
 801d408:	2320      	movmi	r3, #32
 801d40a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801d40e:	0713      	lsls	r3, r2, #28
 801d410:	bf44      	itt	mi
 801d412:	232b      	movmi	r3, #43	; 0x2b
 801d414:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801d418:	f89a 3000 	ldrb.w	r3, [sl]
 801d41c:	2b2a      	cmp	r3, #42	; 0x2a
 801d41e:	d015      	beq.n	801d44c <_vfiprintf_r+0x13c>
 801d420:	9a07      	ldr	r2, [sp, #28]
 801d422:	4654      	mov	r4, sl
 801d424:	2000      	movs	r0, #0
 801d426:	f04f 0c0a 	mov.w	ip, #10
 801d42a:	4621      	mov	r1, r4
 801d42c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d430:	3b30      	subs	r3, #48	; 0x30
 801d432:	2b09      	cmp	r3, #9
 801d434:	d94e      	bls.n	801d4d4 <_vfiprintf_r+0x1c4>
 801d436:	b1b0      	cbz	r0, 801d466 <_vfiprintf_r+0x156>
 801d438:	9207      	str	r2, [sp, #28]
 801d43a:	e014      	b.n	801d466 <_vfiprintf_r+0x156>
 801d43c:	eba0 0308 	sub.w	r3, r0, r8
 801d440:	fa09 f303 	lsl.w	r3, r9, r3
 801d444:	4313      	orrs	r3, r2
 801d446:	9304      	str	r3, [sp, #16]
 801d448:	46a2      	mov	sl, r4
 801d44a:	e7d2      	b.n	801d3f2 <_vfiprintf_r+0xe2>
 801d44c:	9b03      	ldr	r3, [sp, #12]
 801d44e:	1d19      	adds	r1, r3, #4
 801d450:	681b      	ldr	r3, [r3, #0]
 801d452:	9103      	str	r1, [sp, #12]
 801d454:	2b00      	cmp	r3, #0
 801d456:	bfbb      	ittet	lt
 801d458:	425b      	neglt	r3, r3
 801d45a:	f042 0202 	orrlt.w	r2, r2, #2
 801d45e:	9307      	strge	r3, [sp, #28]
 801d460:	9307      	strlt	r3, [sp, #28]
 801d462:	bfb8      	it	lt
 801d464:	9204      	strlt	r2, [sp, #16]
 801d466:	7823      	ldrb	r3, [r4, #0]
 801d468:	2b2e      	cmp	r3, #46	; 0x2e
 801d46a:	d10c      	bne.n	801d486 <_vfiprintf_r+0x176>
 801d46c:	7863      	ldrb	r3, [r4, #1]
 801d46e:	2b2a      	cmp	r3, #42	; 0x2a
 801d470:	d135      	bne.n	801d4de <_vfiprintf_r+0x1ce>
 801d472:	9b03      	ldr	r3, [sp, #12]
 801d474:	1d1a      	adds	r2, r3, #4
 801d476:	681b      	ldr	r3, [r3, #0]
 801d478:	9203      	str	r2, [sp, #12]
 801d47a:	2b00      	cmp	r3, #0
 801d47c:	bfb8      	it	lt
 801d47e:	f04f 33ff 	movlt.w	r3, #4294967295
 801d482:	3402      	adds	r4, #2
 801d484:	9305      	str	r3, [sp, #20]
 801d486:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801d56c <_vfiprintf_r+0x25c>
 801d48a:	7821      	ldrb	r1, [r4, #0]
 801d48c:	2203      	movs	r2, #3
 801d48e:	4650      	mov	r0, sl
 801d490:	f7fb f866 	bl	8018560 <memchr>
 801d494:	b140      	cbz	r0, 801d4a8 <_vfiprintf_r+0x198>
 801d496:	2340      	movs	r3, #64	; 0x40
 801d498:	eba0 000a 	sub.w	r0, r0, sl
 801d49c:	fa03 f000 	lsl.w	r0, r3, r0
 801d4a0:	9b04      	ldr	r3, [sp, #16]
 801d4a2:	4303      	orrs	r3, r0
 801d4a4:	3401      	adds	r4, #1
 801d4a6:	9304      	str	r3, [sp, #16]
 801d4a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d4ac:	482c      	ldr	r0, [pc, #176]	; (801d560 <_vfiprintf_r+0x250>)
 801d4ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801d4b2:	2206      	movs	r2, #6
 801d4b4:	f7fb f854 	bl	8018560 <memchr>
 801d4b8:	2800      	cmp	r0, #0
 801d4ba:	d03f      	beq.n	801d53c <_vfiprintf_r+0x22c>
 801d4bc:	4b29      	ldr	r3, [pc, #164]	; (801d564 <_vfiprintf_r+0x254>)
 801d4be:	bb1b      	cbnz	r3, 801d508 <_vfiprintf_r+0x1f8>
 801d4c0:	9b03      	ldr	r3, [sp, #12]
 801d4c2:	3307      	adds	r3, #7
 801d4c4:	f023 0307 	bic.w	r3, r3, #7
 801d4c8:	3308      	adds	r3, #8
 801d4ca:	9303      	str	r3, [sp, #12]
 801d4cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d4ce:	443b      	add	r3, r7
 801d4d0:	9309      	str	r3, [sp, #36]	; 0x24
 801d4d2:	e767      	b.n	801d3a4 <_vfiprintf_r+0x94>
 801d4d4:	fb0c 3202 	mla	r2, ip, r2, r3
 801d4d8:	460c      	mov	r4, r1
 801d4da:	2001      	movs	r0, #1
 801d4dc:	e7a5      	b.n	801d42a <_vfiprintf_r+0x11a>
 801d4de:	2300      	movs	r3, #0
 801d4e0:	3401      	adds	r4, #1
 801d4e2:	9305      	str	r3, [sp, #20]
 801d4e4:	4619      	mov	r1, r3
 801d4e6:	f04f 0c0a 	mov.w	ip, #10
 801d4ea:	4620      	mov	r0, r4
 801d4ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d4f0:	3a30      	subs	r2, #48	; 0x30
 801d4f2:	2a09      	cmp	r2, #9
 801d4f4:	d903      	bls.n	801d4fe <_vfiprintf_r+0x1ee>
 801d4f6:	2b00      	cmp	r3, #0
 801d4f8:	d0c5      	beq.n	801d486 <_vfiprintf_r+0x176>
 801d4fa:	9105      	str	r1, [sp, #20]
 801d4fc:	e7c3      	b.n	801d486 <_vfiprintf_r+0x176>
 801d4fe:	fb0c 2101 	mla	r1, ip, r1, r2
 801d502:	4604      	mov	r4, r0
 801d504:	2301      	movs	r3, #1
 801d506:	e7f0      	b.n	801d4ea <_vfiprintf_r+0x1da>
 801d508:	ab03      	add	r3, sp, #12
 801d50a:	9300      	str	r3, [sp, #0]
 801d50c:	462a      	mov	r2, r5
 801d50e:	4b16      	ldr	r3, [pc, #88]	; (801d568 <_vfiprintf_r+0x258>)
 801d510:	a904      	add	r1, sp, #16
 801d512:	4630      	mov	r0, r6
 801d514:	f7fc f830 	bl	8019578 <_printf_float>
 801d518:	4607      	mov	r7, r0
 801d51a:	1c78      	adds	r0, r7, #1
 801d51c:	d1d6      	bne.n	801d4cc <_vfiprintf_r+0x1bc>
 801d51e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801d520:	07d9      	lsls	r1, r3, #31
 801d522:	d405      	bmi.n	801d530 <_vfiprintf_r+0x220>
 801d524:	89ab      	ldrh	r3, [r5, #12]
 801d526:	059a      	lsls	r2, r3, #22
 801d528:	d402      	bmi.n	801d530 <_vfiprintf_r+0x220>
 801d52a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801d52c:	f000 faa1 	bl	801da72 <__retarget_lock_release_recursive>
 801d530:	89ab      	ldrh	r3, [r5, #12]
 801d532:	065b      	lsls	r3, r3, #25
 801d534:	f53f af12 	bmi.w	801d35c <_vfiprintf_r+0x4c>
 801d538:	9809      	ldr	r0, [sp, #36]	; 0x24
 801d53a:	e711      	b.n	801d360 <_vfiprintf_r+0x50>
 801d53c:	ab03      	add	r3, sp, #12
 801d53e:	9300      	str	r3, [sp, #0]
 801d540:	462a      	mov	r2, r5
 801d542:	4b09      	ldr	r3, [pc, #36]	; (801d568 <_vfiprintf_r+0x258>)
 801d544:	a904      	add	r1, sp, #16
 801d546:	4630      	mov	r0, r6
 801d548:	f7fc faba 	bl	8019ac0 <_printf_i>
 801d54c:	e7e4      	b.n	801d518 <_vfiprintf_r+0x208>
 801d54e:	bf00      	nop
 801d550:	08051fec 	.word	0x08051fec
 801d554:	0805200c 	.word	0x0805200c
 801d558:	08051fcc 	.word	0x08051fcc
 801d55c:	08051f7c 	.word	0x08051f7c
 801d560:	08051f86 	.word	0x08051f86
 801d564:	08019579 	.word	0x08019579
 801d568:	0801d2ed 	.word	0x0801d2ed
 801d56c:	08051f82 	.word	0x08051f82

0801d570 <__swbuf_r>:
 801d570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d572:	460e      	mov	r6, r1
 801d574:	4614      	mov	r4, r2
 801d576:	4605      	mov	r5, r0
 801d578:	b118      	cbz	r0, 801d582 <__swbuf_r+0x12>
 801d57a:	6983      	ldr	r3, [r0, #24]
 801d57c:	b90b      	cbnz	r3, 801d582 <__swbuf_r+0x12>
 801d57e:	f000 f9d9 	bl	801d934 <__sinit>
 801d582:	4b21      	ldr	r3, [pc, #132]	; (801d608 <__swbuf_r+0x98>)
 801d584:	429c      	cmp	r4, r3
 801d586:	d12b      	bne.n	801d5e0 <__swbuf_r+0x70>
 801d588:	686c      	ldr	r4, [r5, #4]
 801d58a:	69a3      	ldr	r3, [r4, #24]
 801d58c:	60a3      	str	r3, [r4, #8]
 801d58e:	89a3      	ldrh	r3, [r4, #12]
 801d590:	071a      	lsls	r2, r3, #28
 801d592:	d52f      	bpl.n	801d5f4 <__swbuf_r+0x84>
 801d594:	6923      	ldr	r3, [r4, #16]
 801d596:	b36b      	cbz	r3, 801d5f4 <__swbuf_r+0x84>
 801d598:	6923      	ldr	r3, [r4, #16]
 801d59a:	6820      	ldr	r0, [r4, #0]
 801d59c:	1ac0      	subs	r0, r0, r3
 801d59e:	6963      	ldr	r3, [r4, #20]
 801d5a0:	b2f6      	uxtb	r6, r6
 801d5a2:	4283      	cmp	r3, r0
 801d5a4:	4637      	mov	r7, r6
 801d5a6:	dc04      	bgt.n	801d5b2 <__swbuf_r+0x42>
 801d5a8:	4621      	mov	r1, r4
 801d5aa:	4628      	mov	r0, r5
 801d5ac:	f000 f92e 	bl	801d80c <_fflush_r>
 801d5b0:	bb30      	cbnz	r0, 801d600 <__swbuf_r+0x90>
 801d5b2:	68a3      	ldr	r3, [r4, #8]
 801d5b4:	3b01      	subs	r3, #1
 801d5b6:	60a3      	str	r3, [r4, #8]
 801d5b8:	6823      	ldr	r3, [r4, #0]
 801d5ba:	1c5a      	adds	r2, r3, #1
 801d5bc:	6022      	str	r2, [r4, #0]
 801d5be:	701e      	strb	r6, [r3, #0]
 801d5c0:	6963      	ldr	r3, [r4, #20]
 801d5c2:	3001      	adds	r0, #1
 801d5c4:	4283      	cmp	r3, r0
 801d5c6:	d004      	beq.n	801d5d2 <__swbuf_r+0x62>
 801d5c8:	89a3      	ldrh	r3, [r4, #12]
 801d5ca:	07db      	lsls	r3, r3, #31
 801d5cc:	d506      	bpl.n	801d5dc <__swbuf_r+0x6c>
 801d5ce:	2e0a      	cmp	r6, #10
 801d5d0:	d104      	bne.n	801d5dc <__swbuf_r+0x6c>
 801d5d2:	4621      	mov	r1, r4
 801d5d4:	4628      	mov	r0, r5
 801d5d6:	f000 f919 	bl	801d80c <_fflush_r>
 801d5da:	b988      	cbnz	r0, 801d600 <__swbuf_r+0x90>
 801d5dc:	4638      	mov	r0, r7
 801d5de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d5e0:	4b0a      	ldr	r3, [pc, #40]	; (801d60c <__swbuf_r+0x9c>)
 801d5e2:	429c      	cmp	r4, r3
 801d5e4:	d101      	bne.n	801d5ea <__swbuf_r+0x7a>
 801d5e6:	68ac      	ldr	r4, [r5, #8]
 801d5e8:	e7cf      	b.n	801d58a <__swbuf_r+0x1a>
 801d5ea:	4b09      	ldr	r3, [pc, #36]	; (801d610 <__swbuf_r+0xa0>)
 801d5ec:	429c      	cmp	r4, r3
 801d5ee:	bf08      	it	eq
 801d5f0:	68ec      	ldreq	r4, [r5, #12]
 801d5f2:	e7ca      	b.n	801d58a <__swbuf_r+0x1a>
 801d5f4:	4621      	mov	r1, r4
 801d5f6:	4628      	mov	r0, r5
 801d5f8:	f000 f80c 	bl	801d614 <__swsetup_r>
 801d5fc:	2800      	cmp	r0, #0
 801d5fe:	d0cb      	beq.n	801d598 <__swbuf_r+0x28>
 801d600:	f04f 37ff 	mov.w	r7, #4294967295
 801d604:	e7ea      	b.n	801d5dc <__swbuf_r+0x6c>
 801d606:	bf00      	nop
 801d608:	08051fec 	.word	0x08051fec
 801d60c:	0805200c 	.word	0x0805200c
 801d610:	08051fcc 	.word	0x08051fcc

0801d614 <__swsetup_r>:
 801d614:	4b32      	ldr	r3, [pc, #200]	; (801d6e0 <__swsetup_r+0xcc>)
 801d616:	b570      	push	{r4, r5, r6, lr}
 801d618:	681d      	ldr	r5, [r3, #0]
 801d61a:	4606      	mov	r6, r0
 801d61c:	460c      	mov	r4, r1
 801d61e:	b125      	cbz	r5, 801d62a <__swsetup_r+0x16>
 801d620:	69ab      	ldr	r3, [r5, #24]
 801d622:	b913      	cbnz	r3, 801d62a <__swsetup_r+0x16>
 801d624:	4628      	mov	r0, r5
 801d626:	f000 f985 	bl	801d934 <__sinit>
 801d62a:	4b2e      	ldr	r3, [pc, #184]	; (801d6e4 <__swsetup_r+0xd0>)
 801d62c:	429c      	cmp	r4, r3
 801d62e:	d10f      	bne.n	801d650 <__swsetup_r+0x3c>
 801d630:	686c      	ldr	r4, [r5, #4]
 801d632:	89a3      	ldrh	r3, [r4, #12]
 801d634:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801d638:	0719      	lsls	r1, r3, #28
 801d63a:	d42c      	bmi.n	801d696 <__swsetup_r+0x82>
 801d63c:	06dd      	lsls	r5, r3, #27
 801d63e:	d411      	bmi.n	801d664 <__swsetup_r+0x50>
 801d640:	2309      	movs	r3, #9
 801d642:	6033      	str	r3, [r6, #0]
 801d644:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801d648:	81a3      	strh	r3, [r4, #12]
 801d64a:	f04f 30ff 	mov.w	r0, #4294967295
 801d64e:	e03e      	b.n	801d6ce <__swsetup_r+0xba>
 801d650:	4b25      	ldr	r3, [pc, #148]	; (801d6e8 <__swsetup_r+0xd4>)
 801d652:	429c      	cmp	r4, r3
 801d654:	d101      	bne.n	801d65a <__swsetup_r+0x46>
 801d656:	68ac      	ldr	r4, [r5, #8]
 801d658:	e7eb      	b.n	801d632 <__swsetup_r+0x1e>
 801d65a:	4b24      	ldr	r3, [pc, #144]	; (801d6ec <__swsetup_r+0xd8>)
 801d65c:	429c      	cmp	r4, r3
 801d65e:	bf08      	it	eq
 801d660:	68ec      	ldreq	r4, [r5, #12]
 801d662:	e7e6      	b.n	801d632 <__swsetup_r+0x1e>
 801d664:	0758      	lsls	r0, r3, #29
 801d666:	d512      	bpl.n	801d68e <__swsetup_r+0x7a>
 801d668:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801d66a:	b141      	cbz	r1, 801d67e <__swsetup_r+0x6a>
 801d66c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801d670:	4299      	cmp	r1, r3
 801d672:	d002      	beq.n	801d67a <__swsetup_r+0x66>
 801d674:	4630      	mov	r0, r6
 801d676:	f7ff fb25 	bl	801ccc4 <_free_r>
 801d67a:	2300      	movs	r3, #0
 801d67c:	6363      	str	r3, [r4, #52]	; 0x34
 801d67e:	89a3      	ldrh	r3, [r4, #12]
 801d680:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801d684:	81a3      	strh	r3, [r4, #12]
 801d686:	2300      	movs	r3, #0
 801d688:	6063      	str	r3, [r4, #4]
 801d68a:	6923      	ldr	r3, [r4, #16]
 801d68c:	6023      	str	r3, [r4, #0]
 801d68e:	89a3      	ldrh	r3, [r4, #12]
 801d690:	f043 0308 	orr.w	r3, r3, #8
 801d694:	81a3      	strh	r3, [r4, #12]
 801d696:	6923      	ldr	r3, [r4, #16]
 801d698:	b94b      	cbnz	r3, 801d6ae <__swsetup_r+0x9a>
 801d69a:	89a3      	ldrh	r3, [r4, #12]
 801d69c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801d6a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801d6a4:	d003      	beq.n	801d6ae <__swsetup_r+0x9a>
 801d6a6:	4621      	mov	r1, r4
 801d6a8:	4630      	mov	r0, r6
 801d6aa:	f000 fa09 	bl	801dac0 <__smakebuf_r>
 801d6ae:	89a0      	ldrh	r0, [r4, #12]
 801d6b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801d6b4:	f010 0301 	ands.w	r3, r0, #1
 801d6b8:	d00a      	beq.n	801d6d0 <__swsetup_r+0xbc>
 801d6ba:	2300      	movs	r3, #0
 801d6bc:	60a3      	str	r3, [r4, #8]
 801d6be:	6963      	ldr	r3, [r4, #20]
 801d6c0:	425b      	negs	r3, r3
 801d6c2:	61a3      	str	r3, [r4, #24]
 801d6c4:	6923      	ldr	r3, [r4, #16]
 801d6c6:	b943      	cbnz	r3, 801d6da <__swsetup_r+0xc6>
 801d6c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801d6cc:	d1ba      	bne.n	801d644 <__swsetup_r+0x30>
 801d6ce:	bd70      	pop	{r4, r5, r6, pc}
 801d6d0:	0781      	lsls	r1, r0, #30
 801d6d2:	bf58      	it	pl
 801d6d4:	6963      	ldrpl	r3, [r4, #20]
 801d6d6:	60a3      	str	r3, [r4, #8]
 801d6d8:	e7f4      	b.n	801d6c4 <__swsetup_r+0xb0>
 801d6da:	2000      	movs	r0, #0
 801d6dc:	e7f7      	b.n	801d6ce <__swsetup_r+0xba>
 801d6de:	bf00      	nop
 801d6e0:	20000064 	.word	0x20000064
 801d6e4:	08051fec 	.word	0x08051fec
 801d6e8:	0805200c 	.word	0x0805200c
 801d6ec:	08051fcc 	.word	0x08051fcc

0801d6f0 <abort>:
 801d6f0:	b508      	push	{r3, lr}
 801d6f2:	2006      	movs	r0, #6
 801d6f4:	f000 fa54 	bl	801dba0 <raise>
 801d6f8:	2001      	movs	r0, #1
 801d6fa:	f7e8 fadc 	bl	8005cb6 <_exit>
	...

0801d700 <__sflush_r>:
 801d700:	898a      	ldrh	r2, [r1, #12]
 801d702:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d706:	4605      	mov	r5, r0
 801d708:	0710      	lsls	r0, r2, #28
 801d70a:	460c      	mov	r4, r1
 801d70c:	d458      	bmi.n	801d7c0 <__sflush_r+0xc0>
 801d70e:	684b      	ldr	r3, [r1, #4]
 801d710:	2b00      	cmp	r3, #0
 801d712:	dc05      	bgt.n	801d720 <__sflush_r+0x20>
 801d714:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801d716:	2b00      	cmp	r3, #0
 801d718:	dc02      	bgt.n	801d720 <__sflush_r+0x20>
 801d71a:	2000      	movs	r0, #0
 801d71c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d720:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801d722:	2e00      	cmp	r6, #0
 801d724:	d0f9      	beq.n	801d71a <__sflush_r+0x1a>
 801d726:	2300      	movs	r3, #0
 801d728:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801d72c:	682f      	ldr	r7, [r5, #0]
 801d72e:	602b      	str	r3, [r5, #0]
 801d730:	d032      	beq.n	801d798 <__sflush_r+0x98>
 801d732:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801d734:	89a3      	ldrh	r3, [r4, #12]
 801d736:	075a      	lsls	r2, r3, #29
 801d738:	d505      	bpl.n	801d746 <__sflush_r+0x46>
 801d73a:	6863      	ldr	r3, [r4, #4]
 801d73c:	1ac0      	subs	r0, r0, r3
 801d73e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801d740:	b10b      	cbz	r3, 801d746 <__sflush_r+0x46>
 801d742:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801d744:	1ac0      	subs	r0, r0, r3
 801d746:	2300      	movs	r3, #0
 801d748:	4602      	mov	r2, r0
 801d74a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801d74c:	6a21      	ldr	r1, [r4, #32]
 801d74e:	4628      	mov	r0, r5
 801d750:	47b0      	blx	r6
 801d752:	1c43      	adds	r3, r0, #1
 801d754:	89a3      	ldrh	r3, [r4, #12]
 801d756:	d106      	bne.n	801d766 <__sflush_r+0x66>
 801d758:	6829      	ldr	r1, [r5, #0]
 801d75a:	291d      	cmp	r1, #29
 801d75c:	d82c      	bhi.n	801d7b8 <__sflush_r+0xb8>
 801d75e:	4a2a      	ldr	r2, [pc, #168]	; (801d808 <__sflush_r+0x108>)
 801d760:	40ca      	lsrs	r2, r1
 801d762:	07d6      	lsls	r6, r2, #31
 801d764:	d528      	bpl.n	801d7b8 <__sflush_r+0xb8>
 801d766:	2200      	movs	r2, #0
 801d768:	6062      	str	r2, [r4, #4]
 801d76a:	04d9      	lsls	r1, r3, #19
 801d76c:	6922      	ldr	r2, [r4, #16]
 801d76e:	6022      	str	r2, [r4, #0]
 801d770:	d504      	bpl.n	801d77c <__sflush_r+0x7c>
 801d772:	1c42      	adds	r2, r0, #1
 801d774:	d101      	bne.n	801d77a <__sflush_r+0x7a>
 801d776:	682b      	ldr	r3, [r5, #0]
 801d778:	b903      	cbnz	r3, 801d77c <__sflush_r+0x7c>
 801d77a:	6560      	str	r0, [r4, #84]	; 0x54
 801d77c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801d77e:	602f      	str	r7, [r5, #0]
 801d780:	2900      	cmp	r1, #0
 801d782:	d0ca      	beq.n	801d71a <__sflush_r+0x1a>
 801d784:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801d788:	4299      	cmp	r1, r3
 801d78a:	d002      	beq.n	801d792 <__sflush_r+0x92>
 801d78c:	4628      	mov	r0, r5
 801d78e:	f7ff fa99 	bl	801ccc4 <_free_r>
 801d792:	2000      	movs	r0, #0
 801d794:	6360      	str	r0, [r4, #52]	; 0x34
 801d796:	e7c1      	b.n	801d71c <__sflush_r+0x1c>
 801d798:	6a21      	ldr	r1, [r4, #32]
 801d79a:	2301      	movs	r3, #1
 801d79c:	4628      	mov	r0, r5
 801d79e:	47b0      	blx	r6
 801d7a0:	1c41      	adds	r1, r0, #1
 801d7a2:	d1c7      	bne.n	801d734 <__sflush_r+0x34>
 801d7a4:	682b      	ldr	r3, [r5, #0]
 801d7a6:	2b00      	cmp	r3, #0
 801d7a8:	d0c4      	beq.n	801d734 <__sflush_r+0x34>
 801d7aa:	2b1d      	cmp	r3, #29
 801d7ac:	d001      	beq.n	801d7b2 <__sflush_r+0xb2>
 801d7ae:	2b16      	cmp	r3, #22
 801d7b0:	d101      	bne.n	801d7b6 <__sflush_r+0xb6>
 801d7b2:	602f      	str	r7, [r5, #0]
 801d7b4:	e7b1      	b.n	801d71a <__sflush_r+0x1a>
 801d7b6:	89a3      	ldrh	r3, [r4, #12]
 801d7b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801d7bc:	81a3      	strh	r3, [r4, #12]
 801d7be:	e7ad      	b.n	801d71c <__sflush_r+0x1c>
 801d7c0:	690f      	ldr	r7, [r1, #16]
 801d7c2:	2f00      	cmp	r7, #0
 801d7c4:	d0a9      	beq.n	801d71a <__sflush_r+0x1a>
 801d7c6:	0793      	lsls	r3, r2, #30
 801d7c8:	680e      	ldr	r6, [r1, #0]
 801d7ca:	bf08      	it	eq
 801d7cc:	694b      	ldreq	r3, [r1, #20]
 801d7ce:	600f      	str	r7, [r1, #0]
 801d7d0:	bf18      	it	ne
 801d7d2:	2300      	movne	r3, #0
 801d7d4:	eba6 0807 	sub.w	r8, r6, r7
 801d7d8:	608b      	str	r3, [r1, #8]
 801d7da:	f1b8 0f00 	cmp.w	r8, #0
 801d7de:	dd9c      	ble.n	801d71a <__sflush_r+0x1a>
 801d7e0:	6a21      	ldr	r1, [r4, #32]
 801d7e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801d7e4:	4643      	mov	r3, r8
 801d7e6:	463a      	mov	r2, r7
 801d7e8:	4628      	mov	r0, r5
 801d7ea:	47b0      	blx	r6
 801d7ec:	2800      	cmp	r0, #0
 801d7ee:	dc06      	bgt.n	801d7fe <__sflush_r+0xfe>
 801d7f0:	89a3      	ldrh	r3, [r4, #12]
 801d7f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801d7f6:	81a3      	strh	r3, [r4, #12]
 801d7f8:	f04f 30ff 	mov.w	r0, #4294967295
 801d7fc:	e78e      	b.n	801d71c <__sflush_r+0x1c>
 801d7fe:	4407      	add	r7, r0
 801d800:	eba8 0800 	sub.w	r8, r8, r0
 801d804:	e7e9      	b.n	801d7da <__sflush_r+0xda>
 801d806:	bf00      	nop
 801d808:	20400001 	.word	0x20400001

0801d80c <_fflush_r>:
 801d80c:	b538      	push	{r3, r4, r5, lr}
 801d80e:	690b      	ldr	r3, [r1, #16]
 801d810:	4605      	mov	r5, r0
 801d812:	460c      	mov	r4, r1
 801d814:	b913      	cbnz	r3, 801d81c <_fflush_r+0x10>
 801d816:	2500      	movs	r5, #0
 801d818:	4628      	mov	r0, r5
 801d81a:	bd38      	pop	{r3, r4, r5, pc}
 801d81c:	b118      	cbz	r0, 801d826 <_fflush_r+0x1a>
 801d81e:	6983      	ldr	r3, [r0, #24]
 801d820:	b90b      	cbnz	r3, 801d826 <_fflush_r+0x1a>
 801d822:	f000 f887 	bl	801d934 <__sinit>
 801d826:	4b14      	ldr	r3, [pc, #80]	; (801d878 <_fflush_r+0x6c>)
 801d828:	429c      	cmp	r4, r3
 801d82a:	d11b      	bne.n	801d864 <_fflush_r+0x58>
 801d82c:	686c      	ldr	r4, [r5, #4]
 801d82e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d832:	2b00      	cmp	r3, #0
 801d834:	d0ef      	beq.n	801d816 <_fflush_r+0xa>
 801d836:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801d838:	07d0      	lsls	r0, r2, #31
 801d83a:	d404      	bmi.n	801d846 <_fflush_r+0x3a>
 801d83c:	0599      	lsls	r1, r3, #22
 801d83e:	d402      	bmi.n	801d846 <_fflush_r+0x3a>
 801d840:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801d842:	f000 f915 	bl	801da70 <__retarget_lock_acquire_recursive>
 801d846:	4628      	mov	r0, r5
 801d848:	4621      	mov	r1, r4
 801d84a:	f7ff ff59 	bl	801d700 <__sflush_r>
 801d84e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801d850:	07da      	lsls	r2, r3, #31
 801d852:	4605      	mov	r5, r0
 801d854:	d4e0      	bmi.n	801d818 <_fflush_r+0xc>
 801d856:	89a3      	ldrh	r3, [r4, #12]
 801d858:	059b      	lsls	r3, r3, #22
 801d85a:	d4dd      	bmi.n	801d818 <_fflush_r+0xc>
 801d85c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801d85e:	f000 f908 	bl	801da72 <__retarget_lock_release_recursive>
 801d862:	e7d9      	b.n	801d818 <_fflush_r+0xc>
 801d864:	4b05      	ldr	r3, [pc, #20]	; (801d87c <_fflush_r+0x70>)
 801d866:	429c      	cmp	r4, r3
 801d868:	d101      	bne.n	801d86e <_fflush_r+0x62>
 801d86a:	68ac      	ldr	r4, [r5, #8]
 801d86c:	e7df      	b.n	801d82e <_fflush_r+0x22>
 801d86e:	4b04      	ldr	r3, [pc, #16]	; (801d880 <_fflush_r+0x74>)
 801d870:	429c      	cmp	r4, r3
 801d872:	bf08      	it	eq
 801d874:	68ec      	ldreq	r4, [r5, #12]
 801d876:	e7da      	b.n	801d82e <_fflush_r+0x22>
 801d878:	08051fec 	.word	0x08051fec
 801d87c:	0805200c 	.word	0x0805200c
 801d880:	08051fcc 	.word	0x08051fcc

0801d884 <std>:
 801d884:	2300      	movs	r3, #0
 801d886:	b510      	push	{r4, lr}
 801d888:	4604      	mov	r4, r0
 801d88a:	e9c0 3300 	strd	r3, r3, [r0]
 801d88e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801d892:	6083      	str	r3, [r0, #8]
 801d894:	8181      	strh	r1, [r0, #12]
 801d896:	6643      	str	r3, [r0, #100]	; 0x64
 801d898:	81c2      	strh	r2, [r0, #14]
 801d89a:	6183      	str	r3, [r0, #24]
 801d89c:	4619      	mov	r1, r3
 801d89e:	2208      	movs	r2, #8
 801d8a0:	305c      	adds	r0, #92	; 0x5c
 801d8a2:	f7fb fdc1 	bl	8019428 <memset>
 801d8a6:	4b05      	ldr	r3, [pc, #20]	; (801d8bc <std+0x38>)
 801d8a8:	6263      	str	r3, [r4, #36]	; 0x24
 801d8aa:	4b05      	ldr	r3, [pc, #20]	; (801d8c0 <std+0x3c>)
 801d8ac:	62a3      	str	r3, [r4, #40]	; 0x28
 801d8ae:	4b05      	ldr	r3, [pc, #20]	; (801d8c4 <std+0x40>)
 801d8b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 801d8b2:	4b05      	ldr	r3, [pc, #20]	; (801d8c8 <std+0x44>)
 801d8b4:	6224      	str	r4, [r4, #32]
 801d8b6:	6323      	str	r3, [r4, #48]	; 0x30
 801d8b8:	bd10      	pop	{r4, pc}
 801d8ba:	bf00      	nop
 801d8bc:	0801dbd9 	.word	0x0801dbd9
 801d8c0:	0801dbfb 	.word	0x0801dbfb
 801d8c4:	0801dc33 	.word	0x0801dc33
 801d8c8:	0801dc57 	.word	0x0801dc57

0801d8cc <_cleanup_r>:
 801d8cc:	4901      	ldr	r1, [pc, #4]	; (801d8d4 <_cleanup_r+0x8>)
 801d8ce:	f000 b8af 	b.w	801da30 <_fwalk_reent>
 801d8d2:	bf00      	nop
 801d8d4:	0801d80d 	.word	0x0801d80d

0801d8d8 <__sfmoreglue>:
 801d8d8:	b570      	push	{r4, r5, r6, lr}
 801d8da:	2268      	movs	r2, #104	; 0x68
 801d8dc:	1e4d      	subs	r5, r1, #1
 801d8de:	4355      	muls	r5, r2
 801d8e0:	460e      	mov	r6, r1
 801d8e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801d8e6:	f7ff fa59 	bl	801cd9c <_malloc_r>
 801d8ea:	4604      	mov	r4, r0
 801d8ec:	b140      	cbz	r0, 801d900 <__sfmoreglue+0x28>
 801d8ee:	2100      	movs	r1, #0
 801d8f0:	e9c0 1600 	strd	r1, r6, [r0]
 801d8f4:	300c      	adds	r0, #12
 801d8f6:	60a0      	str	r0, [r4, #8]
 801d8f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801d8fc:	f7fb fd94 	bl	8019428 <memset>
 801d900:	4620      	mov	r0, r4
 801d902:	bd70      	pop	{r4, r5, r6, pc}

0801d904 <__sfp_lock_acquire>:
 801d904:	4801      	ldr	r0, [pc, #4]	; (801d90c <__sfp_lock_acquire+0x8>)
 801d906:	f000 b8b3 	b.w	801da70 <__retarget_lock_acquire_recursive>
 801d90a:	bf00      	nop
 801d90c:	200009b9 	.word	0x200009b9

0801d910 <__sfp_lock_release>:
 801d910:	4801      	ldr	r0, [pc, #4]	; (801d918 <__sfp_lock_release+0x8>)
 801d912:	f000 b8ae 	b.w	801da72 <__retarget_lock_release_recursive>
 801d916:	bf00      	nop
 801d918:	200009b9 	.word	0x200009b9

0801d91c <__sinit_lock_acquire>:
 801d91c:	4801      	ldr	r0, [pc, #4]	; (801d924 <__sinit_lock_acquire+0x8>)
 801d91e:	f000 b8a7 	b.w	801da70 <__retarget_lock_acquire_recursive>
 801d922:	bf00      	nop
 801d924:	200009ba 	.word	0x200009ba

0801d928 <__sinit_lock_release>:
 801d928:	4801      	ldr	r0, [pc, #4]	; (801d930 <__sinit_lock_release+0x8>)
 801d92a:	f000 b8a2 	b.w	801da72 <__retarget_lock_release_recursive>
 801d92e:	bf00      	nop
 801d930:	200009ba 	.word	0x200009ba

0801d934 <__sinit>:
 801d934:	b510      	push	{r4, lr}
 801d936:	4604      	mov	r4, r0
 801d938:	f7ff fff0 	bl	801d91c <__sinit_lock_acquire>
 801d93c:	69a3      	ldr	r3, [r4, #24]
 801d93e:	b11b      	cbz	r3, 801d948 <__sinit+0x14>
 801d940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d944:	f7ff bff0 	b.w	801d928 <__sinit_lock_release>
 801d948:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801d94c:	6523      	str	r3, [r4, #80]	; 0x50
 801d94e:	4b13      	ldr	r3, [pc, #76]	; (801d99c <__sinit+0x68>)
 801d950:	4a13      	ldr	r2, [pc, #76]	; (801d9a0 <__sinit+0x6c>)
 801d952:	681b      	ldr	r3, [r3, #0]
 801d954:	62a2      	str	r2, [r4, #40]	; 0x28
 801d956:	42a3      	cmp	r3, r4
 801d958:	bf04      	itt	eq
 801d95a:	2301      	moveq	r3, #1
 801d95c:	61a3      	streq	r3, [r4, #24]
 801d95e:	4620      	mov	r0, r4
 801d960:	f000 f820 	bl	801d9a4 <__sfp>
 801d964:	6060      	str	r0, [r4, #4]
 801d966:	4620      	mov	r0, r4
 801d968:	f000 f81c 	bl	801d9a4 <__sfp>
 801d96c:	60a0      	str	r0, [r4, #8]
 801d96e:	4620      	mov	r0, r4
 801d970:	f000 f818 	bl	801d9a4 <__sfp>
 801d974:	2200      	movs	r2, #0
 801d976:	60e0      	str	r0, [r4, #12]
 801d978:	2104      	movs	r1, #4
 801d97a:	6860      	ldr	r0, [r4, #4]
 801d97c:	f7ff ff82 	bl	801d884 <std>
 801d980:	68a0      	ldr	r0, [r4, #8]
 801d982:	2201      	movs	r2, #1
 801d984:	2109      	movs	r1, #9
 801d986:	f7ff ff7d 	bl	801d884 <std>
 801d98a:	68e0      	ldr	r0, [r4, #12]
 801d98c:	2202      	movs	r2, #2
 801d98e:	2112      	movs	r1, #18
 801d990:	f7ff ff78 	bl	801d884 <std>
 801d994:	2301      	movs	r3, #1
 801d996:	61a3      	str	r3, [r4, #24]
 801d998:	e7d2      	b.n	801d940 <__sinit+0xc>
 801d99a:	bf00      	nop
 801d99c:	08051b88 	.word	0x08051b88
 801d9a0:	0801d8cd 	.word	0x0801d8cd

0801d9a4 <__sfp>:
 801d9a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d9a6:	4607      	mov	r7, r0
 801d9a8:	f7ff ffac 	bl	801d904 <__sfp_lock_acquire>
 801d9ac:	4b1e      	ldr	r3, [pc, #120]	; (801da28 <__sfp+0x84>)
 801d9ae:	681e      	ldr	r6, [r3, #0]
 801d9b0:	69b3      	ldr	r3, [r6, #24]
 801d9b2:	b913      	cbnz	r3, 801d9ba <__sfp+0x16>
 801d9b4:	4630      	mov	r0, r6
 801d9b6:	f7ff ffbd 	bl	801d934 <__sinit>
 801d9ba:	3648      	adds	r6, #72	; 0x48
 801d9bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801d9c0:	3b01      	subs	r3, #1
 801d9c2:	d503      	bpl.n	801d9cc <__sfp+0x28>
 801d9c4:	6833      	ldr	r3, [r6, #0]
 801d9c6:	b30b      	cbz	r3, 801da0c <__sfp+0x68>
 801d9c8:	6836      	ldr	r6, [r6, #0]
 801d9ca:	e7f7      	b.n	801d9bc <__sfp+0x18>
 801d9cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801d9d0:	b9d5      	cbnz	r5, 801da08 <__sfp+0x64>
 801d9d2:	4b16      	ldr	r3, [pc, #88]	; (801da2c <__sfp+0x88>)
 801d9d4:	60e3      	str	r3, [r4, #12]
 801d9d6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801d9da:	6665      	str	r5, [r4, #100]	; 0x64
 801d9dc:	f000 f847 	bl	801da6e <__retarget_lock_init_recursive>
 801d9e0:	f7ff ff96 	bl	801d910 <__sfp_lock_release>
 801d9e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801d9e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801d9ec:	6025      	str	r5, [r4, #0]
 801d9ee:	61a5      	str	r5, [r4, #24]
 801d9f0:	2208      	movs	r2, #8
 801d9f2:	4629      	mov	r1, r5
 801d9f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801d9f8:	f7fb fd16 	bl	8019428 <memset>
 801d9fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801da00:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801da04:	4620      	mov	r0, r4
 801da06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801da08:	3468      	adds	r4, #104	; 0x68
 801da0a:	e7d9      	b.n	801d9c0 <__sfp+0x1c>
 801da0c:	2104      	movs	r1, #4
 801da0e:	4638      	mov	r0, r7
 801da10:	f7ff ff62 	bl	801d8d8 <__sfmoreglue>
 801da14:	4604      	mov	r4, r0
 801da16:	6030      	str	r0, [r6, #0]
 801da18:	2800      	cmp	r0, #0
 801da1a:	d1d5      	bne.n	801d9c8 <__sfp+0x24>
 801da1c:	f7ff ff78 	bl	801d910 <__sfp_lock_release>
 801da20:	230c      	movs	r3, #12
 801da22:	603b      	str	r3, [r7, #0]
 801da24:	e7ee      	b.n	801da04 <__sfp+0x60>
 801da26:	bf00      	nop
 801da28:	08051b88 	.word	0x08051b88
 801da2c:	ffff0001 	.word	0xffff0001

0801da30 <_fwalk_reent>:
 801da30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801da34:	4606      	mov	r6, r0
 801da36:	4688      	mov	r8, r1
 801da38:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801da3c:	2700      	movs	r7, #0
 801da3e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801da42:	f1b9 0901 	subs.w	r9, r9, #1
 801da46:	d505      	bpl.n	801da54 <_fwalk_reent+0x24>
 801da48:	6824      	ldr	r4, [r4, #0]
 801da4a:	2c00      	cmp	r4, #0
 801da4c:	d1f7      	bne.n	801da3e <_fwalk_reent+0xe>
 801da4e:	4638      	mov	r0, r7
 801da50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801da54:	89ab      	ldrh	r3, [r5, #12]
 801da56:	2b01      	cmp	r3, #1
 801da58:	d907      	bls.n	801da6a <_fwalk_reent+0x3a>
 801da5a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801da5e:	3301      	adds	r3, #1
 801da60:	d003      	beq.n	801da6a <_fwalk_reent+0x3a>
 801da62:	4629      	mov	r1, r5
 801da64:	4630      	mov	r0, r6
 801da66:	47c0      	blx	r8
 801da68:	4307      	orrs	r7, r0
 801da6a:	3568      	adds	r5, #104	; 0x68
 801da6c:	e7e9      	b.n	801da42 <_fwalk_reent+0x12>

0801da6e <__retarget_lock_init_recursive>:
 801da6e:	4770      	bx	lr

0801da70 <__retarget_lock_acquire_recursive>:
 801da70:	4770      	bx	lr

0801da72 <__retarget_lock_release_recursive>:
 801da72:	4770      	bx	lr

0801da74 <__swhatbuf_r>:
 801da74:	b570      	push	{r4, r5, r6, lr}
 801da76:	460e      	mov	r6, r1
 801da78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801da7c:	2900      	cmp	r1, #0
 801da7e:	b096      	sub	sp, #88	; 0x58
 801da80:	4614      	mov	r4, r2
 801da82:	461d      	mov	r5, r3
 801da84:	da08      	bge.n	801da98 <__swhatbuf_r+0x24>
 801da86:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801da8a:	2200      	movs	r2, #0
 801da8c:	602a      	str	r2, [r5, #0]
 801da8e:	061a      	lsls	r2, r3, #24
 801da90:	d410      	bmi.n	801dab4 <__swhatbuf_r+0x40>
 801da92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801da96:	e00e      	b.n	801dab6 <__swhatbuf_r+0x42>
 801da98:	466a      	mov	r2, sp
 801da9a:	f000 f903 	bl	801dca4 <_fstat_r>
 801da9e:	2800      	cmp	r0, #0
 801daa0:	dbf1      	blt.n	801da86 <__swhatbuf_r+0x12>
 801daa2:	9a01      	ldr	r2, [sp, #4]
 801daa4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801daa8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801daac:	425a      	negs	r2, r3
 801daae:	415a      	adcs	r2, r3
 801dab0:	602a      	str	r2, [r5, #0]
 801dab2:	e7ee      	b.n	801da92 <__swhatbuf_r+0x1e>
 801dab4:	2340      	movs	r3, #64	; 0x40
 801dab6:	2000      	movs	r0, #0
 801dab8:	6023      	str	r3, [r4, #0]
 801daba:	b016      	add	sp, #88	; 0x58
 801dabc:	bd70      	pop	{r4, r5, r6, pc}
	...

0801dac0 <__smakebuf_r>:
 801dac0:	898b      	ldrh	r3, [r1, #12]
 801dac2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801dac4:	079d      	lsls	r5, r3, #30
 801dac6:	4606      	mov	r6, r0
 801dac8:	460c      	mov	r4, r1
 801daca:	d507      	bpl.n	801dadc <__smakebuf_r+0x1c>
 801dacc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801dad0:	6023      	str	r3, [r4, #0]
 801dad2:	6123      	str	r3, [r4, #16]
 801dad4:	2301      	movs	r3, #1
 801dad6:	6163      	str	r3, [r4, #20]
 801dad8:	b002      	add	sp, #8
 801dada:	bd70      	pop	{r4, r5, r6, pc}
 801dadc:	ab01      	add	r3, sp, #4
 801dade:	466a      	mov	r2, sp
 801dae0:	f7ff ffc8 	bl	801da74 <__swhatbuf_r>
 801dae4:	9900      	ldr	r1, [sp, #0]
 801dae6:	4605      	mov	r5, r0
 801dae8:	4630      	mov	r0, r6
 801daea:	f7ff f957 	bl	801cd9c <_malloc_r>
 801daee:	b948      	cbnz	r0, 801db04 <__smakebuf_r+0x44>
 801daf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801daf4:	059a      	lsls	r2, r3, #22
 801daf6:	d4ef      	bmi.n	801dad8 <__smakebuf_r+0x18>
 801daf8:	f023 0303 	bic.w	r3, r3, #3
 801dafc:	f043 0302 	orr.w	r3, r3, #2
 801db00:	81a3      	strh	r3, [r4, #12]
 801db02:	e7e3      	b.n	801dacc <__smakebuf_r+0xc>
 801db04:	4b0d      	ldr	r3, [pc, #52]	; (801db3c <__smakebuf_r+0x7c>)
 801db06:	62b3      	str	r3, [r6, #40]	; 0x28
 801db08:	89a3      	ldrh	r3, [r4, #12]
 801db0a:	6020      	str	r0, [r4, #0]
 801db0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801db10:	81a3      	strh	r3, [r4, #12]
 801db12:	9b00      	ldr	r3, [sp, #0]
 801db14:	6163      	str	r3, [r4, #20]
 801db16:	9b01      	ldr	r3, [sp, #4]
 801db18:	6120      	str	r0, [r4, #16]
 801db1a:	b15b      	cbz	r3, 801db34 <__smakebuf_r+0x74>
 801db1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801db20:	4630      	mov	r0, r6
 801db22:	f000 f8d1 	bl	801dcc8 <_isatty_r>
 801db26:	b128      	cbz	r0, 801db34 <__smakebuf_r+0x74>
 801db28:	89a3      	ldrh	r3, [r4, #12]
 801db2a:	f023 0303 	bic.w	r3, r3, #3
 801db2e:	f043 0301 	orr.w	r3, r3, #1
 801db32:	81a3      	strh	r3, [r4, #12]
 801db34:	89a0      	ldrh	r0, [r4, #12]
 801db36:	4305      	orrs	r5, r0
 801db38:	81a5      	strh	r5, [r4, #12]
 801db3a:	e7cd      	b.n	801dad8 <__smakebuf_r+0x18>
 801db3c:	0801d8cd 	.word	0x0801d8cd

0801db40 <_malloc_usable_size_r>:
 801db40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801db44:	1f18      	subs	r0, r3, #4
 801db46:	2b00      	cmp	r3, #0
 801db48:	bfbc      	itt	lt
 801db4a:	580b      	ldrlt	r3, [r1, r0]
 801db4c:	18c0      	addlt	r0, r0, r3
 801db4e:	4770      	bx	lr

0801db50 <_raise_r>:
 801db50:	291f      	cmp	r1, #31
 801db52:	b538      	push	{r3, r4, r5, lr}
 801db54:	4604      	mov	r4, r0
 801db56:	460d      	mov	r5, r1
 801db58:	d904      	bls.n	801db64 <_raise_r+0x14>
 801db5a:	2316      	movs	r3, #22
 801db5c:	6003      	str	r3, [r0, #0]
 801db5e:	f04f 30ff 	mov.w	r0, #4294967295
 801db62:	bd38      	pop	{r3, r4, r5, pc}
 801db64:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801db66:	b112      	cbz	r2, 801db6e <_raise_r+0x1e>
 801db68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801db6c:	b94b      	cbnz	r3, 801db82 <_raise_r+0x32>
 801db6e:	4620      	mov	r0, r4
 801db70:	f000 f830 	bl	801dbd4 <_getpid_r>
 801db74:	462a      	mov	r2, r5
 801db76:	4601      	mov	r1, r0
 801db78:	4620      	mov	r0, r4
 801db7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801db7e:	f000 b817 	b.w	801dbb0 <_kill_r>
 801db82:	2b01      	cmp	r3, #1
 801db84:	d00a      	beq.n	801db9c <_raise_r+0x4c>
 801db86:	1c59      	adds	r1, r3, #1
 801db88:	d103      	bne.n	801db92 <_raise_r+0x42>
 801db8a:	2316      	movs	r3, #22
 801db8c:	6003      	str	r3, [r0, #0]
 801db8e:	2001      	movs	r0, #1
 801db90:	e7e7      	b.n	801db62 <_raise_r+0x12>
 801db92:	2400      	movs	r4, #0
 801db94:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801db98:	4628      	mov	r0, r5
 801db9a:	4798      	blx	r3
 801db9c:	2000      	movs	r0, #0
 801db9e:	e7e0      	b.n	801db62 <_raise_r+0x12>

0801dba0 <raise>:
 801dba0:	4b02      	ldr	r3, [pc, #8]	; (801dbac <raise+0xc>)
 801dba2:	4601      	mov	r1, r0
 801dba4:	6818      	ldr	r0, [r3, #0]
 801dba6:	f7ff bfd3 	b.w	801db50 <_raise_r>
 801dbaa:	bf00      	nop
 801dbac:	20000064 	.word	0x20000064

0801dbb0 <_kill_r>:
 801dbb0:	b538      	push	{r3, r4, r5, lr}
 801dbb2:	4d07      	ldr	r5, [pc, #28]	; (801dbd0 <_kill_r+0x20>)
 801dbb4:	2300      	movs	r3, #0
 801dbb6:	4604      	mov	r4, r0
 801dbb8:	4608      	mov	r0, r1
 801dbba:	4611      	mov	r1, r2
 801dbbc:	602b      	str	r3, [r5, #0]
 801dbbe:	f7e8 f86a 	bl	8005c96 <_kill>
 801dbc2:	1c43      	adds	r3, r0, #1
 801dbc4:	d102      	bne.n	801dbcc <_kill_r+0x1c>
 801dbc6:	682b      	ldr	r3, [r5, #0]
 801dbc8:	b103      	cbz	r3, 801dbcc <_kill_r+0x1c>
 801dbca:	6023      	str	r3, [r4, #0]
 801dbcc:	bd38      	pop	{r3, r4, r5, pc}
 801dbce:	bf00      	nop
 801dbd0:	200009b4 	.word	0x200009b4

0801dbd4 <_getpid_r>:
 801dbd4:	f7e8 b857 	b.w	8005c86 <_getpid>

0801dbd8 <__sread>:
 801dbd8:	b510      	push	{r4, lr}
 801dbda:	460c      	mov	r4, r1
 801dbdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801dbe0:	f000 f894 	bl	801dd0c <_read_r>
 801dbe4:	2800      	cmp	r0, #0
 801dbe6:	bfab      	itete	ge
 801dbe8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801dbea:	89a3      	ldrhlt	r3, [r4, #12]
 801dbec:	181b      	addge	r3, r3, r0
 801dbee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801dbf2:	bfac      	ite	ge
 801dbf4:	6563      	strge	r3, [r4, #84]	; 0x54
 801dbf6:	81a3      	strhlt	r3, [r4, #12]
 801dbf8:	bd10      	pop	{r4, pc}

0801dbfa <__swrite>:
 801dbfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801dbfe:	461f      	mov	r7, r3
 801dc00:	898b      	ldrh	r3, [r1, #12]
 801dc02:	05db      	lsls	r3, r3, #23
 801dc04:	4605      	mov	r5, r0
 801dc06:	460c      	mov	r4, r1
 801dc08:	4616      	mov	r6, r2
 801dc0a:	d505      	bpl.n	801dc18 <__swrite+0x1e>
 801dc0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801dc10:	2302      	movs	r3, #2
 801dc12:	2200      	movs	r2, #0
 801dc14:	f000 f868 	bl	801dce8 <_lseek_r>
 801dc18:	89a3      	ldrh	r3, [r4, #12]
 801dc1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801dc1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801dc22:	81a3      	strh	r3, [r4, #12]
 801dc24:	4632      	mov	r2, r6
 801dc26:	463b      	mov	r3, r7
 801dc28:	4628      	mov	r0, r5
 801dc2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801dc2e:	f000 b817 	b.w	801dc60 <_write_r>

0801dc32 <__sseek>:
 801dc32:	b510      	push	{r4, lr}
 801dc34:	460c      	mov	r4, r1
 801dc36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801dc3a:	f000 f855 	bl	801dce8 <_lseek_r>
 801dc3e:	1c43      	adds	r3, r0, #1
 801dc40:	89a3      	ldrh	r3, [r4, #12]
 801dc42:	bf15      	itete	ne
 801dc44:	6560      	strne	r0, [r4, #84]	; 0x54
 801dc46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801dc4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801dc4e:	81a3      	strheq	r3, [r4, #12]
 801dc50:	bf18      	it	ne
 801dc52:	81a3      	strhne	r3, [r4, #12]
 801dc54:	bd10      	pop	{r4, pc}

0801dc56 <__sclose>:
 801dc56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801dc5a:	f000 b813 	b.w	801dc84 <_close_r>
	...

0801dc60 <_write_r>:
 801dc60:	b538      	push	{r3, r4, r5, lr}
 801dc62:	4d07      	ldr	r5, [pc, #28]	; (801dc80 <_write_r+0x20>)
 801dc64:	4604      	mov	r4, r0
 801dc66:	4608      	mov	r0, r1
 801dc68:	4611      	mov	r1, r2
 801dc6a:	2200      	movs	r2, #0
 801dc6c:	602a      	str	r2, [r5, #0]
 801dc6e:	461a      	mov	r2, r3
 801dc70:	f7e8 f848 	bl	8005d04 <_write>
 801dc74:	1c43      	adds	r3, r0, #1
 801dc76:	d102      	bne.n	801dc7e <_write_r+0x1e>
 801dc78:	682b      	ldr	r3, [r5, #0]
 801dc7a:	b103      	cbz	r3, 801dc7e <_write_r+0x1e>
 801dc7c:	6023      	str	r3, [r4, #0]
 801dc7e:	bd38      	pop	{r3, r4, r5, pc}
 801dc80:	200009b4 	.word	0x200009b4

0801dc84 <_close_r>:
 801dc84:	b538      	push	{r3, r4, r5, lr}
 801dc86:	4d06      	ldr	r5, [pc, #24]	; (801dca0 <_close_r+0x1c>)
 801dc88:	2300      	movs	r3, #0
 801dc8a:	4604      	mov	r4, r0
 801dc8c:	4608      	mov	r0, r1
 801dc8e:	602b      	str	r3, [r5, #0]
 801dc90:	f7e8 f854 	bl	8005d3c <_close>
 801dc94:	1c43      	adds	r3, r0, #1
 801dc96:	d102      	bne.n	801dc9e <_close_r+0x1a>
 801dc98:	682b      	ldr	r3, [r5, #0]
 801dc9a:	b103      	cbz	r3, 801dc9e <_close_r+0x1a>
 801dc9c:	6023      	str	r3, [r4, #0]
 801dc9e:	bd38      	pop	{r3, r4, r5, pc}
 801dca0:	200009b4 	.word	0x200009b4

0801dca4 <_fstat_r>:
 801dca4:	b538      	push	{r3, r4, r5, lr}
 801dca6:	4d07      	ldr	r5, [pc, #28]	; (801dcc4 <_fstat_r+0x20>)
 801dca8:	2300      	movs	r3, #0
 801dcaa:	4604      	mov	r4, r0
 801dcac:	4608      	mov	r0, r1
 801dcae:	4611      	mov	r1, r2
 801dcb0:	602b      	str	r3, [r5, #0]
 801dcb2:	f7e8 f84f 	bl	8005d54 <_fstat>
 801dcb6:	1c43      	adds	r3, r0, #1
 801dcb8:	d102      	bne.n	801dcc0 <_fstat_r+0x1c>
 801dcba:	682b      	ldr	r3, [r5, #0]
 801dcbc:	b103      	cbz	r3, 801dcc0 <_fstat_r+0x1c>
 801dcbe:	6023      	str	r3, [r4, #0]
 801dcc0:	bd38      	pop	{r3, r4, r5, pc}
 801dcc2:	bf00      	nop
 801dcc4:	200009b4 	.word	0x200009b4

0801dcc8 <_isatty_r>:
 801dcc8:	b538      	push	{r3, r4, r5, lr}
 801dcca:	4d06      	ldr	r5, [pc, #24]	; (801dce4 <_isatty_r+0x1c>)
 801dccc:	2300      	movs	r3, #0
 801dcce:	4604      	mov	r4, r0
 801dcd0:	4608      	mov	r0, r1
 801dcd2:	602b      	str	r3, [r5, #0]
 801dcd4:	f7e8 f84e 	bl	8005d74 <_isatty>
 801dcd8:	1c43      	adds	r3, r0, #1
 801dcda:	d102      	bne.n	801dce2 <_isatty_r+0x1a>
 801dcdc:	682b      	ldr	r3, [r5, #0]
 801dcde:	b103      	cbz	r3, 801dce2 <_isatty_r+0x1a>
 801dce0:	6023      	str	r3, [r4, #0]
 801dce2:	bd38      	pop	{r3, r4, r5, pc}
 801dce4:	200009b4 	.word	0x200009b4

0801dce8 <_lseek_r>:
 801dce8:	b538      	push	{r3, r4, r5, lr}
 801dcea:	4d07      	ldr	r5, [pc, #28]	; (801dd08 <_lseek_r+0x20>)
 801dcec:	4604      	mov	r4, r0
 801dcee:	4608      	mov	r0, r1
 801dcf0:	4611      	mov	r1, r2
 801dcf2:	2200      	movs	r2, #0
 801dcf4:	602a      	str	r2, [r5, #0]
 801dcf6:	461a      	mov	r2, r3
 801dcf8:	f7e8 f847 	bl	8005d8a <_lseek>
 801dcfc:	1c43      	adds	r3, r0, #1
 801dcfe:	d102      	bne.n	801dd06 <_lseek_r+0x1e>
 801dd00:	682b      	ldr	r3, [r5, #0]
 801dd02:	b103      	cbz	r3, 801dd06 <_lseek_r+0x1e>
 801dd04:	6023      	str	r3, [r4, #0]
 801dd06:	bd38      	pop	{r3, r4, r5, pc}
 801dd08:	200009b4 	.word	0x200009b4

0801dd0c <_read_r>:
 801dd0c:	b538      	push	{r3, r4, r5, lr}
 801dd0e:	4d07      	ldr	r5, [pc, #28]	; (801dd2c <_read_r+0x20>)
 801dd10:	4604      	mov	r4, r0
 801dd12:	4608      	mov	r0, r1
 801dd14:	4611      	mov	r1, r2
 801dd16:	2200      	movs	r2, #0
 801dd18:	602a      	str	r2, [r5, #0]
 801dd1a:	461a      	mov	r2, r3
 801dd1c:	f7e7 ffd5 	bl	8005cca <_read>
 801dd20:	1c43      	adds	r3, r0, #1
 801dd22:	d102      	bne.n	801dd2a <_read_r+0x1e>
 801dd24:	682b      	ldr	r3, [r5, #0]
 801dd26:	b103      	cbz	r3, 801dd2a <_read_r+0x1e>
 801dd28:	6023      	str	r3, [r4, #0]
 801dd2a:	bd38      	pop	{r3, r4, r5, pc}
 801dd2c:	200009b4 	.word	0x200009b4

0801dd30 <memcmp>:
 801dd30:	b510      	push	{r4, lr}
 801dd32:	3901      	subs	r1, #1
 801dd34:	4402      	add	r2, r0
 801dd36:	4290      	cmp	r0, r2
 801dd38:	d101      	bne.n	801dd3e <memcmp+0xe>
 801dd3a:	2000      	movs	r0, #0
 801dd3c:	e005      	b.n	801dd4a <memcmp+0x1a>
 801dd3e:	7803      	ldrb	r3, [r0, #0]
 801dd40:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801dd44:	42a3      	cmp	r3, r4
 801dd46:	d001      	beq.n	801dd4c <memcmp+0x1c>
 801dd48:	1b18      	subs	r0, r3, r4
 801dd4a:	bd10      	pop	{r4, pc}
 801dd4c:	3001      	adds	r0, #1
 801dd4e:	e7f2      	b.n	801dd36 <memcmp+0x6>

0801dd50 <floor>:
 801dd50:	ec51 0b10 	vmov	r0, r1, d0
 801dd54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801dd58:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801dd5c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 801dd60:	2e13      	cmp	r6, #19
 801dd62:	ee10 5a10 	vmov	r5, s0
 801dd66:	ee10 8a10 	vmov	r8, s0
 801dd6a:	460c      	mov	r4, r1
 801dd6c:	dc32      	bgt.n	801ddd4 <floor+0x84>
 801dd6e:	2e00      	cmp	r6, #0
 801dd70:	da14      	bge.n	801dd9c <floor+0x4c>
 801dd72:	a333      	add	r3, pc, #204	; (adr r3, 801de40 <floor+0xf0>)
 801dd74:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd78:	f7fa fc48 	bl	801860c <__adddf3>
 801dd7c:	2200      	movs	r2, #0
 801dd7e:	2300      	movs	r3, #0
 801dd80:	f7fb f88a 	bl	8018e98 <__aeabi_dcmpgt>
 801dd84:	b138      	cbz	r0, 801dd96 <floor+0x46>
 801dd86:	2c00      	cmp	r4, #0
 801dd88:	da57      	bge.n	801de3a <floor+0xea>
 801dd8a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801dd8e:	431d      	orrs	r5, r3
 801dd90:	d001      	beq.n	801dd96 <floor+0x46>
 801dd92:	4c2d      	ldr	r4, [pc, #180]	; (801de48 <floor+0xf8>)
 801dd94:	2500      	movs	r5, #0
 801dd96:	4621      	mov	r1, r4
 801dd98:	4628      	mov	r0, r5
 801dd9a:	e025      	b.n	801dde8 <floor+0x98>
 801dd9c:	4f2b      	ldr	r7, [pc, #172]	; (801de4c <floor+0xfc>)
 801dd9e:	4137      	asrs	r7, r6
 801dda0:	ea01 0307 	and.w	r3, r1, r7
 801dda4:	4303      	orrs	r3, r0
 801dda6:	d01f      	beq.n	801dde8 <floor+0x98>
 801dda8:	a325      	add	r3, pc, #148	; (adr r3, 801de40 <floor+0xf0>)
 801ddaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ddae:	f7fa fc2d 	bl	801860c <__adddf3>
 801ddb2:	2200      	movs	r2, #0
 801ddb4:	2300      	movs	r3, #0
 801ddb6:	f7fb f86f 	bl	8018e98 <__aeabi_dcmpgt>
 801ddba:	2800      	cmp	r0, #0
 801ddbc:	d0eb      	beq.n	801dd96 <floor+0x46>
 801ddbe:	2c00      	cmp	r4, #0
 801ddc0:	bfbe      	ittt	lt
 801ddc2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801ddc6:	fa43 f606 	asrlt.w	r6, r3, r6
 801ddca:	19a4      	addlt	r4, r4, r6
 801ddcc:	ea24 0407 	bic.w	r4, r4, r7
 801ddd0:	2500      	movs	r5, #0
 801ddd2:	e7e0      	b.n	801dd96 <floor+0x46>
 801ddd4:	2e33      	cmp	r6, #51	; 0x33
 801ddd6:	dd0b      	ble.n	801ddf0 <floor+0xa0>
 801ddd8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801dddc:	d104      	bne.n	801dde8 <floor+0x98>
 801ddde:	ee10 2a10 	vmov	r2, s0
 801dde2:	460b      	mov	r3, r1
 801dde4:	f7fa fc12 	bl	801860c <__adddf3>
 801dde8:	ec41 0b10 	vmov	d0, r0, r1
 801ddec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ddf0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801ddf4:	f04f 33ff 	mov.w	r3, #4294967295
 801ddf8:	fa23 f707 	lsr.w	r7, r3, r7
 801ddfc:	4207      	tst	r7, r0
 801ddfe:	d0f3      	beq.n	801dde8 <floor+0x98>
 801de00:	a30f      	add	r3, pc, #60	; (adr r3, 801de40 <floor+0xf0>)
 801de02:	e9d3 2300 	ldrd	r2, r3, [r3]
 801de06:	f7fa fc01 	bl	801860c <__adddf3>
 801de0a:	2200      	movs	r2, #0
 801de0c:	2300      	movs	r3, #0
 801de0e:	f7fb f843 	bl	8018e98 <__aeabi_dcmpgt>
 801de12:	2800      	cmp	r0, #0
 801de14:	d0bf      	beq.n	801dd96 <floor+0x46>
 801de16:	2c00      	cmp	r4, #0
 801de18:	da02      	bge.n	801de20 <floor+0xd0>
 801de1a:	2e14      	cmp	r6, #20
 801de1c:	d103      	bne.n	801de26 <floor+0xd6>
 801de1e:	3401      	adds	r4, #1
 801de20:	ea25 0507 	bic.w	r5, r5, r7
 801de24:	e7b7      	b.n	801dd96 <floor+0x46>
 801de26:	2301      	movs	r3, #1
 801de28:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801de2c:	fa03 f606 	lsl.w	r6, r3, r6
 801de30:	4435      	add	r5, r6
 801de32:	4545      	cmp	r5, r8
 801de34:	bf38      	it	cc
 801de36:	18e4      	addcc	r4, r4, r3
 801de38:	e7f2      	b.n	801de20 <floor+0xd0>
 801de3a:	2500      	movs	r5, #0
 801de3c:	462c      	mov	r4, r5
 801de3e:	e7aa      	b.n	801dd96 <floor+0x46>
 801de40:	8800759c 	.word	0x8800759c
 801de44:	7e37e43c 	.word	0x7e37e43c
 801de48:	bff00000 	.word	0xbff00000
 801de4c:	000fffff 	.word	0x000fffff

0801de50 <pow>:
 801de50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801de52:	ed2d 8b02 	vpush	{d8}
 801de56:	eeb0 8a40 	vmov.f32	s16, s0
 801de5a:	eef0 8a60 	vmov.f32	s17, s1
 801de5e:	ec55 4b11 	vmov	r4, r5, d1
 801de62:	f000 f865 	bl	801df30 <__ieee754_pow>
 801de66:	4622      	mov	r2, r4
 801de68:	462b      	mov	r3, r5
 801de6a:	4620      	mov	r0, r4
 801de6c:	4629      	mov	r1, r5
 801de6e:	ec57 6b10 	vmov	r6, r7, d0
 801de72:	f7fb f81b 	bl	8018eac <__aeabi_dcmpun>
 801de76:	2800      	cmp	r0, #0
 801de78:	d13b      	bne.n	801def2 <pow+0xa2>
 801de7a:	ec51 0b18 	vmov	r0, r1, d8
 801de7e:	2200      	movs	r2, #0
 801de80:	2300      	movs	r3, #0
 801de82:	f7fa ffe1 	bl	8018e48 <__aeabi_dcmpeq>
 801de86:	b1b8      	cbz	r0, 801deb8 <pow+0x68>
 801de88:	2200      	movs	r2, #0
 801de8a:	2300      	movs	r3, #0
 801de8c:	4620      	mov	r0, r4
 801de8e:	4629      	mov	r1, r5
 801de90:	f7fa ffda 	bl	8018e48 <__aeabi_dcmpeq>
 801de94:	2800      	cmp	r0, #0
 801de96:	d146      	bne.n	801df26 <pow+0xd6>
 801de98:	ec45 4b10 	vmov	d0, r4, r5
 801de9c:	f000 fe61 	bl	801eb62 <finite>
 801dea0:	b338      	cbz	r0, 801def2 <pow+0xa2>
 801dea2:	2200      	movs	r2, #0
 801dea4:	2300      	movs	r3, #0
 801dea6:	4620      	mov	r0, r4
 801dea8:	4629      	mov	r1, r5
 801deaa:	f7fa ffd7 	bl	8018e5c <__aeabi_dcmplt>
 801deae:	b300      	cbz	r0, 801def2 <pow+0xa2>
 801deb0:	f7fb fa90 	bl	80193d4 <__errno>
 801deb4:	2322      	movs	r3, #34	; 0x22
 801deb6:	e01b      	b.n	801def0 <pow+0xa0>
 801deb8:	ec47 6b10 	vmov	d0, r6, r7
 801debc:	f000 fe51 	bl	801eb62 <finite>
 801dec0:	b9e0      	cbnz	r0, 801defc <pow+0xac>
 801dec2:	eeb0 0a48 	vmov.f32	s0, s16
 801dec6:	eef0 0a68 	vmov.f32	s1, s17
 801deca:	f000 fe4a 	bl	801eb62 <finite>
 801dece:	b1a8      	cbz	r0, 801defc <pow+0xac>
 801ded0:	ec45 4b10 	vmov	d0, r4, r5
 801ded4:	f000 fe45 	bl	801eb62 <finite>
 801ded8:	b180      	cbz	r0, 801defc <pow+0xac>
 801deda:	4632      	mov	r2, r6
 801dedc:	463b      	mov	r3, r7
 801dede:	4630      	mov	r0, r6
 801dee0:	4639      	mov	r1, r7
 801dee2:	f7fa ffe3 	bl	8018eac <__aeabi_dcmpun>
 801dee6:	2800      	cmp	r0, #0
 801dee8:	d0e2      	beq.n	801deb0 <pow+0x60>
 801deea:	f7fb fa73 	bl	80193d4 <__errno>
 801deee:	2321      	movs	r3, #33	; 0x21
 801def0:	6003      	str	r3, [r0, #0]
 801def2:	ecbd 8b02 	vpop	{d8}
 801def6:	ec47 6b10 	vmov	d0, r6, r7
 801defa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801defc:	2200      	movs	r2, #0
 801defe:	2300      	movs	r3, #0
 801df00:	4630      	mov	r0, r6
 801df02:	4639      	mov	r1, r7
 801df04:	f7fa ffa0 	bl	8018e48 <__aeabi_dcmpeq>
 801df08:	2800      	cmp	r0, #0
 801df0a:	d0f2      	beq.n	801def2 <pow+0xa2>
 801df0c:	eeb0 0a48 	vmov.f32	s0, s16
 801df10:	eef0 0a68 	vmov.f32	s1, s17
 801df14:	f000 fe25 	bl	801eb62 <finite>
 801df18:	2800      	cmp	r0, #0
 801df1a:	d0ea      	beq.n	801def2 <pow+0xa2>
 801df1c:	ec45 4b10 	vmov	d0, r4, r5
 801df20:	f000 fe1f 	bl	801eb62 <finite>
 801df24:	e7c3      	b.n	801deae <pow+0x5e>
 801df26:	4f01      	ldr	r7, [pc, #4]	; (801df2c <pow+0xdc>)
 801df28:	2600      	movs	r6, #0
 801df2a:	e7e2      	b.n	801def2 <pow+0xa2>
 801df2c:	3ff00000 	.word	0x3ff00000

0801df30 <__ieee754_pow>:
 801df30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801df34:	ed2d 8b06 	vpush	{d8-d10}
 801df38:	b089      	sub	sp, #36	; 0x24
 801df3a:	ed8d 1b00 	vstr	d1, [sp]
 801df3e:	e9dd 2900 	ldrd	r2, r9, [sp]
 801df42:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 801df46:	ea58 0102 	orrs.w	r1, r8, r2
 801df4a:	ec57 6b10 	vmov	r6, r7, d0
 801df4e:	d115      	bne.n	801df7c <__ieee754_pow+0x4c>
 801df50:	19b3      	adds	r3, r6, r6
 801df52:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 801df56:	4152      	adcs	r2, r2
 801df58:	4299      	cmp	r1, r3
 801df5a:	4b89      	ldr	r3, [pc, #548]	; (801e180 <__ieee754_pow+0x250>)
 801df5c:	4193      	sbcs	r3, r2
 801df5e:	f080 84d2 	bcs.w	801e906 <__ieee754_pow+0x9d6>
 801df62:	e9dd 2300 	ldrd	r2, r3, [sp]
 801df66:	4630      	mov	r0, r6
 801df68:	4639      	mov	r1, r7
 801df6a:	f7fa fb4f 	bl	801860c <__adddf3>
 801df6e:	ec41 0b10 	vmov	d0, r0, r1
 801df72:	b009      	add	sp, #36	; 0x24
 801df74:	ecbd 8b06 	vpop	{d8-d10}
 801df78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801df7c:	4b81      	ldr	r3, [pc, #516]	; (801e184 <__ieee754_pow+0x254>)
 801df7e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 801df82:	429c      	cmp	r4, r3
 801df84:	ee10 aa10 	vmov	sl, s0
 801df88:	463d      	mov	r5, r7
 801df8a:	dc06      	bgt.n	801df9a <__ieee754_pow+0x6a>
 801df8c:	d101      	bne.n	801df92 <__ieee754_pow+0x62>
 801df8e:	2e00      	cmp	r6, #0
 801df90:	d1e7      	bne.n	801df62 <__ieee754_pow+0x32>
 801df92:	4598      	cmp	r8, r3
 801df94:	dc01      	bgt.n	801df9a <__ieee754_pow+0x6a>
 801df96:	d10f      	bne.n	801dfb8 <__ieee754_pow+0x88>
 801df98:	b172      	cbz	r2, 801dfb8 <__ieee754_pow+0x88>
 801df9a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 801df9e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 801dfa2:	ea55 050a 	orrs.w	r5, r5, sl
 801dfa6:	d1dc      	bne.n	801df62 <__ieee754_pow+0x32>
 801dfa8:	e9dd 3200 	ldrd	r3, r2, [sp]
 801dfac:	18db      	adds	r3, r3, r3
 801dfae:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 801dfb2:	4152      	adcs	r2, r2
 801dfb4:	429d      	cmp	r5, r3
 801dfb6:	e7d0      	b.n	801df5a <__ieee754_pow+0x2a>
 801dfb8:	2d00      	cmp	r5, #0
 801dfba:	da3b      	bge.n	801e034 <__ieee754_pow+0x104>
 801dfbc:	4b72      	ldr	r3, [pc, #456]	; (801e188 <__ieee754_pow+0x258>)
 801dfbe:	4598      	cmp	r8, r3
 801dfc0:	dc51      	bgt.n	801e066 <__ieee754_pow+0x136>
 801dfc2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801dfc6:	4598      	cmp	r8, r3
 801dfc8:	f340 84ac 	ble.w	801e924 <__ieee754_pow+0x9f4>
 801dfcc:	ea4f 5328 	mov.w	r3, r8, asr #20
 801dfd0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801dfd4:	2b14      	cmp	r3, #20
 801dfd6:	dd0f      	ble.n	801dff8 <__ieee754_pow+0xc8>
 801dfd8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801dfdc:	fa22 f103 	lsr.w	r1, r2, r3
 801dfe0:	fa01 f303 	lsl.w	r3, r1, r3
 801dfe4:	4293      	cmp	r3, r2
 801dfe6:	f040 849d 	bne.w	801e924 <__ieee754_pow+0x9f4>
 801dfea:	f001 0101 	and.w	r1, r1, #1
 801dfee:	f1c1 0302 	rsb	r3, r1, #2
 801dff2:	9304      	str	r3, [sp, #16]
 801dff4:	b182      	cbz	r2, 801e018 <__ieee754_pow+0xe8>
 801dff6:	e05f      	b.n	801e0b8 <__ieee754_pow+0x188>
 801dff8:	2a00      	cmp	r2, #0
 801dffa:	d15b      	bne.n	801e0b4 <__ieee754_pow+0x184>
 801dffc:	f1c3 0314 	rsb	r3, r3, #20
 801e000:	fa48 f103 	asr.w	r1, r8, r3
 801e004:	fa01 f303 	lsl.w	r3, r1, r3
 801e008:	4543      	cmp	r3, r8
 801e00a:	f040 8488 	bne.w	801e91e <__ieee754_pow+0x9ee>
 801e00e:	f001 0101 	and.w	r1, r1, #1
 801e012:	f1c1 0302 	rsb	r3, r1, #2
 801e016:	9304      	str	r3, [sp, #16]
 801e018:	4b5c      	ldr	r3, [pc, #368]	; (801e18c <__ieee754_pow+0x25c>)
 801e01a:	4598      	cmp	r8, r3
 801e01c:	d132      	bne.n	801e084 <__ieee754_pow+0x154>
 801e01e:	f1b9 0f00 	cmp.w	r9, #0
 801e022:	f280 8478 	bge.w	801e916 <__ieee754_pow+0x9e6>
 801e026:	4959      	ldr	r1, [pc, #356]	; (801e18c <__ieee754_pow+0x25c>)
 801e028:	4632      	mov	r2, r6
 801e02a:	463b      	mov	r3, r7
 801e02c:	2000      	movs	r0, #0
 801e02e:	f7fa fdcd 	bl	8018bcc <__aeabi_ddiv>
 801e032:	e79c      	b.n	801df6e <__ieee754_pow+0x3e>
 801e034:	2300      	movs	r3, #0
 801e036:	9304      	str	r3, [sp, #16]
 801e038:	2a00      	cmp	r2, #0
 801e03a:	d13d      	bne.n	801e0b8 <__ieee754_pow+0x188>
 801e03c:	4b51      	ldr	r3, [pc, #324]	; (801e184 <__ieee754_pow+0x254>)
 801e03e:	4598      	cmp	r8, r3
 801e040:	d1ea      	bne.n	801e018 <__ieee754_pow+0xe8>
 801e042:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801e046:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801e04a:	ea53 030a 	orrs.w	r3, r3, sl
 801e04e:	f000 845a 	beq.w	801e906 <__ieee754_pow+0x9d6>
 801e052:	4b4f      	ldr	r3, [pc, #316]	; (801e190 <__ieee754_pow+0x260>)
 801e054:	429c      	cmp	r4, r3
 801e056:	dd08      	ble.n	801e06a <__ieee754_pow+0x13a>
 801e058:	f1b9 0f00 	cmp.w	r9, #0
 801e05c:	f2c0 8457 	blt.w	801e90e <__ieee754_pow+0x9de>
 801e060:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e064:	e783      	b.n	801df6e <__ieee754_pow+0x3e>
 801e066:	2302      	movs	r3, #2
 801e068:	e7e5      	b.n	801e036 <__ieee754_pow+0x106>
 801e06a:	f1b9 0f00 	cmp.w	r9, #0
 801e06e:	f04f 0000 	mov.w	r0, #0
 801e072:	f04f 0100 	mov.w	r1, #0
 801e076:	f6bf af7a 	bge.w	801df6e <__ieee754_pow+0x3e>
 801e07a:	e9dd 0300 	ldrd	r0, r3, [sp]
 801e07e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801e082:	e774      	b.n	801df6e <__ieee754_pow+0x3e>
 801e084:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 801e088:	d106      	bne.n	801e098 <__ieee754_pow+0x168>
 801e08a:	4632      	mov	r2, r6
 801e08c:	463b      	mov	r3, r7
 801e08e:	4630      	mov	r0, r6
 801e090:	4639      	mov	r1, r7
 801e092:	f7fa fc71 	bl	8018978 <__aeabi_dmul>
 801e096:	e76a      	b.n	801df6e <__ieee754_pow+0x3e>
 801e098:	4b3e      	ldr	r3, [pc, #248]	; (801e194 <__ieee754_pow+0x264>)
 801e09a:	4599      	cmp	r9, r3
 801e09c:	d10c      	bne.n	801e0b8 <__ieee754_pow+0x188>
 801e09e:	2d00      	cmp	r5, #0
 801e0a0:	db0a      	blt.n	801e0b8 <__ieee754_pow+0x188>
 801e0a2:	ec47 6b10 	vmov	d0, r6, r7
 801e0a6:	b009      	add	sp, #36	; 0x24
 801e0a8:	ecbd 8b06 	vpop	{d8-d10}
 801e0ac:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e0b0:	f000 bc6c 	b.w	801e98c <__ieee754_sqrt>
 801e0b4:	2300      	movs	r3, #0
 801e0b6:	9304      	str	r3, [sp, #16]
 801e0b8:	ec47 6b10 	vmov	d0, r6, r7
 801e0bc:	f000 fd48 	bl	801eb50 <fabs>
 801e0c0:	ec51 0b10 	vmov	r0, r1, d0
 801e0c4:	f1ba 0f00 	cmp.w	sl, #0
 801e0c8:	d129      	bne.n	801e11e <__ieee754_pow+0x1ee>
 801e0ca:	b124      	cbz	r4, 801e0d6 <__ieee754_pow+0x1a6>
 801e0cc:	4b2f      	ldr	r3, [pc, #188]	; (801e18c <__ieee754_pow+0x25c>)
 801e0ce:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 801e0d2:	429a      	cmp	r2, r3
 801e0d4:	d123      	bne.n	801e11e <__ieee754_pow+0x1ee>
 801e0d6:	f1b9 0f00 	cmp.w	r9, #0
 801e0da:	da05      	bge.n	801e0e8 <__ieee754_pow+0x1b8>
 801e0dc:	4602      	mov	r2, r0
 801e0de:	460b      	mov	r3, r1
 801e0e0:	2000      	movs	r0, #0
 801e0e2:	492a      	ldr	r1, [pc, #168]	; (801e18c <__ieee754_pow+0x25c>)
 801e0e4:	f7fa fd72 	bl	8018bcc <__aeabi_ddiv>
 801e0e8:	2d00      	cmp	r5, #0
 801e0ea:	f6bf af40 	bge.w	801df6e <__ieee754_pow+0x3e>
 801e0ee:	9b04      	ldr	r3, [sp, #16]
 801e0f0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801e0f4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801e0f8:	4323      	orrs	r3, r4
 801e0fa:	d108      	bne.n	801e10e <__ieee754_pow+0x1de>
 801e0fc:	4602      	mov	r2, r0
 801e0fe:	460b      	mov	r3, r1
 801e100:	4610      	mov	r0, r2
 801e102:	4619      	mov	r1, r3
 801e104:	f7fa fa80 	bl	8018608 <__aeabi_dsub>
 801e108:	4602      	mov	r2, r0
 801e10a:	460b      	mov	r3, r1
 801e10c:	e78f      	b.n	801e02e <__ieee754_pow+0xfe>
 801e10e:	9b04      	ldr	r3, [sp, #16]
 801e110:	2b01      	cmp	r3, #1
 801e112:	f47f af2c 	bne.w	801df6e <__ieee754_pow+0x3e>
 801e116:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801e11a:	4619      	mov	r1, r3
 801e11c:	e727      	b.n	801df6e <__ieee754_pow+0x3e>
 801e11e:	0feb      	lsrs	r3, r5, #31
 801e120:	3b01      	subs	r3, #1
 801e122:	9306      	str	r3, [sp, #24]
 801e124:	9a06      	ldr	r2, [sp, #24]
 801e126:	9b04      	ldr	r3, [sp, #16]
 801e128:	4313      	orrs	r3, r2
 801e12a:	d102      	bne.n	801e132 <__ieee754_pow+0x202>
 801e12c:	4632      	mov	r2, r6
 801e12e:	463b      	mov	r3, r7
 801e130:	e7e6      	b.n	801e100 <__ieee754_pow+0x1d0>
 801e132:	4b19      	ldr	r3, [pc, #100]	; (801e198 <__ieee754_pow+0x268>)
 801e134:	4598      	cmp	r8, r3
 801e136:	f340 80fb 	ble.w	801e330 <__ieee754_pow+0x400>
 801e13a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801e13e:	4598      	cmp	r8, r3
 801e140:	4b13      	ldr	r3, [pc, #76]	; (801e190 <__ieee754_pow+0x260>)
 801e142:	dd0c      	ble.n	801e15e <__ieee754_pow+0x22e>
 801e144:	429c      	cmp	r4, r3
 801e146:	dc0f      	bgt.n	801e168 <__ieee754_pow+0x238>
 801e148:	f1b9 0f00 	cmp.w	r9, #0
 801e14c:	da0f      	bge.n	801e16e <__ieee754_pow+0x23e>
 801e14e:	2000      	movs	r0, #0
 801e150:	b009      	add	sp, #36	; 0x24
 801e152:	ecbd 8b06 	vpop	{d8-d10}
 801e156:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e15a:	f000 bcf0 	b.w	801eb3e <__math_oflow>
 801e15e:	429c      	cmp	r4, r3
 801e160:	dbf2      	blt.n	801e148 <__ieee754_pow+0x218>
 801e162:	4b0a      	ldr	r3, [pc, #40]	; (801e18c <__ieee754_pow+0x25c>)
 801e164:	429c      	cmp	r4, r3
 801e166:	dd19      	ble.n	801e19c <__ieee754_pow+0x26c>
 801e168:	f1b9 0f00 	cmp.w	r9, #0
 801e16c:	dcef      	bgt.n	801e14e <__ieee754_pow+0x21e>
 801e16e:	2000      	movs	r0, #0
 801e170:	b009      	add	sp, #36	; 0x24
 801e172:	ecbd 8b06 	vpop	{d8-d10}
 801e176:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e17a:	f000 bcd7 	b.w	801eb2c <__math_uflow>
 801e17e:	bf00      	nop
 801e180:	fff00000 	.word	0xfff00000
 801e184:	7ff00000 	.word	0x7ff00000
 801e188:	433fffff 	.word	0x433fffff
 801e18c:	3ff00000 	.word	0x3ff00000
 801e190:	3fefffff 	.word	0x3fefffff
 801e194:	3fe00000 	.word	0x3fe00000
 801e198:	41e00000 	.word	0x41e00000
 801e19c:	4b60      	ldr	r3, [pc, #384]	; (801e320 <__ieee754_pow+0x3f0>)
 801e19e:	2200      	movs	r2, #0
 801e1a0:	f7fa fa32 	bl	8018608 <__aeabi_dsub>
 801e1a4:	a354      	add	r3, pc, #336	; (adr r3, 801e2f8 <__ieee754_pow+0x3c8>)
 801e1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e1aa:	4604      	mov	r4, r0
 801e1ac:	460d      	mov	r5, r1
 801e1ae:	f7fa fbe3 	bl	8018978 <__aeabi_dmul>
 801e1b2:	a353      	add	r3, pc, #332	; (adr r3, 801e300 <__ieee754_pow+0x3d0>)
 801e1b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e1b8:	4606      	mov	r6, r0
 801e1ba:	460f      	mov	r7, r1
 801e1bc:	4620      	mov	r0, r4
 801e1be:	4629      	mov	r1, r5
 801e1c0:	f7fa fbda 	bl	8018978 <__aeabi_dmul>
 801e1c4:	4b57      	ldr	r3, [pc, #348]	; (801e324 <__ieee754_pow+0x3f4>)
 801e1c6:	4682      	mov	sl, r0
 801e1c8:	468b      	mov	fp, r1
 801e1ca:	2200      	movs	r2, #0
 801e1cc:	4620      	mov	r0, r4
 801e1ce:	4629      	mov	r1, r5
 801e1d0:	f7fa fbd2 	bl	8018978 <__aeabi_dmul>
 801e1d4:	4602      	mov	r2, r0
 801e1d6:	460b      	mov	r3, r1
 801e1d8:	a14b      	add	r1, pc, #300	; (adr r1, 801e308 <__ieee754_pow+0x3d8>)
 801e1da:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e1de:	f7fa fa13 	bl	8018608 <__aeabi_dsub>
 801e1e2:	4622      	mov	r2, r4
 801e1e4:	462b      	mov	r3, r5
 801e1e6:	f7fa fbc7 	bl	8018978 <__aeabi_dmul>
 801e1ea:	4602      	mov	r2, r0
 801e1ec:	460b      	mov	r3, r1
 801e1ee:	2000      	movs	r0, #0
 801e1f0:	494d      	ldr	r1, [pc, #308]	; (801e328 <__ieee754_pow+0x3f8>)
 801e1f2:	f7fa fa09 	bl	8018608 <__aeabi_dsub>
 801e1f6:	4622      	mov	r2, r4
 801e1f8:	4680      	mov	r8, r0
 801e1fa:	4689      	mov	r9, r1
 801e1fc:	462b      	mov	r3, r5
 801e1fe:	4620      	mov	r0, r4
 801e200:	4629      	mov	r1, r5
 801e202:	f7fa fbb9 	bl	8018978 <__aeabi_dmul>
 801e206:	4602      	mov	r2, r0
 801e208:	460b      	mov	r3, r1
 801e20a:	4640      	mov	r0, r8
 801e20c:	4649      	mov	r1, r9
 801e20e:	f7fa fbb3 	bl	8018978 <__aeabi_dmul>
 801e212:	a33f      	add	r3, pc, #252	; (adr r3, 801e310 <__ieee754_pow+0x3e0>)
 801e214:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e218:	f7fa fbae 	bl	8018978 <__aeabi_dmul>
 801e21c:	4602      	mov	r2, r0
 801e21e:	460b      	mov	r3, r1
 801e220:	4650      	mov	r0, sl
 801e222:	4659      	mov	r1, fp
 801e224:	f7fa f9f0 	bl	8018608 <__aeabi_dsub>
 801e228:	4602      	mov	r2, r0
 801e22a:	460b      	mov	r3, r1
 801e22c:	4680      	mov	r8, r0
 801e22e:	4689      	mov	r9, r1
 801e230:	4630      	mov	r0, r6
 801e232:	4639      	mov	r1, r7
 801e234:	f7fa f9ea 	bl	801860c <__adddf3>
 801e238:	2000      	movs	r0, #0
 801e23a:	4632      	mov	r2, r6
 801e23c:	463b      	mov	r3, r7
 801e23e:	4604      	mov	r4, r0
 801e240:	460d      	mov	r5, r1
 801e242:	f7fa f9e1 	bl	8018608 <__aeabi_dsub>
 801e246:	4602      	mov	r2, r0
 801e248:	460b      	mov	r3, r1
 801e24a:	4640      	mov	r0, r8
 801e24c:	4649      	mov	r1, r9
 801e24e:	f7fa f9db 	bl	8018608 <__aeabi_dsub>
 801e252:	9b04      	ldr	r3, [sp, #16]
 801e254:	9a06      	ldr	r2, [sp, #24]
 801e256:	3b01      	subs	r3, #1
 801e258:	4313      	orrs	r3, r2
 801e25a:	4682      	mov	sl, r0
 801e25c:	468b      	mov	fp, r1
 801e25e:	f040 81e7 	bne.w	801e630 <__ieee754_pow+0x700>
 801e262:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 801e318 <__ieee754_pow+0x3e8>
 801e266:	eeb0 8a47 	vmov.f32	s16, s14
 801e26a:	eef0 8a67 	vmov.f32	s17, s15
 801e26e:	e9dd 6700 	ldrd	r6, r7, [sp]
 801e272:	2600      	movs	r6, #0
 801e274:	4632      	mov	r2, r6
 801e276:	463b      	mov	r3, r7
 801e278:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e27c:	f7fa f9c4 	bl	8018608 <__aeabi_dsub>
 801e280:	4622      	mov	r2, r4
 801e282:	462b      	mov	r3, r5
 801e284:	f7fa fb78 	bl	8018978 <__aeabi_dmul>
 801e288:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e28c:	4680      	mov	r8, r0
 801e28e:	4689      	mov	r9, r1
 801e290:	4650      	mov	r0, sl
 801e292:	4659      	mov	r1, fp
 801e294:	f7fa fb70 	bl	8018978 <__aeabi_dmul>
 801e298:	4602      	mov	r2, r0
 801e29a:	460b      	mov	r3, r1
 801e29c:	4640      	mov	r0, r8
 801e29e:	4649      	mov	r1, r9
 801e2a0:	f7fa f9b4 	bl	801860c <__adddf3>
 801e2a4:	4632      	mov	r2, r6
 801e2a6:	463b      	mov	r3, r7
 801e2a8:	4680      	mov	r8, r0
 801e2aa:	4689      	mov	r9, r1
 801e2ac:	4620      	mov	r0, r4
 801e2ae:	4629      	mov	r1, r5
 801e2b0:	f7fa fb62 	bl	8018978 <__aeabi_dmul>
 801e2b4:	460b      	mov	r3, r1
 801e2b6:	4604      	mov	r4, r0
 801e2b8:	460d      	mov	r5, r1
 801e2ba:	4602      	mov	r2, r0
 801e2bc:	4649      	mov	r1, r9
 801e2be:	4640      	mov	r0, r8
 801e2c0:	f7fa f9a4 	bl	801860c <__adddf3>
 801e2c4:	4b19      	ldr	r3, [pc, #100]	; (801e32c <__ieee754_pow+0x3fc>)
 801e2c6:	4299      	cmp	r1, r3
 801e2c8:	ec45 4b19 	vmov	d9, r4, r5
 801e2cc:	4606      	mov	r6, r0
 801e2ce:	460f      	mov	r7, r1
 801e2d0:	468b      	mov	fp, r1
 801e2d2:	f340 82f1 	ble.w	801e8b8 <__ieee754_pow+0x988>
 801e2d6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801e2da:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801e2de:	4303      	orrs	r3, r0
 801e2e0:	f000 81e4 	beq.w	801e6ac <__ieee754_pow+0x77c>
 801e2e4:	ec51 0b18 	vmov	r0, r1, d8
 801e2e8:	2200      	movs	r2, #0
 801e2ea:	2300      	movs	r3, #0
 801e2ec:	f7fa fdb6 	bl	8018e5c <__aeabi_dcmplt>
 801e2f0:	3800      	subs	r0, #0
 801e2f2:	bf18      	it	ne
 801e2f4:	2001      	movne	r0, #1
 801e2f6:	e72b      	b.n	801e150 <__ieee754_pow+0x220>
 801e2f8:	60000000 	.word	0x60000000
 801e2fc:	3ff71547 	.word	0x3ff71547
 801e300:	f85ddf44 	.word	0xf85ddf44
 801e304:	3e54ae0b 	.word	0x3e54ae0b
 801e308:	55555555 	.word	0x55555555
 801e30c:	3fd55555 	.word	0x3fd55555
 801e310:	652b82fe 	.word	0x652b82fe
 801e314:	3ff71547 	.word	0x3ff71547
 801e318:	00000000 	.word	0x00000000
 801e31c:	bff00000 	.word	0xbff00000
 801e320:	3ff00000 	.word	0x3ff00000
 801e324:	3fd00000 	.word	0x3fd00000
 801e328:	3fe00000 	.word	0x3fe00000
 801e32c:	408fffff 	.word	0x408fffff
 801e330:	4bd5      	ldr	r3, [pc, #852]	; (801e688 <__ieee754_pow+0x758>)
 801e332:	402b      	ands	r3, r5
 801e334:	2200      	movs	r2, #0
 801e336:	b92b      	cbnz	r3, 801e344 <__ieee754_pow+0x414>
 801e338:	4bd4      	ldr	r3, [pc, #848]	; (801e68c <__ieee754_pow+0x75c>)
 801e33a:	f7fa fb1d 	bl	8018978 <__aeabi_dmul>
 801e33e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801e342:	460c      	mov	r4, r1
 801e344:	1523      	asrs	r3, r4, #20
 801e346:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801e34a:	4413      	add	r3, r2
 801e34c:	9305      	str	r3, [sp, #20]
 801e34e:	4bd0      	ldr	r3, [pc, #832]	; (801e690 <__ieee754_pow+0x760>)
 801e350:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801e354:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801e358:	429c      	cmp	r4, r3
 801e35a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801e35e:	dd08      	ble.n	801e372 <__ieee754_pow+0x442>
 801e360:	4bcc      	ldr	r3, [pc, #816]	; (801e694 <__ieee754_pow+0x764>)
 801e362:	429c      	cmp	r4, r3
 801e364:	f340 8162 	ble.w	801e62c <__ieee754_pow+0x6fc>
 801e368:	9b05      	ldr	r3, [sp, #20]
 801e36a:	3301      	adds	r3, #1
 801e36c:	9305      	str	r3, [sp, #20]
 801e36e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801e372:	2400      	movs	r4, #0
 801e374:	00e3      	lsls	r3, r4, #3
 801e376:	9307      	str	r3, [sp, #28]
 801e378:	4bc7      	ldr	r3, [pc, #796]	; (801e698 <__ieee754_pow+0x768>)
 801e37a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801e37e:	ed93 7b00 	vldr	d7, [r3]
 801e382:	4629      	mov	r1, r5
 801e384:	ec53 2b17 	vmov	r2, r3, d7
 801e388:	eeb0 9a47 	vmov.f32	s18, s14
 801e38c:	eef0 9a67 	vmov.f32	s19, s15
 801e390:	4682      	mov	sl, r0
 801e392:	f7fa f939 	bl	8018608 <__aeabi_dsub>
 801e396:	4652      	mov	r2, sl
 801e398:	4606      	mov	r6, r0
 801e39a:	460f      	mov	r7, r1
 801e39c:	462b      	mov	r3, r5
 801e39e:	ec51 0b19 	vmov	r0, r1, d9
 801e3a2:	f7fa f933 	bl	801860c <__adddf3>
 801e3a6:	4602      	mov	r2, r0
 801e3a8:	460b      	mov	r3, r1
 801e3aa:	2000      	movs	r0, #0
 801e3ac:	49bb      	ldr	r1, [pc, #748]	; (801e69c <__ieee754_pow+0x76c>)
 801e3ae:	f7fa fc0d 	bl	8018bcc <__aeabi_ddiv>
 801e3b2:	ec41 0b1a 	vmov	d10, r0, r1
 801e3b6:	4602      	mov	r2, r0
 801e3b8:	460b      	mov	r3, r1
 801e3ba:	4630      	mov	r0, r6
 801e3bc:	4639      	mov	r1, r7
 801e3be:	f7fa fadb 	bl	8018978 <__aeabi_dmul>
 801e3c2:	2300      	movs	r3, #0
 801e3c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e3c8:	9302      	str	r3, [sp, #8]
 801e3ca:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801e3ce:	46ab      	mov	fp, r5
 801e3d0:	106d      	asrs	r5, r5, #1
 801e3d2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 801e3d6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801e3da:	ec41 0b18 	vmov	d8, r0, r1
 801e3de:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 801e3e2:	2200      	movs	r2, #0
 801e3e4:	4640      	mov	r0, r8
 801e3e6:	4649      	mov	r1, r9
 801e3e8:	4614      	mov	r4, r2
 801e3ea:	461d      	mov	r5, r3
 801e3ec:	f7fa fac4 	bl	8018978 <__aeabi_dmul>
 801e3f0:	4602      	mov	r2, r0
 801e3f2:	460b      	mov	r3, r1
 801e3f4:	4630      	mov	r0, r6
 801e3f6:	4639      	mov	r1, r7
 801e3f8:	f7fa f906 	bl	8018608 <__aeabi_dsub>
 801e3fc:	ec53 2b19 	vmov	r2, r3, d9
 801e400:	4606      	mov	r6, r0
 801e402:	460f      	mov	r7, r1
 801e404:	4620      	mov	r0, r4
 801e406:	4629      	mov	r1, r5
 801e408:	f7fa f8fe 	bl	8018608 <__aeabi_dsub>
 801e40c:	4602      	mov	r2, r0
 801e40e:	460b      	mov	r3, r1
 801e410:	4650      	mov	r0, sl
 801e412:	4659      	mov	r1, fp
 801e414:	f7fa f8f8 	bl	8018608 <__aeabi_dsub>
 801e418:	4642      	mov	r2, r8
 801e41a:	464b      	mov	r3, r9
 801e41c:	f7fa faac 	bl	8018978 <__aeabi_dmul>
 801e420:	4602      	mov	r2, r0
 801e422:	460b      	mov	r3, r1
 801e424:	4630      	mov	r0, r6
 801e426:	4639      	mov	r1, r7
 801e428:	f7fa f8ee 	bl	8018608 <__aeabi_dsub>
 801e42c:	ec53 2b1a 	vmov	r2, r3, d10
 801e430:	f7fa faa2 	bl	8018978 <__aeabi_dmul>
 801e434:	ec53 2b18 	vmov	r2, r3, d8
 801e438:	ec41 0b19 	vmov	d9, r0, r1
 801e43c:	ec51 0b18 	vmov	r0, r1, d8
 801e440:	f7fa fa9a 	bl	8018978 <__aeabi_dmul>
 801e444:	a37c      	add	r3, pc, #496	; (adr r3, 801e638 <__ieee754_pow+0x708>)
 801e446:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e44a:	4604      	mov	r4, r0
 801e44c:	460d      	mov	r5, r1
 801e44e:	f7fa fa93 	bl	8018978 <__aeabi_dmul>
 801e452:	a37b      	add	r3, pc, #492	; (adr r3, 801e640 <__ieee754_pow+0x710>)
 801e454:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e458:	f7fa f8d8 	bl	801860c <__adddf3>
 801e45c:	4622      	mov	r2, r4
 801e45e:	462b      	mov	r3, r5
 801e460:	f7fa fa8a 	bl	8018978 <__aeabi_dmul>
 801e464:	a378      	add	r3, pc, #480	; (adr r3, 801e648 <__ieee754_pow+0x718>)
 801e466:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e46a:	f7fa f8cf 	bl	801860c <__adddf3>
 801e46e:	4622      	mov	r2, r4
 801e470:	462b      	mov	r3, r5
 801e472:	f7fa fa81 	bl	8018978 <__aeabi_dmul>
 801e476:	a376      	add	r3, pc, #472	; (adr r3, 801e650 <__ieee754_pow+0x720>)
 801e478:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e47c:	f7fa f8c6 	bl	801860c <__adddf3>
 801e480:	4622      	mov	r2, r4
 801e482:	462b      	mov	r3, r5
 801e484:	f7fa fa78 	bl	8018978 <__aeabi_dmul>
 801e488:	a373      	add	r3, pc, #460	; (adr r3, 801e658 <__ieee754_pow+0x728>)
 801e48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e48e:	f7fa f8bd 	bl	801860c <__adddf3>
 801e492:	4622      	mov	r2, r4
 801e494:	462b      	mov	r3, r5
 801e496:	f7fa fa6f 	bl	8018978 <__aeabi_dmul>
 801e49a:	a371      	add	r3, pc, #452	; (adr r3, 801e660 <__ieee754_pow+0x730>)
 801e49c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e4a0:	f7fa f8b4 	bl	801860c <__adddf3>
 801e4a4:	4622      	mov	r2, r4
 801e4a6:	4606      	mov	r6, r0
 801e4a8:	460f      	mov	r7, r1
 801e4aa:	462b      	mov	r3, r5
 801e4ac:	4620      	mov	r0, r4
 801e4ae:	4629      	mov	r1, r5
 801e4b0:	f7fa fa62 	bl	8018978 <__aeabi_dmul>
 801e4b4:	4602      	mov	r2, r0
 801e4b6:	460b      	mov	r3, r1
 801e4b8:	4630      	mov	r0, r6
 801e4ba:	4639      	mov	r1, r7
 801e4bc:	f7fa fa5c 	bl	8018978 <__aeabi_dmul>
 801e4c0:	4642      	mov	r2, r8
 801e4c2:	4604      	mov	r4, r0
 801e4c4:	460d      	mov	r5, r1
 801e4c6:	464b      	mov	r3, r9
 801e4c8:	ec51 0b18 	vmov	r0, r1, d8
 801e4cc:	f7fa f89e 	bl	801860c <__adddf3>
 801e4d0:	ec53 2b19 	vmov	r2, r3, d9
 801e4d4:	f7fa fa50 	bl	8018978 <__aeabi_dmul>
 801e4d8:	4622      	mov	r2, r4
 801e4da:	462b      	mov	r3, r5
 801e4dc:	f7fa f896 	bl	801860c <__adddf3>
 801e4e0:	4642      	mov	r2, r8
 801e4e2:	4682      	mov	sl, r0
 801e4e4:	468b      	mov	fp, r1
 801e4e6:	464b      	mov	r3, r9
 801e4e8:	4640      	mov	r0, r8
 801e4ea:	4649      	mov	r1, r9
 801e4ec:	f7fa fa44 	bl	8018978 <__aeabi_dmul>
 801e4f0:	4b6b      	ldr	r3, [pc, #428]	; (801e6a0 <__ieee754_pow+0x770>)
 801e4f2:	2200      	movs	r2, #0
 801e4f4:	4606      	mov	r6, r0
 801e4f6:	460f      	mov	r7, r1
 801e4f8:	f7fa f888 	bl	801860c <__adddf3>
 801e4fc:	4652      	mov	r2, sl
 801e4fe:	465b      	mov	r3, fp
 801e500:	f7fa f884 	bl	801860c <__adddf3>
 801e504:	2000      	movs	r0, #0
 801e506:	4604      	mov	r4, r0
 801e508:	460d      	mov	r5, r1
 801e50a:	4602      	mov	r2, r0
 801e50c:	460b      	mov	r3, r1
 801e50e:	4640      	mov	r0, r8
 801e510:	4649      	mov	r1, r9
 801e512:	f7fa fa31 	bl	8018978 <__aeabi_dmul>
 801e516:	4b62      	ldr	r3, [pc, #392]	; (801e6a0 <__ieee754_pow+0x770>)
 801e518:	4680      	mov	r8, r0
 801e51a:	4689      	mov	r9, r1
 801e51c:	2200      	movs	r2, #0
 801e51e:	4620      	mov	r0, r4
 801e520:	4629      	mov	r1, r5
 801e522:	f7fa f871 	bl	8018608 <__aeabi_dsub>
 801e526:	4632      	mov	r2, r6
 801e528:	463b      	mov	r3, r7
 801e52a:	f7fa f86d 	bl	8018608 <__aeabi_dsub>
 801e52e:	4602      	mov	r2, r0
 801e530:	460b      	mov	r3, r1
 801e532:	4650      	mov	r0, sl
 801e534:	4659      	mov	r1, fp
 801e536:	f7fa f867 	bl	8018608 <__aeabi_dsub>
 801e53a:	ec53 2b18 	vmov	r2, r3, d8
 801e53e:	f7fa fa1b 	bl	8018978 <__aeabi_dmul>
 801e542:	4622      	mov	r2, r4
 801e544:	4606      	mov	r6, r0
 801e546:	460f      	mov	r7, r1
 801e548:	462b      	mov	r3, r5
 801e54a:	ec51 0b19 	vmov	r0, r1, d9
 801e54e:	f7fa fa13 	bl	8018978 <__aeabi_dmul>
 801e552:	4602      	mov	r2, r0
 801e554:	460b      	mov	r3, r1
 801e556:	4630      	mov	r0, r6
 801e558:	4639      	mov	r1, r7
 801e55a:	f7fa f857 	bl	801860c <__adddf3>
 801e55e:	4606      	mov	r6, r0
 801e560:	460f      	mov	r7, r1
 801e562:	4602      	mov	r2, r0
 801e564:	460b      	mov	r3, r1
 801e566:	4640      	mov	r0, r8
 801e568:	4649      	mov	r1, r9
 801e56a:	f7fa f84f 	bl	801860c <__adddf3>
 801e56e:	a33e      	add	r3, pc, #248	; (adr r3, 801e668 <__ieee754_pow+0x738>)
 801e570:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e574:	2000      	movs	r0, #0
 801e576:	4604      	mov	r4, r0
 801e578:	460d      	mov	r5, r1
 801e57a:	f7fa f9fd 	bl	8018978 <__aeabi_dmul>
 801e57e:	4642      	mov	r2, r8
 801e580:	ec41 0b18 	vmov	d8, r0, r1
 801e584:	464b      	mov	r3, r9
 801e586:	4620      	mov	r0, r4
 801e588:	4629      	mov	r1, r5
 801e58a:	f7fa f83d 	bl	8018608 <__aeabi_dsub>
 801e58e:	4602      	mov	r2, r0
 801e590:	460b      	mov	r3, r1
 801e592:	4630      	mov	r0, r6
 801e594:	4639      	mov	r1, r7
 801e596:	f7fa f837 	bl	8018608 <__aeabi_dsub>
 801e59a:	a335      	add	r3, pc, #212	; (adr r3, 801e670 <__ieee754_pow+0x740>)
 801e59c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e5a0:	f7fa f9ea 	bl	8018978 <__aeabi_dmul>
 801e5a4:	a334      	add	r3, pc, #208	; (adr r3, 801e678 <__ieee754_pow+0x748>)
 801e5a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e5aa:	4606      	mov	r6, r0
 801e5ac:	460f      	mov	r7, r1
 801e5ae:	4620      	mov	r0, r4
 801e5b0:	4629      	mov	r1, r5
 801e5b2:	f7fa f9e1 	bl	8018978 <__aeabi_dmul>
 801e5b6:	4602      	mov	r2, r0
 801e5b8:	460b      	mov	r3, r1
 801e5ba:	4630      	mov	r0, r6
 801e5bc:	4639      	mov	r1, r7
 801e5be:	f7fa f825 	bl	801860c <__adddf3>
 801e5c2:	9a07      	ldr	r2, [sp, #28]
 801e5c4:	4b37      	ldr	r3, [pc, #220]	; (801e6a4 <__ieee754_pow+0x774>)
 801e5c6:	4413      	add	r3, r2
 801e5c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e5cc:	f7fa f81e 	bl	801860c <__adddf3>
 801e5d0:	4682      	mov	sl, r0
 801e5d2:	9805      	ldr	r0, [sp, #20]
 801e5d4:	468b      	mov	fp, r1
 801e5d6:	f7fa f965 	bl	80188a4 <__aeabi_i2d>
 801e5da:	9a07      	ldr	r2, [sp, #28]
 801e5dc:	4b32      	ldr	r3, [pc, #200]	; (801e6a8 <__ieee754_pow+0x778>)
 801e5de:	4413      	add	r3, r2
 801e5e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 801e5e4:	4606      	mov	r6, r0
 801e5e6:	460f      	mov	r7, r1
 801e5e8:	4652      	mov	r2, sl
 801e5ea:	465b      	mov	r3, fp
 801e5ec:	ec51 0b18 	vmov	r0, r1, d8
 801e5f0:	f7fa f80c 	bl	801860c <__adddf3>
 801e5f4:	4642      	mov	r2, r8
 801e5f6:	464b      	mov	r3, r9
 801e5f8:	f7fa f808 	bl	801860c <__adddf3>
 801e5fc:	4632      	mov	r2, r6
 801e5fe:	463b      	mov	r3, r7
 801e600:	f7fa f804 	bl	801860c <__adddf3>
 801e604:	2000      	movs	r0, #0
 801e606:	4632      	mov	r2, r6
 801e608:	463b      	mov	r3, r7
 801e60a:	4604      	mov	r4, r0
 801e60c:	460d      	mov	r5, r1
 801e60e:	f7f9 fffb 	bl	8018608 <__aeabi_dsub>
 801e612:	4642      	mov	r2, r8
 801e614:	464b      	mov	r3, r9
 801e616:	f7f9 fff7 	bl	8018608 <__aeabi_dsub>
 801e61a:	ec53 2b18 	vmov	r2, r3, d8
 801e61e:	f7f9 fff3 	bl	8018608 <__aeabi_dsub>
 801e622:	4602      	mov	r2, r0
 801e624:	460b      	mov	r3, r1
 801e626:	4650      	mov	r0, sl
 801e628:	4659      	mov	r1, fp
 801e62a:	e610      	b.n	801e24e <__ieee754_pow+0x31e>
 801e62c:	2401      	movs	r4, #1
 801e62e:	e6a1      	b.n	801e374 <__ieee754_pow+0x444>
 801e630:	ed9f 7b13 	vldr	d7, [pc, #76]	; 801e680 <__ieee754_pow+0x750>
 801e634:	e617      	b.n	801e266 <__ieee754_pow+0x336>
 801e636:	bf00      	nop
 801e638:	4a454eef 	.word	0x4a454eef
 801e63c:	3fca7e28 	.word	0x3fca7e28
 801e640:	93c9db65 	.word	0x93c9db65
 801e644:	3fcd864a 	.word	0x3fcd864a
 801e648:	a91d4101 	.word	0xa91d4101
 801e64c:	3fd17460 	.word	0x3fd17460
 801e650:	518f264d 	.word	0x518f264d
 801e654:	3fd55555 	.word	0x3fd55555
 801e658:	db6fabff 	.word	0xdb6fabff
 801e65c:	3fdb6db6 	.word	0x3fdb6db6
 801e660:	33333303 	.word	0x33333303
 801e664:	3fe33333 	.word	0x3fe33333
 801e668:	e0000000 	.word	0xe0000000
 801e66c:	3feec709 	.word	0x3feec709
 801e670:	dc3a03fd 	.word	0xdc3a03fd
 801e674:	3feec709 	.word	0x3feec709
 801e678:	145b01f5 	.word	0x145b01f5
 801e67c:	be3e2fe0 	.word	0xbe3e2fe0
 801e680:	00000000 	.word	0x00000000
 801e684:	3ff00000 	.word	0x3ff00000
 801e688:	7ff00000 	.word	0x7ff00000
 801e68c:	43400000 	.word	0x43400000
 801e690:	0003988e 	.word	0x0003988e
 801e694:	000bb679 	.word	0x000bb679
 801e698:	08052030 	.word	0x08052030
 801e69c:	3ff00000 	.word	0x3ff00000
 801e6a0:	40080000 	.word	0x40080000
 801e6a4:	08052050 	.word	0x08052050
 801e6a8:	08052040 	.word	0x08052040
 801e6ac:	a3b5      	add	r3, pc, #724	; (adr r3, 801e984 <__ieee754_pow+0xa54>)
 801e6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e6b2:	4640      	mov	r0, r8
 801e6b4:	4649      	mov	r1, r9
 801e6b6:	f7f9 ffa9 	bl	801860c <__adddf3>
 801e6ba:	4622      	mov	r2, r4
 801e6bc:	ec41 0b1a 	vmov	d10, r0, r1
 801e6c0:	462b      	mov	r3, r5
 801e6c2:	4630      	mov	r0, r6
 801e6c4:	4639      	mov	r1, r7
 801e6c6:	f7f9 ff9f 	bl	8018608 <__aeabi_dsub>
 801e6ca:	4602      	mov	r2, r0
 801e6cc:	460b      	mov	r3, r1
 801e6ce:	ec51 0b1a 	vmov	r0, r1, d10
 801e6d2:	f7fa fbe1 	bl	8018e98 <__aeabi_dcmpgt>
 801e6d6:	2800      	cmp	r0, #0
 801e6d8:	f47f ae04 	bne.w	801e2e4 <__ieee754_pow+0x3b4>
 801e6dc:	4aa4      	ldr	r2, [pc, #656]	; (801e970 <__ieee754_pow+0xa40>)
 801e6de:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801e6e2:	4293      	cmp	r3, r2
 801e6e4:	f340 8108 	ble.w	801e8f8 <__ieee754_pow+0x9c8>
 801e6e8:	151b      	asrs	r3, r3, #20
 801e6ea:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801e6ee:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801e6f2:	fa4a f303 	asr.w	r3, sl, r3
 801e6f6:	445b      	add	r3, fp
 801e6f8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801e6fc:	4e9d      	ldr	r6, [pc, #628]	; (801e974 <__ieee754_pow+0xa44>)
 801e6fe:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801e702:	4116      	asrs	r6, r2
 801e704:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801e708:	2000      	movs	r0, #0
 801e70a:	ea23 0106 	bic.w	r1, r3, r6
 801e70e:	f1c2 0214 	rsb	r2, r2, #20
 801e712:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801e716:	fa4a fa02 	asr.w	sl, sl, r2
 801e71a:	f1bb 0f00 	cmp.w	fp, #0
 801e71e:	4602      	mov	r2, r0
 801e720:	460b      	mov	r3, r1
 801e722:	4620      	mov	r0, r4
 801e724:	4629      	mov	r1, r5
 801e726:	bfb8      	it	lt
 801e728:	f1ca 0a00 	rsblt	sl, sl, #0
 801e72c:	f7f9 ff6c 	bl	8018608 <__aeabi_dsub>
 801e730:	ec41 0b19 	vmov	d9, r0, r1
 801e734:	4642      	mov	r2, r8
 801e736:	464b      	mov	r3, r9
 801e738:	ec51 0b19 	vmov	r0, r1, d9
 801e73c:	f7f9 ff66 	bl	801860c <__adddf3>
 801e740:	a37b      	add	r3, pc, #492	; (adr r3, 801e930 <__ieee754_pow+0xa00>)
 801e742:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e746:	2000      	movs	r0, #0
 801e748:	4604      	mov	r4, r0
 801e74a:	460d      	mov	r5, r1
 801e74c:	f7fa f914 	bl	8018978 <__aeabi_dmul>
 801e750:	ec53 2b19 	vmov	r2, r3, d9
 801e754:	4606      	mov	r6, r0
 801e756:	460f      	mov	r7, r1
 801e758:	4620      	mov	r0, r4
 801e75a:	4629      	mov	r1, r5
 801e75c:	f7f9 ff54 	bl	8018608 <__aeabi_dsub>
 801e760:	4602      	mov	r2, r0
 801e762:	460b      	mov	r3, r1
 801e764:	4640      	mov	r0, r8
 801e766:	4649      	mov	r1, r9
 801e768:	f7f9 ff4e 	bl	8018608 <__aeabi_dsub>
 801e76c:	a372      	add	r3, pc, #456	; (adr r3, 801e938 <__ieee754_pow+0xa08>)
 801e76e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e772:	f7fa f901 	bl	8018978 <__aeabi_dmul>
 801e776:	a372      	add	r3, pc, #456	; (adr r3, 801e940 <__ieee754_pow+0xa10>)
 801e778:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e77c:	4680      	mov	r8, r0
 801e77e:	4689      	mov	r9, r1
 801e780:	4620      	mov	r0, r4
 801e782:	4629      	mov	r1, r5
 801e784:	f7fa f8f8 	bl	8018978 <__aeabi_dmul>
 801e788:	4602      	mov	r2, r0
 801e78a:	460b      	mov	r3, r1
 801e78c:	4640      	mov	r0, r8
 801e78e:	4649      	mov	r1, r9
 801e790:	f7f9 ff3c 	bl	801860c <__adddf3>
 801e794:	4604      	mov	r4, r0
 801e796:	460d      	mov	r5, r1
 801e798:	4602      	mov	r2, r0
 801e79a:	460b      	mov	r3, r1
 801e79c:	4630      	mov	r0, r6
 801e79e:	4639      	mov	r1, r7
 801e7a0:	f7f9 ff34 	bl	801860c <__adddf3>
 801e7a4:	4632      	mov	r2, r6
 801e7a6:	463b      	mov	r3, r7
 801e7a8:	4680      	mov	r8, r0
 801e7aa:	4689      	mov	r9, r1
 801e7ac:	f7f9 ff2c 	bl	8018608 <__aeabi_dsub>
 801e7b0:	4602      	mov	r2, r0
 801e7b2:	460b      	mov	r3, r1
 801e7b4:	4620      	mov	r0, r4
 801e7b6:	4629      	mov	r1, r5
 801e7b8:	f7f9 ff26 	bl	8018608 <__aeabi_dsub>
 801e7bc:	4642      	mov	r2, r8
 801e7be:	4606      	mov	r6, r0
 801e7c0:	460f      	mov	r7, r1
 801e7c2:	464b      	mov	r3, r9
 801e7c4:	4640      	mov	r0, r8
 801e7c6:	4649      	mov	r1, r9
 801e7c8:	f7fa f8d6 	bl	8018978 <__aeabi_dmul>
 801e7cc:	a35e      	add	r3, pc, #376	; (adr r3, 801e948 <__ieee754_pow+0xa18>)
 801e7ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e7d2:	4604      	mov	r4, r0
 801e7d4:	460d      	mov	r5, r1
 801e7d6:	f7fa f8cf 	bl	8018978 <__aeabi_dmul>
 801e7da:	a35d      	add	r3, pc, #372	; (adr r3, 801e950 <__ieee754_pow+0xa20>)
 801e7dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e7e0:	f7f9 ff12 	bl	8018608 <__aeabi_dsub>
 801e7e4:	4622      	mov	r2, r4
 801e7e6:	462b      	mov	r3, r5
 801e7e8:	f7fa f8c6 	bl	8018978 <__aeabi_dmul>
 801e7ec:	a35a      	add	r3, pc, #360	; (adr r3, 801e958 <__ieee754_pow+0xa28>)
 801e7ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e7f2:	f7f9 ff0b 	bl	801860c <__adddf3>
 801e7f6:	4622      	mov	r2, r4
 801e7f8:	462b      	mov	r3, r5
 801e7fa:	f7fa f8bd 	bl	8018978 <__aeabi_dmul>
 801e7fe:	a358      	add	r3, pc, #352	; (adr r3, 801e960 <__ieee754_pow+0xa30>)
 801e800:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e804:	f7f9 ff00 	bl	8018608 <__aeabi_dsub>
 801e808:	4622      	mov	r2, r4
 801e80a:	462b      	mov	r3, r5
 801e80c:	f7fa f8b4 	bl	8018978 <__aeabi_dmul>
 801e810:	a355      	add	r3, pc, #340	; (adr r3, 801e968 <__ieee754_pow+0xa38>)
 801e812:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e816:	f7f9 fef9 	bl	801860c <__adddf3>
 801e81a:	4622      	mov	r2, r4
 801e81c:	462b      	mov	r3, r5
 801e81e:	f7fa f8ab 	bl	8018978 <__aeabi_dmul>
 801e822:	4602      	mov	r2, r0
 801e824:	460b      	mov	r3, r1
 801e826:	4640      	mov	r0, r8
 801e828:	4649      	mov	r1, r9
 801e82a:	f7f9 feed 	bl	8018608 <__aeabi_dsub>
 801e82e:	4604      	mov	r4, r0
 801e830:	460d      	mov	r5, r1
 801e832:	4602      	mov	r2, r0
 801e834:	460b      	mov	r3, r1
 801e836:	4640      	mov	r0, r8
 801e838:	4649      	mov	r1, r9
 801e83a:	f7fa f89d 	bl	8018978 <__aeabi_dmul>
 801e83e:	2200      	movs	r2, #0
 801e840:	ec41 0b19 	vmov	d9, r0, r1
 801e844:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801e848:	4620      	mov	r0, r4
 801e84a:	4629      	mov	r1, r5
 801e84c:	f7f9 fedc 	bl	8018608 <__aeabi_dsub>
 801e850:	4602      	mov	r2, r0
 801e852:	460b      	mov	r3, r1
 801e854:	ec51 0b19 	vmov	r0, r1, d9
 801e858:	f7fa f9b8 	bl	8018bcc <__aeabi_ddiv>
 801e85c:	4632      	mov	r2, r6
 801e85e:	4604      	mov	r4, r0
 801e860:	460d      	mov	r5, r1
 801e862:	463b      	mov	r3, r7
 801e864:	4640      	mov	r0, r8
 801e866:	4649      	mov	r1, r9
 801e868:	f7fa f886 	bl	8018978 <__aeabi_dmul>
 801e86c:	4632      	mov	r2, r6
 801e86e:	463b      	mov	r3, r7
 801e870:	f7f9 fecc 	bl	801860c <__adddf3>
 801e874:	4602      	mov	r2, r0
 801e876:	460b      	mov	r3, r1
 801e878:	4620      	mov	r0, r4
 801e87a:	4629      	mov	r1, r5
 801e87c:	f7f9 fec4 	bl	8018608 <__aeabi_dsub>
 801e880:	4642      	mov	r2, r8
 801e882:	464b      	mov	r3, r9
 801e884:	f7f9 fec0 	bl	8018608 <__aeabi_dsub>
 801e888:	460b      	mov	r3, r1
 801e88a:	4602      	mov	r2, r0
 801e88c:	493a      	ldr	r1, [pc, #232]	; (801e978 <__ieee754_pow+0xa48>)
 801e88e:	2000      	movs	r0, #0
 801e890:	f7f9 feba 	bl	8018608 <__aeabi_dsub>
 801e894:	ec41 0b10 	vmov	d0, r0, r1
 801e898:	ee10 3a90 	vmov	r3, s1
 801e89c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 801e8a0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801e8a4:	da2b      	bge.n	801e8fe <__ieee754_pow+0x9ce>
 801e8a6:	4650      	mov	r0, sl
 801e8a8:	f000 f966 	bl	801eb78 <scalbn>
 801e8ac:	ec51 0b10 	vmov	r0, r1, d0
 801e8b0:	ec53 2b18 	vmov	r2, r3, d8
 801e8b4:	f7ff bbed 	b.w	801e092 <__ieee754_pow+0x162>
 801e8b8:	4b30      	ldr	r3, [pc, #192]	; (801e97c <__ieee754_pow+0xa4c>)
 801e8ba:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801e8be:	429e      	cmp	r6, r3
 801e8c0:	f77f af0c 	ble.w	801e6dc <__ieee754_pow+0x7ac>
 801e8c4:	4b2e      	ldr	r3, [pc, #184]	; (801e980 <__ieee754_pow+0xa50>)
 801e8c6:	440b      	add	r3, r1
 801e8c8:	4303      	orrs	r3, r0
 801e8ca:	d009      	beq.n	801e8e0 <__ieee754_pow+0x9b0>
 801e8cc:	ec51 0b18 	vmov	r0, r1, d8
 801e8d0:	2200      	movs	r2, #0
 801e8d2:	2300      	movs	r3, #0
 801e8d4:	f7fa fac2 	bl	8018e5c <__aeabi_dcmplt>
 801e8d8:	3800      	subs	r0, #0
 801e8da:	bf18      	it	ne
 801e8dc:	2001      	movne	r0, #1
 801e8de:	e447      	b.n	801e170 <__ieee754_pow+0x240>
 801e8e0:	4622      	mov	r2, r4
 801e8e2:	462b      	mov	r3, r5
 801e8e4:	f7f9 fe90 	bl	8018608 <__aeabi_dsub>
 801e8e8:	4642      	mov	r2, r8
 801e8ea:	464b      	mov	r3, r9
 801e8ec:	f7fa faca 	bl	8018e84 <__aeabi_dcmpge>
 801e8f0:	2800      	cmp	r0, #0
 801e8f2:	f43f aef3 	beq.w	801e6dc <__ieee754_pow+0x7ac>
 801e8f6:	e7e9      	b.n	801e8cc <__ieee754_pow+0x99c>
 801e8f8:	f04f 0a00 	mov.w	sl, #0
 801e8fc:	e71a      	b.n	801e734 <__ieee754_pow+0x804>
 801e8fe:	ec51 0b10 	vmov	r0, r1, d0
 801e902:	4619      	mov	r1, r3
 801e904:	e7d4      	b.n	801e8b0 <__ieee754_pow+0x980>
 801e906:	491c      	ldr	r1, [pc, #112]	; (801e978 <__ieee754_pow+0xa48>)
 801e908:	2000      	movs	r0, #0
 801e90a:	f7ff bb30 	b.w	801df6e <__ieee754_pow+0x3e>
 801e90e:	2000      	movs	r0, #0
 801e910:	2100      	movs	r1, #0
 801e912:	f7ff bb2c 	b.w	801df6e <__ieee754_pow+0x3e>
 801e916:	4630      	mov	r0, r6
 801e918:	4639      	mov	r1, r7
 801e91a:	f7ff bb28 	b.w	801df6e <__ieee754_pow+0x3e>
 801e91e:	9204      	str	r2, [sp, #16]
 801e920:	f7ff bb7a 	b.w	801e018 <__ieee754_pow+0xe8>
 801e924:	2300      	movs	r3, #0
 801e926:	f7ff bb64 	b.w	801dff2 <__ieee754_pow+0xc2>
 801e92a:	bf00      	nop
 801e92c:	f3af 8000 	nop.w
 801e930:	00000000 	.word	0x00000000
 801e934:	3fe62e43 	.word	0x3fe62e43
 801e938:	fefa39ef 	.word	0xfefa39ef
 801e93c:	3fe62e42 	.word	0x3fe62e42
 801e940:	0ca86c39 	.word	0x0ca86c39
 801e944:	be205c61 	.word	0xbe205c61
 801e948:	72bea4d0 	.word	0x72bea4d0
 801e94c:	3e663769 	.word	0x3e663769
 801e950:	c5d26bf1 	.word	0xc5d26bf1
 801e954:	3ebbbd41 	.word	0x3ebbbd41
 801e958:	af25de2c 	.word	0xaf25de2c
 801e95c:	3f11566a 	.word	0x3f11566a
 801e960:	16bebd93 	.word	0x16bebd93
 801e964:	3f66c16c 	.word	0x3f66c16c
 801e968:	5555553e 	.word	0x5555553e
 801e96c:	3fc55555 	.word	0x3fc55555
 801e970:	3fe00000 	.word	0x3fe00000
 801e974:	000fffff 	.word	0x000fffff
 801e978:	3ff00000 	.word	0x3ff00000
 801e97c:	4090cbff 	.word	0x4090cbff
 801e980:	3f6f3400 	.word	0x3f6f3400
 801e984:	652b82fe 	.word	0x652b82fe
 801e988:	3c971547 	.word	0x3c971547

0801e98c <__ieee754_sqrt>:
 801e98c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e990:	ec55 4b10 	vmov	r4, r5, d0
 801e994:	4e55      	ldr	r6, [pc, #340]	; (801eaec <__ieee754_sqrt+0x160>)
 801e996:	43ae      	bics	r6, r5
 801e998:	ee10 0a10 	vmov	r0, s0
 801e99c:	ee10 3a10 	vmov	r3, s0
 801e9a0:	462a      	mov	r2, r5
 801e9a2:	4629      	mov	r1, r5
 801e9a4:	d110      	bne.n	801e9c8 <__ieee754_sqrt+0x3c>
 801e9a6:	ee10 2a10 	vmov	r2, s0
 801e9aa:	462b      	mov	r3, r5
 801e9ac:	f7f9 ffe4 	bl	8018978 <__aeabi_dmul>
 801e9b0:	4602      	mov	r2, r0
 801e9b2:	460b      	mov	r3, r1
 801e9b4:	4620      	mov	r0, r4
 801e9b6:	4629      	mov	r1, r5
 801e9b8:	f7f9 fe28 	bl	801860c <__adddf3>
 801e9bc:	4604      	mov	r4, r0
 801e9be:	460d      	mov	r5, r1
 801e9c0:	ec45 4b10 	vmov	d0, r4, r5
 801e9c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e9c8:	2d00      	cmp	r5, #0
 801e9ca:	dc10      	bgt.n	801e9ee <__ieee754_sqrt+0x62>
 801e9cc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801e9d0:	4330      	orrs	r0, r6
 801e9d2:	d0f5      	beq.n	801e9c0 <__ieee754_sqrt+0x34>
 801e9d4:	b15d      	cbz	r5, 801e9ee <__ieee754_sqrt+0x62>
 801e9d6:	ee10 2a10 	vmov	r2, s0
 801e9da:	462b      	mov	r3, r5
 801e9dc:	ee10 0a10 	vmov	r0, s0
 801e9e0:	f7f9 fe12 	bl	8018608 <__aeabi_dsub>
 801e9e4:	4602      	mov	r2, r0
 801e9e6:	460b      	mov	r3, r1
 801e9e8:	f7fa f8f0 	bl	8018bcc <__aeabi_ddiv>
 801e9ec:	e7e6      	b.n	801e9bc <__ieee754_sqrt+0x30>
 801e9ee:	1512      	asrs	r2, r2, #20
 801e9f0:	d074      	beq.n	801eadc <__ieee754_sqrt+0x150>
 801e9f2:	07d4      	lsls	r4, r2, #31
 801e9f4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801e9f8:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 801e9fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 801ea00:	bf5e      	ittt	pl
 801ea02:	0fda      	lsrpl	r2, r3, #31
 801ea04:	005b      	lslpl	r3, r3, #1
 801ea06:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 801ea0a:	2400      	movs	r4, #0
 801ea0c:	0fda      	lsrs	r2, r3, #31
 801ea0e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 801ea12:	107f      	asrs	r7, r7, #1
 801ea14:	005b      	lsls	r3, r3, #1
 801ea16:	2516      	movs	r5, #22
 801ea18:	4620      	mov	r0, r4
 801ea1a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801ea1e:	1886      	adds	r6, r0, r2
 801ea20:	428e      	cmp	r6, r1
 801ea22:	bfde      	ittt	le
 801ea24:	1b89      	suble	r1, r1, r6
 801ea26:	18b0      	addle	r0, r6, r2
 801ea28:	18a4      	addle	r4, r4, r2
 801ea2a:	0049      	lsls	r1, r1, #1
 801ea2c:	3d01      	subs	r5, #1
 801ea2e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 801ea32:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801ea36:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801ea3a:	d1f0      	bne.n	801ea1e <__ieee754_sqrt+0x92>
 801ea3c:	462a      	mov	r2, r5
 801ea3e:	f04f 0e20 	mov.w	lr, #32
 801ea42:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801ea46:	4281      	cmp	r1, r0
 801ea48:	eb06 0c05 	add.w	ip, r6, r5
 801ea4c:	dc02      	bgt.n	801ea54 <__ieee754_sqrt+0xc8>
 801ea4e:	d113      	bne.n	801ea78 <__ieee754_sqrt+0xec>
 801ea50:	459c      	cmp	ip, r3
 801ea52:	d811      	bhi.n	801ea78 <__ieee754_sqrt+0xec>
 801ea54:	f1bc 0f00 	cmp.w	ip, #0
 801ea58:	eb0c 0506 	add.w	r5, ip, r6
 801ea5c:	da43      	bge.n	801eae6 <__ieee754_sqrt+0x15a>
 801ea5e:	2d00      	cmp	r5, #0
 801ea60:	db41      	blt.n	801eae6 <__ieee754_sqrt+0x15a>
 801ea62:	f100 0801 	add.w	r8, r0, #1
 801ea66:	1a09      	subs	r1, r1, r0
 801ea68:	459c      	cmp	ip, r3
 801ea6a:	bf88      	it	hi
 801ea6c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 801ea70:	eba3 030c 	sub.w	r3, r3, ip
 801ea74:	4432      	add	r2, r6
 801ea76:	4640      	mov	r0, r8
 801ea78:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 801ea7c:	f1be 0e01 	subs.w	lr, lr, #1
 801ea80:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 801ea84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801ea88:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801ea8c:	d1db      	bne.n	801ea46 <__ieee754_sqrt+0xba>
 801ea8e:	430b      	orrs	r3, r1
 801ea90:	d006      	beq.n	801eaa0 <__ieee754_sqrt+0x114>
 801ea92:	1c50      	adds	r0, r2, #1
 801ea94:	bf13      	iteet	ne
 801ea96:	3201      	addne	r2, #1
 801ea98:	3401      	addeq	r4, #1
 801ea9a:	4672      	moveq	r2, lr
 801ea9c:	f022 0201 	bicne.w	r2, r2, #1
 801eaa0:	1063      	asrs	r3, r4, #1
 801eaa2:	0852      	lsrs	r2, r2, #1
 801eaa4:	07e1      	lsls	r1, r4, #31
 801eaa6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801eaaa:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801eaae:	bf48      	it	mi
 801eab0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 801eab4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 801eab8:	4614      	mov	r4, r2
 801eaba:	e781      	b.n	801e9c0 <__ieee754_sqrt+0x34>
 801eabc:	0ad9      	lsrs	r1, r3, #11
 801eabe:	3815      	subs	r0, #21
 801eac0:	055b      	lsls	r3, r3, #21
 801eac2:	2900      	cmp	r1, #0
 801eac4:	d0fa      	beq.n	801eabc <__ieee754_sqrt+0x130>
 801eac6:	02cd      	lsls	r5, r1, #11
 801eac8:	d50a      	bpl.n	801eae0 <__ieee754_sqrt+0x154>
 801eaca:	f1c2 0420 	rsb	r4, r2, #32
 801eace:	fa23 f404 	lsr.w	r4, r3, r4
 801ead2:	1e55      	subs	r5, r2, #1
 801ead4:	4093      	lsls	r3, r2
 801ead6:	4321      	orrs	r1, r4
 801ead8:	1b42      	subs	r2, r0, r5
 801eada:	e78a      	b.n	801e9f2 <__ieee754_sqrt+0x66>
 801eadc:	4610      	mov	r0, r2
 801eade:	e7f0      	b.n	801eac2 <__ieee754_sqrt+0x136>
 801eae0:	0049      	lsls	r1, r1, #1
 801eae2:	3201      	adds	r2, #1
 801eae4:	e7ef      	b.n	801eac6 <__ieee754_sqrt+0x13a>
 801eae6:	4680      	mov	r8, r0
 801eae8:	e7bd      	b.n	801ea66 <__ieee754_sqrt+0xda>
 801eaea:	bf00      	nop
 801eaec:	7ff00000 	.word	0x7ff00000

0801eaf0 <with_errno>:
 801eaf0:	b570      	push	{r4, r5, r6, lr}
 801eaf2:	4604      	mov	r4, r0
 801eaf4:	460d      	mov	r5, r1
 801eaf6:	4616      	mov	r6, r2
 801eaf8:	f7fa fc6c 	bl	80193d4 <__errno>
 801eafc:	4629      	mov	r1, r5
 801eafe:	6006      	str	r6, [r0, #0]
 801eb00:	4620      	mov	r0, r4
 801eb02:	bd70      	pop	{r4, r5, r6, pc}

0801eb04 <xflow>:
 801eb04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801eb06:	4614      	mov	r4, r2
 801eb08:	461d      	mov	r5, r3
 801eb0a:	b108      	cbz	r0, 801eb10 <xflow+0xc>
 801eb0c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801eb10:	e9cd 2300 	strd	r2, r3, [sp]
 801eb14:	e9dd 2300 	ldrd	r2, r3, [sp]
 801eb18:	4620      	mov	r0, r4
 801eb1a:	4629      	mov	r1, r5
 801eb1c:	f7f9 ff2c 	bl	8018978 <__aeabi_dmul>
 801eb20:	2222      	movs	r2, #34	; 0x22
 801eb22:	b003      	add	sp, #12
 801eb24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801eb28:	f7ff bfe2 	b.w	801eaf0 <with_errno>

0801eb2c <__math_uflow>:
 801eb2c:	b508      	push	{r3, lr}
 801eb2e:	2200      	movs	r2, #0
 801eb30:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 801eb34:	f7ff ffe6 	bl	801eb04 <xflow>
 801eb38:	ec41 0b10 	vmov	d0, r0, r1
 801eb3c:	bd08      	pop	{r3, pc}

0801eb3e <__math_oflow>:
 801eb3e:	b508      	push	{r3, lr}
 801eb40:	2200      	movs	r2, #0
 801eb42:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 801eb46:	f7ff ffdd 	bl	801eb04 <xflow>
 801eb4a:	ec41 0b10 	vmov	d0, r0, r1
 801eb4e:	bd08      	pop	{r3, pc}

0801eb50 <fabs>:
 801eb50:	ec51 0b10 	vmov	r0, r1, d0
 801eb54:	ee10 2a10 	vmov	r2, s0
 801eb58:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801eb5c:	ec43 2b10 	vmov	d0, r2, r3
 801eb60:	4770      	bx	lr

0801eb62 <finite>:
 801eb62:	b082      	sub	sp, #8
 801eb64:	ed8d 0b00 	vstr	d0, [sp]
 801eb68:	9801      	ldr	r0, [sp, #4]
 801eb6a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801eb6e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801eb72:	0fc0      	lsrs	r0, r0, #31
 801eb74:	b002      	add	sp, #8
 801eb76:	4770      	bx	lr

0801eb78 <scalbn>:
 801eb78:	b570      	push	{r4, r5, r6, lr}
 801eb7a:	ec55 4b10 	vmov	r4, r5, d0
 801eb7e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801eb82:	4606      	mov	r6, r0
 801eb84:	462b      	mov	r3, r5
 801eb86:	b99a      	cbnz	r2, 801ebb0 <scalbn+0x38>
 801eb88:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801eb8c:	4323      	orrs	r3, r4
 801eb8e:	d036      	beq.n	801ebfe <scalbn+0x86>
 801eb90:	4b39      	ldr	r3, [pc, #228]	; (801ec78 <scalbn+0x100>)
 801eb92:	4629      	mov	r1, r5
 801eb94:	ee10 0a10 	vmov	r0, s0
 801eb98:	2200      	movs	r2, #0
 801eb9a:	f7f9 feed 	bl	8018978 <__aeabi_dmul>
 801eb9e:	4b37      	ldr	r3, [pc, #220]	; (801ec7c <scalbn+0x104>)
 801eba0:	429e      	cmp	r6, r3
 801eba2:	4604      	mov	r4, r0
 801eba4:	460d      	mov	r5, r1
 801eba6:	da10      	bge.n	801ebca <scalbn+0x52>
 801eba8:	a32b      	add	r3, pc, #172	; (adr r3, 801ec58 <scalbn+0xe0>)
 801ebaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ebae:	e03a      	b.n	801ec26 <scalbn+0xae>
 801ebb0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801ebb4:	428a      	cmp	r2, r1
 801ebb6:	d10c      	bne.n	801ebd2 <scalbn+0x5a>
 801ebb8:	ee10 2a10 	vmov	r2, s0
 801ebbc:	4620      	mov	r0, r4
 801ebbe:	4629      	mov	r1, r5
 801ebc0:	f7f9 fd24 	bl	801860c <__adddf3>
 801ebc4:	4604      	mov	r4, r0
 801ebc6:	460d      	mov	r5, r1
 801ebc8:	e019      	b.n	801ebfe <scalbn+0x86>
 801ebca:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801ebce:	460b      	mov	r3, r1
 801ebd0:	3a36      	subs	r2, #54	; 0x36
 801ebd2:	4432      	add	r2, r6
 801ebd4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801ebd8:	428a      	cmp	r2, r1
 801ebda:	dd08      	ble.n	801ebee <scalbn+0x76>
 801ebdc:	2d00      	cmp	r5, #0
 801ebde:	a120      	add	r1, pc, #128	; (adr r1, 801ec60 <scalbn+0xe8>)
 801ebe0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ebe4:	da1c      	bge.n	801ec20 <scalbn+0xa8>
 801ebe6:	a120      	add	r1, pc, #128	; (adr r1, 801ec68 <scalbn+0xf0>)
 801ebe8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ebec:	e018      	b.n	801ec20 <scalbn+0xa8>
 801ebee:	2a00      	cmp	r2, #0
 801ebf0:	dd08      	ble.n	801ec04 <scalbn+0x8c>
 801ebf2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801ebf6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801ebfa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801ebfe:	ec45 4b10 	vmov	d0, r4, r5
 801ec02:	bd70      	pop	{r4, r5, r6, pc}
 801ec04:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801ec08:	da19      	bge.n	801ec3e <scalbn+0xc6>
 801ec0a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801ec0e:	429e      	cmp	r6, r3
 801ec10:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 801ec14:	dd0a      	ble.n	801ec2c <scalbn+0xb4>
 801ec16:	a112      	add	r1, pc, #72	; (adr r1, 801ec60 <scalbn+0xe8>)
 801ec18:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ec1c:	2b00      	cmp	r3, #0
 801ec1e:	d1e2      	bne.n	801ebe6 <scalbn+0x6e>
 801ec20:	a30f      	add	r3, pc, #60	; (adr r3, 801ec60 <scalbn+0xe8>)
 801ec22:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ec26:	f7f9 fea7 	bl	8018978 <__aeabi_dmul>
 801ec2a:	e7cb      	b.n	801ebc4 <scalbn+0x4c>
 801ec2c:	a10a      	add	r1, pc, #40	; (adr r1, 801ec58 <scalbn+0xe0>)
 801ec2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ec32:	2b00      	cmp	r3, #0
 801ec34:	d0b8      	beq.n	801eba8 <scalbn+0x30>
 801ec36:	a10e      	add	r1, pc, #56	; (adr r1, 801ec70 <scalbn+0xf8>)
 801ec38:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ec3c:	e7b4      	b.n	801eba8 <scalbn+0x30>
 801ec3e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801ec42:	3236      	adds	r2, #54	; 0x36
 801ec44:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801ec48:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801ec4c:	4620      	mov	r0, r4
 801ec4e:	4b0c      	ldr	r3, [pc, #48]	; (801ec80 <scalbn+0x108>)
 801ec50:	2200      	movs	r2, #0
 801ec52:	e7e8      	b.n	801ec26 <scalbn+0xae>
 801ec54:	f3af 8000 	nop.w
 801ec58:	c2f8f359 	.word	0xc2f8f359
 801ec5c:	01a56e1f 	.word	0x01a56e1f
 801ec60:	8800759c 	.word	0x8800759c
 801ec64:	7e37e43c 	.word	0x7e37e43c
 801ec68:	8800759c 	.word	0x8800759c
 801ec6c:	fe37e43c 	.word	0xfe37e43c
 801ec70:	c2f8f359 	.word	0xc2f8f359
 801ec74:	81a56e1f 	.word	0x81a56e1f
 801ec78:	43500000 	.word	0x43500000
 801ec7c:	ffff3cb0 	.word	0xffff3cb0
 801ec80:	3c900000 	.word	0x3c900000

0801ec84 <_init>:
 801ec84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ec86:	bf00      	nop
 801ec88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ec8a:	bc08      	pop	{r3}
 801ec8c:	469e      	mov	lr, r3
 801ec8e:	4770      	bx	lr

0801ec90 <_fini>:
 801ec90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ec92:	bf00      	nop
 801ec94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ec96:	bc08      	pop	{r3}
 801ec98:	469e      	mov	lr, r3
 801ec9a:	4770      	bx	lr
