module t_flipflop (CLK, RST, T, Q, Qbar);
  
  input  CLK, RST, T;
  output reg Q, Qbar;
  
  always @ (posedge CLK)
    begin
      if(!RST)
        begin
          case(T)
            1'b0   : Q =  Q;
            1'b1   : Q = ~Q;
            default: Q =  Q;
          endcase
        end
      
      else
        begin
          Q    = 1'b0;
        end
    end
  
  assign  Qbar = ~Q;
endmodule
