#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri May 20 19:29:11 2022
# Process ID: 15524
# Current directory: D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.runs/synth_1
# Command line: vivado.exe -log regfile_display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source regfile_display.tcl
# Log file: D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.runs/synth_1/regfile_display.vds
# Journal file: D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source regfile_display.tcl -notrace
Command: synth_design -top regfile_display -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17232 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 309.723 ; gain = 73.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'regfile_display' [D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.srcs/sources_1/new/regfile_display.v:7]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.srcs/sources_1/new/regfile.v:8]
INFO: [Synth 8-226] default block is never used [D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.srcs/sources_1/new/regfile.v:73]
INFO: [Synth 8-226] default block is never used [D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.srcs/sources_1/new/regfile.v:96]
INFO: [Synth 8-226] default block is never used [D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.srcs/sources_1/new/regfile.v:119]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg was removed.  [D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.srcs/sources_1/new/regfile.v:29]
INFO: [Synth 8-256] done synthesizing module 'regfile' (1#1) [D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.srcs/sources_1/new/regfile.v:8]
INFO: [Synth 8-638] synthesizing module 'lcd_module' [D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.runs/synth_1/.Xil/Vivado-15524-LAPTOP-T2FRDGEF/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lcd_module' (2#1) [D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.runs/synth_1/.Xil/Vivado-15524-LAPTOP-T2FRDGEF/realtime/lcd_module_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.srcs/sources_1/new/regfile_display.v:59]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.srcs/sources_1/new/regfile_display.v:166]
INFO: [Synth 8-256] done synthesizing module 'regfile_display' (3#1) [D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.srcs/sources_1/new/regfile_display.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 349.047 ; gain = 112.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 349.047 ; gain = 112.680
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.srcs/constrs_1/new/regfile.xdc]
Finished Parsing XDC File [D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.srcs/constrs_1/new/regfile.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.srcs/constrs_1/new/regfile.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/regfile_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/regfile_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 694.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 694.117 ; gain = 457.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 694.117 ; gain = 457.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 694.117 ; gain = 457.750
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "display_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "display_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "display_name" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "display_name" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_name" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 694.117 ; gain = 457.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 16    
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 3     
	   3 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	  11 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module regfile_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 1     
	  11 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 16    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "display_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_name" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'display_name_reg[7]' (FDRE) to 'display_name_reg[9]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[8]' (FDRE) to 'display_name_reg[20]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[9]' (FDRE) to 'display_name_reg[11]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[10]' (FDRE) to 'display_name_reg[14]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[11]' (FDRE) to 'display_name_reg[15]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[12]' (FDSE) to 'display_name_reg[26]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[15]' (FDRE) to 'display_name_reg[19]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[19]' (FDRE) to 'display_name_reg[21]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[21]' (FDRE) to 'display_name_reg[23]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[23]' (FDRE) to 'display_name_reg[25]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[25]' (FDRE) to 'display_name_reg[27]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[27]' (FDRE) to 'display_name_reg[28]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[28]' (FDRE) to 'display_name_reg[29]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[29]' (FDRE) to 'display_name_reg[31]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[30]' (FDSE) to 'display_name_reg[33]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[31]' (FDRE) to 'display_name_reg[35]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[32]' (FDRE) to 'display_name_reg[34]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[33]' (FDSE) to 'display_name_reg[36]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[35]' (FDRE) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[36]' (FDSE) to 'display_name_reg[38]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[37]' (FDRE) to 'display_name_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_name_reg[39] )
WARNING: [Synth 8-3332] Sequential element (display_name_reg[39]) is unused and will be removed from module regfile_display.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 694.117 ; gain = 457.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 694.117 ; gain = 457.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 694.117 ; gain = 457.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 700.664 ; gain = 464.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 700.664 ; gain = 464.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 700.664 ; gain = 464.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 700.664 ; gain = 464.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 700.664 ; gain = 464.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 700.664 ; gain = 464.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 700.664 ; gain = 464.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |lcd_module    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |lcd_module |     1|
|2     |BUFG       |     1|
|3     |LUT1       |     1|
|4     |LUT2       |     8|
|5     |LUT3       |     6|
|6     |LUT4       |    17|
|7     |LUT5       |   164|
|8     |LUT6       |   921|
|9     |MUXF7      |   416|
|10    |MUXF8      |    71|
|11    |FDRE       |  1153|
|12    |FDSE       |    10|
|13    |IBUF       |     6|
|14    |OBUF       |    11|
+------+-----------+------+

Report Instance Areas: 
+------+------------+--------+------+
|      |Instance    |Module  |Cells |
+------+------------+--------+------+
|1     |top         |        |  2832|
|2     |  rf_module |regfile |  2551|
+------+------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 700.664 ; gain = 464.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 700.664 ; gain = 119.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 700.664 ; gain = 464.297
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'regfile_display' is not ideal for floorplanning, since the cellview 'regfile' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

67 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 702.848 ; gain = 471.613
INFO: [Common 17-1381] The checkpoint 'D:/My Projects/VerilogProj_2013631/project_3_2/project_3_2.runs/synth_1/regfile_display.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 702.848 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 20 19:30:14 2022...
