
*** Running vivado
    with args -log rtos_sys_snow_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rtos_sys_snow_0_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Sep  6 20:58:58 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source rtos_sys_snow_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/ej3b/PROGRAMS/tool/Vivado/2024.2/data/ip'.
Command: synth_design -top rtos_sys_snow_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39622
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1937.766 ; gain = 420.828 ; free physical = 11637 ; free virtual = 23031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rtos_sys_snow_0_0' [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_snow_0_0/synth/rtos_sys_snow_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'snow' [/media/ej3b/a1030d84-846f-4a15-9828-0951444df26f/home/ej3b/Music/project_3/andes_readout/andes_readout/andes_readout.srcs/sources_1/imports/new/snow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'snow' (0#1) [/media/ej3b/a1030d84-846f-4a15-9828-0951444df26f/home/ej3b/Music/project_3/andes_readout/andes_readout/andes_readout.srcs/sources_1/imports/new/snow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rtos_sys_snow_0_0' (0#1) [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_snow_0_0/synth/rtos_sys_snow_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2013.734 ; gain = 496.797 ; free physical = 11426 ; free virtual = 22815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2031.547 ; gain = 514.609 ; free physical = 11431 ; free virtual = 22823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2031.547 ; gain = 514.609 ; free physical = 11431 ; free virtual = 22823
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2031.547 ; gain = 0.000 ; free physical = 11431 ; free virtual = 22823
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.285 ; gain = 0.000 ; free physical = 11465 ; free virtual = 22877
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2144.285 ; gain = 0.000 ; free physical = 11464 ; free virtual = 22876
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2144.285 ; gain = 627.348 ; free physical = 11466 ; free virtual = 22845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2152.289 ; gain = 635.352 ; free physical = 11466 ; free virtual = 22845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2152.289 ; gain = 635.352 ; free physical = 11466 ; free virtual = 22845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2152.289 ; gain = 635.352 ; free physical = 11465 ; free virtual = 22845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design rtos_sys_snow_0_0 has port axis_tkeep[7] driven by constant 1
INFO: [Synth 8-3917] design rtos_sys_snow_0_0 has port axis_tkeep[6] driven by constant 1
INFO: [Synth 8-3917] design rtos_sys_snow_0_0 has port axis_tkeep[5] driven by constant 1
INFO: [Synth 8-3917] design rtos_sys_snow_0_0 has port axis_tkeep[4] driven by constant 1
INFO: [Synth 8-3917] design rtos_sys_snow_0_0 has port axis_tkeep[3] driven by constant 1
INFO: [Synth 8-3917] design rtos_sys_snow_0_0 has port axis_tkeep[2] driven by constant 1
INFO: [Synth 8-3917] design rtos_sys_snow_0_0 has port axis_tkeep[1] driven by constant 1
INFO: [Synth 8-3917] design rtos_sys_snow_0_0 has port axis_tkeep[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2152.289 ; gain = 635.352 ; free physical = 11473 ; free virtual = 22834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2178.289 ; gain = 661.352 ; free physical = 10969 ; free virtual = 22330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2178.289 ; gain = 661.352 ; free physical = 10969 ; free virtual = 22330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2188.305 ; gain = 671.367 ; free physical = 10961 ; free virtual = 22322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2358.117 ; gain = 841.180 ; free physical = 12173 ; free virtual = 23532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2358.117 ; gain = 841.180 ; free physical = 12173 ; free virtual = 23532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2358.117 ; gain = 841.180 ; free physical = 12173 ; free virtual = 23532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2358.117 ; gain = 841.180 ; free physical = 12173 ; free virtual = 23532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2358.117 ; gain = 841.180 ; free physical = 12173 ; free virtual = 23532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2358.117 ; gain = 841.180 ; free physical = 12173 ; free virtual = 23532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    22|
|2     |LUT1   |    64|
|3     |LUT2   |     1|
|4     |LUT3   |    22|
|5     |LUT4   |     1|
|6     |LUT6   |    12|
|7     |FDRE   |    64|
|8     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2358.117 ; gain = 841.180 ; free physical = 12173 ; free virtual = 23532
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2358.117 ; gain = 728.441 ; free physical = 12172 ; free virtual = 23532
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2358.125 ; gain = 841.180 ; free physical = 12172 ; free virtual = 23532
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2358.125 ; gain = 0.000 ; free physical = 12180 ; free virtual = 23538
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2358.125 ; gain = 0.000 ; free physical = 12410 ; free virtual = 23782
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7190810c
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2358.125 ; gain = 991.578 ; free physical = 13857 ; free virtual = 25229
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1545.262; main = 1420.506; forked = 202.753
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3217.293; main = 2358.121; forked = 916.984
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2382.129 ; gain = 0.000 ; free physical = 13859 ; free virtual = 25231
INFO: [Common 17-1381] The checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.runs/rtos_sys_snow_0_0_synth_1/rtos_sys_snow_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file rtos_sys_snow_0_0_utilization_synth.rpt -pb rtos_sys_snow_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep  6 20:59:37 2025...
