
---------- Begin Simulation Statistics ----------
final_tick                                64397331000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 199242                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715316                       # Number of bytes of host memory used
host_op_rate                                   218033                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   501.90                       # Real time elapsed on the host
host_tick_rate                              128306427                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.064397                       # Number of seconds simulated
sim_ticks                                 64397331000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.287947                       # CPI: cycles per instruction
system.cpu.discardedOps                        362144                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        13066496                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.776430                       # IPC: instructions per cycle
system.cpu.numCycles                        128794662                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       115728166                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        145234                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       153932                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       313182                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20322574                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16260731                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53367                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8732581                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8731585                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.988594                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050438                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                319                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433965                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300037                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133928                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1042                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35976974                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35976974                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35980299                       # number of overall hits
system.cpu.dcache.overall_hits::total        35980299                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       163874                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         163874                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       163910                       # number of overall misses
system.cpu.dcache.overall_misses::total        163910                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12041718500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12041718500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12041718500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12041718500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36140848                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36140848                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36144209                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36144209                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004534                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004534                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004535                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004535                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73481.568156                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73481.568156                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73465.429199                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73465.429199                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          118                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          118                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       150116                       # number of writebacks
system.cpu.dcache.writebacks::total            150116                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         6186                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6186                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6186                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6186                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       157688                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       157688                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       157724                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       157724                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11447982000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11447982000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11450208000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11450208000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004363                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004363                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004364                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004364                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72598.942215                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72598.942215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72596.484999                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72596.484999                       # average overall mshr miss latency
system.cpu.dcache.replacements                 153630                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21726467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21726467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        26468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1135942000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1135942000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21752935                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21752935                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42917.560828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42917.560828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        26461                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        26461                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1108949000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1108949000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001216                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001216                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41908.809191                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41908.809191                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14250507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14250507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       137406                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       137406                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10905776500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10905776500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14387913                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14387913                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009550                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009550                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79368.997715                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79368.997715                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6179                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6179                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       131227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       131227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10339033000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10339033000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78787.391314                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78787.391314                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3325                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3325                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           36                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           36                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010711                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010711                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           36                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           36                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2226000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2226000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010711                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010711                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 61833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 61833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89078                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89078                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       173000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       173000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       171000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       171000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  64397331000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4073.026925                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36316183                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            157726                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            230.248551                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4073.026925                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994391                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994391                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1467                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1951                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          540                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         145447202                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        145447202                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64397331000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64397331000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64397331000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48807410                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17072572                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9746973                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     36656035                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         36656035                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     36656035                       # number of overall hits
system.cpu.icache.overall_hits::total        36656035                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1528                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1528                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1528                       # number of overall misses
system.cpu.icache.overall_misses::total          1528                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    103525000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    103525000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    103525000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    103525000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     36657563                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     36657563                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     36657563                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     36657563                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67751.963351                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67751.963351                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67751.963351                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67751.963351                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          298                       # number of writebacks
system.cpu.icache.writebacks::total               298                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1528                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1528                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1528                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1528                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    101997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    101997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    101997000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    101997000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66751.963351                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66751.963351                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66751.963351                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66751.963351                       # average overall mshr miss latency
system.cpu.icache.replacements                    298                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     36656035                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        36656035                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1528                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1528                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    103525000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    103525000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     36657563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     36657563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67751.963351                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67751.963351                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    101997000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    101997000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66751.963351                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66751.963351                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  64397331000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1222.805795                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            36657563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1528                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          23990.551702                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1222.805795                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.298537                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.298537                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1230                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1230                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.300293                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          36659091                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         36659091                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64397331000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64397331000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64397331000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  64397331000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431277                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  217                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13801                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14018                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 217                       # number of overall hits
system.l2.overall_hits::.cpu.data               13801                       # number of overall hits
system.l2.overall_hits::total                   14018                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1311                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             143925                       # number of demand (read+write) misses
system.l2.demand_misses::total                 145236                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1311                       # number of overall misses
system.l2.overall_misses::.cpu.data            143925                       # number of overall misses
system.l2.overall_misses::total                145236                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     97412000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11068104000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11165516000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     97412000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11068104000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11165516000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1528                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           157726                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               159254                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1528                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          157726                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              159254                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.857984                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.912500                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.911977                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.857984                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.912500                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.911977                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74303.585050                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76901.886399                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76878.432345                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74303.585050                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76901.886399                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76878.432345                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        143924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            145234                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       143924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           145234                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     84246500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9628827000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9713073500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     84246500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9628827000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9713073500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.857330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.912494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.911965                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.857330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.912494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.911965                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64310.305344                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66902.163642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66878.785271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64310.305344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66902.163642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66878.785271                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       150116                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           150116                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       150116                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       150116                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          298                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              298                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          298                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          298                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          131227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              131227                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10142191500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10142191500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        131227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            131227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77287.383694                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77287.383694                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       131227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         131227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8829921500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8829921500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67287.383694                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67287.383694                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     97412000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     97412000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.857984                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.857984                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74303.585050                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74303.585050                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     84246500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84246500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.857330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.857330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64310.305344                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64310.305344                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         13801                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13801                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        12698                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12698                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    925912500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    925912500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        26499                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         26499                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.479188                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.479188                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 72917.979209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72917.979209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        12697                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12697                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    798905500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    798905500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.479150                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.479150                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62920.808065                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 62920.808065                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  64397331000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 95803.312361                       # Cycle average of tags in use
system.l2.tags.total_refs                      313162                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    145234                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.156258                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1302.214877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     94501.097484                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.004968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.360493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.365461                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        145234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1260                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12650                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       131186                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.554024                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    458398                       # Number of tag accesses
system.l2.tags.data_accesses                   458398                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64397331000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    143924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000585500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              306981                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      145234                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                    145234                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                145234                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   82233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2323744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     36.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   64396117500                       # Total gap between requests
system.mem_ctrls.avgGap                     443395.61                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        20960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2302784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 325479.327706920041                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 35758997.527397520840                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1310                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       143924                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     30714250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   3734396000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23445.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25947.00                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        20960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2302784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2323744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        20960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        20960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1310                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       143924                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         145234                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       325479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     35758998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         36084477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       325479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       325479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       325479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     35758998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        36084477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               145234                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         9121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         9241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         8853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         8743                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         8997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         8796                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9068                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         9129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         8958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         9118                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         9109                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         8983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9277                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1041972750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             726170000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3765110250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7174.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25924.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              132432                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.19                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12801                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   726.083275                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   675.631093                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   209.097802                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          175      1.37%      1.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          388      3.03%      4.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          307      2.40%      6.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          252      1.97%      8.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          460      3.59%     12.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         4268     33.34%     45.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4249     33.19%     78.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          331      2.59%     81.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2371     18.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12801                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               9294976                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              144.337907                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.13                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  64397331000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        46467120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        24694065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      516636120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5083072800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15099581010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12013138560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   32783589675                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   509.083050                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  31106897000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2150200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31140234000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        44939160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        23885730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      520334640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5083072800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14624744220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12413001120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   32709977670                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   507.939959                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  32150158250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2150200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  30096972750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  64397331000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              14007                       # Transaction distribution
system.membus.trans_dist::ReadExReq            131227                       # Transaction distribution
system.membus.trans_dist::ReadExResp           131227                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14007                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       290468                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 290468                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2323744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2323744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            145234                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  145234    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              145234                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  64397331000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           169348500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          332157750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             28027                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       150116                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          298                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3514                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           131227                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          131227                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1528                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        26499                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3354                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       469082                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                472436                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4925472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                4954688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           159254                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000138                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011753                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 159232     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     22      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             159254                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  64397331000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          231798000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1528499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         157726998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
