OpenROAD v2.0-8853-g3ec606c02 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Reading liberty file for fast: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__ff_100C_1v95.lib.gz
Reading liberty file for slow: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz
Reading liberty file for typical: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__tt_025C_1v80.lib.gz
Reading ODB: inputs/UART_TX.odb
Reading SDC: inputs/UART_TX.sdc
Warning: There are 10 input ports missing set_input_delay.
Warning: There are 3 output ports missing set_output_delay.
Warning: There are 3 unconstrained endpoints.
[INFO ORD-0030] Using 2 thread(s).
[INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%
[INFO FLW-0001] Setting global routing adjustment for met1 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met2 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%
#######################################
# Clock tree synthesis
# (skip if no clocks defined)
#######################################
if {[llength [all_clocks]] > 0} {
  # Clone clock tree inverters next to register loads
  # so cts does not try to buffer the inverted clocks.
  repair_clock_inverters
  set sc_cts_arguments []
  if {$openroad_cts_balance_levels == "true"} {
    lappend sc_cts_arguments "-balance_levels"
  }
  clock_tree_synthesis -root_buf $sc_clkbuf -buf_list $sc_clkbuf \
    -sink_clustering_enable \
    -sink_clustering_size $openroad_cts_cluster_size \
    -sink_clustering_max_diameter $openroad_cts_cluster_diameter \
    -distance_between_buffers $openroad_cts_distance_between_buffers \
    {*}$sc_cts_arguments
  set_propagated_clock [all_clocks]
  estimate_parasitics -placement
  repair_clock_nets
  set_placement_padding -global \
    -left $openroad_dpl_padding \
    -right $openroad_dpl_padding
  set dpl_args []
  if { $openroad_dpl_disallow_one_site == "true" } {
    lappend dpl_args "-disallow_one_site_gaps"
  }
  detailed_placement -max_displacement $openroad_dpl_max_displacement \
    {*}$dpl_args
  check_placement -verbose
  estimate_parasitics -placement
  set repair_timing_args []
  if { $openroad_rsz_skip_pin_swap == "true" } {
    lappend repair_timing_args "-skip_pin_swap"
  }
  puts "Repair setup violations"
  repair_timing -setup \
    -setup_margin $openroad_rsz_setup_slack_margin \
    -hold_margin $openroad_rsz_hold_slack_margin \
    -repair_tns $openroad_rsz_repair_tns
  estimate_parasitics -placement
  puts "Repair hold violations"
  repair_timing -hold \
    -setup_margin $openroad_rsz_setup_slack_margin \
    -hold_margin $openroad_rsz_hold_slack_margin \
    -repair_tns $openroad_rsz_repair_tns
  detailed_placement -max_displacement $openroad_dpl_max_displacement \
    {*}$dpl_args
  check_placement -verbose
}
[INFO CTS-0049] Characterization buffer is: sky130_fd_sc_hd__clkbuf_4.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1552.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 25 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 25.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13000  dbu (13 um).
[INFO CTS-0021]  Distance between buffers: 3 units (100 um).
[INFO CTS-0023]  Original sink region: [(32465, 25900), (106455, 80300)].
[INFO CTS-0024]  Normalized sink region: [(2.49731, 1.99231), (8.18885, 6.17692)].
[INFO CTS-0025]     Width:  5.6915.
[INFO CTS-0026]     Height: 4.1846.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 13
    Sub-region size: 2.8458 X 4.1846
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 12276 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 25.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 14:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 25
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 114.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO RSZ-0058] Using max wire length 19521um.
Placement Analysis
---------------------------------
total displacement         14.5 u
average displacement        0.1 u
max displacement            4.6 u
original HPWL            2273.9 u
legalized HPWL           2307.8 u
delta HPWL                    1 %

Repair setup violations
Repair hold violations
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            2307.8 u
legalized HPWL           2307.8 u
delta HPWL                    0 %

global_connect
# estimate for metrics
estimate_parasitics -placement
SC_METRIC: report_checks -path_delay max
Startpoint: r_Bit_Index_$_SDFFCE_PP0P__Q_2
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: o_TX_Serial_$_DFFE_PP__Q
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.01    0.22    0.22 ^ clk (in)
   0.01    0.48    0.69 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.03    0.56    1.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    1.25 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.02    1.71    2.96 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    2.81    5.78 v _070_/X (sky130_fd_sc_hd__mux4_1)
   0.00    0.54    6.31 ^ _071_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.31    6.62 v _072_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.86    7.48 v _074_/X (sky130_fd_sc_hd__a31o_1)
           0.00    7.48 v o_TX_Serial_$_DFFE_PP__Q/D (sky130_fd_sc_hd__dfxtp_2)
                   7.48   data arrival time

          10.00   10.00   clock clk (rise edge)
           0.00   10.00   clock source latency
   0.01    0.22   10.22 ^ clk (in)
   0.01    0.48   10.69 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.02    0.51   11.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00   11.21 ^ o_TX_Serial_$_DFFE_PP__Q/CLK (sky130_fd_sc_hd__dfxtp_2)
           0.00   11.21   clock reconvergence pessimism
          -0.69   10.51   library setup time
                  10.51   data required time
----------------------------------------------------------------
                  10.51   data required time
                  -7.48   data arrival time
----------------------------------------------------------------
                   3.03   slack (MET)

SC_METRIC: report_checks -path_delay min
Startpoint: r_TX_Data_$_DFFE_PP__Q_6
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: r_TX_Data_$_DFFE_PP__Q_6
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: fast

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.01    0.04    0.04 ^ clk (in)
   0.01    0.09    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.04    0.13    0.27 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    0.27 ^ r_TX_Data_$_DFFE_PP__Q_6/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.01    0.22    0.48 ^ r_TX_Data_$_DFFE_PP__Q_6/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.08    0.56 ^ _088_/X (sky130_fd_sc_hd__mux2_1)
           0.00    0.56 ^ r_TX_Data_$_DFFE_PP__Q_6/D (sky130_fd_sc_hd__dfxtp_1)
                   0.56   data arrival time

           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.01    0.04    0.04 ^ clk (in)
   0.01    0.09    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.04    0.13    0.27 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    0.27 ^ r_TX_Data_$_DFFE_PP__Q_6/CLK (sky130_fd_sc_hd__dfxtp_1)
           0.00    0.27   clock reconvergence pessimism
          -0.02    0.25   library hold time
                   0.25   data required time
----------------------------------------------------------------
                   0.25   data required time
                  -0.56   data arrival time
----------------------------------------------------------------
                   0.31   slack (MET)

SC_METRIC: unconstrained
Startpoint: r_Bit_Index_$_SDFFCE_PP0P__Q_2
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: o_TX_Serial_$_DFFE_PP__Q
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.01    0.22    0.22 ^ clk (in)
   0.01    0.48    0.69 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.03    0.56    1.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    1.25 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.02    1.71    2.96 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    2.81    5.78 v _070_/X (sky130_fd_sc_hd__mux4_1)
   0.00    0.54    6.31 ^ _071_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.31    6.62 v _072_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.86    7.48 v _074_/X (sky130_fd_sc_hd__a31o_1)
           0.00    7.48 v o_TX_Serial_$_DFFE_PP__Q/D (sky130_fd_sc_hd__dfxtp_2)
                   7.48   data arrival time

          10.00   10.00   clock clk (rise edge)
           0.00   10.00   clock source latency
   0.01    0.22   10.22 ^ clk (in)
   0.01    0.48   10.69 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.02    0.51   11.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00   11.21 ^ o_TX_Serial_$_DFFE_PP__Q/CLK (sky130_fd_sc_hd__dfxtp_2)
           0.00   11.21   clock reconvergence pessimism
          -0.69   10.51   library setup time
                  10.51   data required time
----------------------------------------------------------------
                  10.51   data required time
                  -7.48   data arrival time
----------------------------------------------------------------
                   3.03   slack (MET)

SC_METRIC: clock_skew
Clock clk
Latency      CRPR       Skew
r_SM_Main_$_DFF_PN0__Q/CLK ^
   1.21
r_TX_Data_$_DFFE_PP__Q_4/CLK ^
   1.25      0.00      -0.05

SC_METRIC: DRV violators

SC_METRIC: floating nets
SC_METRIC: tns
tns 0.00

SC_METRIC: setupslack
worst slack 3.03

SC_METRIC: holdslack
worst slack 0.31

SC_METRIC: fmax
143.48496080433452 MHz
SC_METRIC: power
Power for corner: fast
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.82e-04   4.49e-05   7.08e-07   2.27e-04  52.5%
Combinational          1.04e-04   1.01e-04   7.49e-07   2.05e-04  47.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.86e-04   1.45e-04   1.46e-06   4.33e-04 100.0%
                          66.0%      33.6%       0.3%

Power for corner: slow
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.12e-05   2.06e-05   1.77e-08   9.19e-05  50.8%
Combinational          4.53e-05   4.38e-05   1.76e-11   8.90e-05  49.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.16e-04   6.44e-05   1.77e-08   1.81e-04 100.0%
                          64.4%      35.6%       0.0%

Power for corner: typical
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.49e-04   3.71e-05   1.79e-08   1.86e-04  52.9%
Combinational          8.36e-05   8.21e-05   3.16e-10   1.66e-04  47.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.33e-04   1.19e-04   1.82e-08   3.52e-04 100.0%
                          66.1%      33.9%       0.0%

SC_METRIC: cellarea
Design area 1364 u^2 12% utilization.
