# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab06.srcs/sim_1/new/my_pe.v" \
"../../../../../pe_controller_skeleton.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
