# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CCD231-debug-2021-01-26.ip_user_files/bd/CCD231/ip/CCD231_axi_gpio_0_1/sim/CCD231_axi_gpio_0_1.vhd" \
"../../../../CCD231-debug-2021-01-26.ip_user_files/bd/CCD231/ip/CCD231_rst_ps7_0_148M_1/sim/CCD231_rst_ps7_0_148M_1.vhd" \
"../../../../CCD231-debug-2021-01-26.ip_user_files/bd/CCD231/ip/CCD231_axi_gpio_0_0/sim/CCD231_axi_gpio_0_0.vhd" \

# Do not sort compile order
nosort
