<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › octeon › cvmx-pow-defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cvmx-pow-defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************license start***************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2010 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm"> ***********************license end**************************************/</span>

<span class="cp">#ifndef __CVMX_POW_DEFS_H__</span>
<span class="cp">#define __CVMX_POW_DEFS_H__</span>

<span class="cp">#define CVMX_POW_BIST_STAT (CVMX_ADD_IO_SEG(0x00016700000003F8ull))</span>
<span class="cp">#define CVMX_POW_DS_PC (CVMX_ADD_IO_SEG(0x0001670000000398ull))</span>
<span class="cp">#define CVMX_POW_ECC_ERR (CVMX_ADD_IO_SEG(0x0001670000000218ull))</span>
<span class="cp">#define CVMX_POW_INT_CTL (CVMX_ADD_IO_SEG(0x0001670000000220ull))</span>
<span class="cp">#define CVMX_POW_IQ_CNTX(offset) (CVMX_ADD_IO_SEG(0x0001670000000340ull) + ((offset) &amp; 7) * 8)</span>
<span class="cp">#define CVMX_POW_IQ_COM_CNT (CVMX_ADD_IO_SEG(0x0001670000000388ull))</span>
<span class="cp">#define CVMX_POW_IQ_INT (CVMX_ADD_IO_SEG(0x0001670000000238ull))</span>
<span class="cp">#define CVMX_POW_IQ_INT_EN (CVMX_ADD_IO_SEG(0x0001670000000240ull))</span>
<span class="cp">#define CVMX_POW_IQ_THRX(offset) (CVMX_ADD_IO_SEG(0x00016700000003A0ull) + ((offset) &amp; 7) * 8)</span>
<span class="cp">#define CVMX_POW_NOS_CNT (CVMX_ADD_IO_SEG(0x0001670000000228ull))</span>
<span class="cp">#define CVMX_POW_NW_TIM (CVMX_ADD_IO_SEG(0x0001670000000210ull))</span>
<span class="cp">#define CVMX_POW_PF_RST_MSK (CVMX_ADD_IO_SEG(0x0001670000000230ull))</span>
<span class="cp">#define CVMX_POW_PP_GRP_MSKX(offset) (CVMX_ADD_IO_SEG(0x0001670000000000ull) + ((offset) &amp; 15) * 8)</span>
<span class="cp">#define CVMX_POW_QOS_RNDX(offset) (CVMX_ADD_IO_SEG(0x00016700000001C0ull) + ((offset) &amp; 7) * 8)</span>
<span class="cp">#define CVMX_POW_QOS_THRX(offset) (CVMX_ADD_IO_SEG(0x0001670000000180ull) + ((offset) &amp; 7) * 8)</span>
<span class="cp">#define CVMX_POW_TS_PC (CVMX_ADD_IO_SEG(0x0001670000000390ull))</span>
<span class="cp">#define CVMX_POW_WA_COM_PC (CVMX_ADD_IO_SEG(0x0001670000000380ull))</span>
<span class="cp">#define CVMX_POW_WA_PCX(offset) (CVMX_ADD_IO_SEG(0x0001670000000300ull) + ((offset) &amp; 7) * 8)</span>
<span class="cp">#define CVMX_POW_WQ_INT (CVMX_ADD_IO_SEG(0x0001670000000200ull))</span>
<span class="cp">#define CVMX_POW_WQ_INT_CNTX(offset) (CVMX_ADD_IO_SEG(0x0001670000000100ull) + ((offset) &amp; 15) * 8)</span>
<span class="cp">#define CVMX_POW_WQ_INT_PC (CVMX_ADD_IO_SEG(0x0001670000000208ull))</span>
<span class="cp">#define CVMX_POW_WQ_INT_THRX(offset) (CVMX_ADD_IO_SEG(0x0001670000000080ull) + ((offset) &amp; 15) * 8)</span>
<span class="cp">#define CVMX_POW_WS_PCX(offset) (CVMX_ADD_IO_SEG(0x0001670000000280ull) + ((offset) &amp; 15) * 8)</span>

<span class="k">union</span> <span class="n">cvmx_pow_bist_stat</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_bist_stat_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pp</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_15</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_bist_stat_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_63</span><span class="o">:</span><span class="mi">47</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_15</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cam</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">index</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fidx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pend</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">adr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_bist_stat_cn31xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_63</span><span class="o">:</span><span class="mi">46</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pp</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_15</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cam</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">index</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fidx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pend</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">adr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_bist_stat_cn38xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pp</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_15</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cam</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">index</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fidx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pend1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pend0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">adr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">adr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_bist_stat_cn38xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_bist_stat_cn31xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_bist_stat_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_63</span><span class="o">:</span><span class="mi">44</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pp</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_15</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cam</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">index</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fidx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pend</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">adr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_bist_stat_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_bist_stat_cn56xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_63</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pp</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_15</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cam</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">index</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fidx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pend1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pend0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">adr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">adr0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_bist_stat_cn56xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_bist_stat_cn38xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_bist_stat_cn38xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_bist_stat_cn63xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_22_63</span><span class="o">:</span><span class="mi">42</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pp</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_12_15</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cam</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbr</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbt</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">index</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fidx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pend</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">adr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_bist_stat_cn63xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_ds_pc</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ds_pc_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ds_pc</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ds_pc_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ds_pc_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ds_pc_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ds_pc_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ds_pc_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ds_pc_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ds_pc_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ds_pc_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ds_pc_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ds_pc_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ds_pc_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ds_pc_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ds_pc_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_ecc_err</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ecc_err_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_45_63</span><span class="o">:</span><span class="mi">19</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iop_ie</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_29_31</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iop</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_14_15</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rpe_ie</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rpe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_11</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">syn</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dbe_ie</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sbe_ie</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dbe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sbe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ecc_err_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ecc_err_cn31xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_14_63</span><span class="o">:</span><span class="mi">50</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rpe_ie</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rpe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_11</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">syn</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dbe_ie</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sbe_ie</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dbe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sbe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ecc_err_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ecc_err_cn31xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ecc_err_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ecc_err_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ecc_err_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ecc_err_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ecc_err_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ecc_err_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ecc_err_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ecc_err_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ecc_err_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_int_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_int_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_63</span><span class="o">:</span><span class="mi">58</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pfr_dis</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nbr_thr</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_int_ctl_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_int_ctl_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_int_ctl_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_int_ctl_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_int_ctl_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_int_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_int_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_int_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_int_ctl_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_int_ctl_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_int_ctl_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_int_ctl_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_int_ctl_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_iq_cntx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_cntx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iq_cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_cntx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_cntx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_cntx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_cntx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_cntx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_cntx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_cntx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_cntx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_cntx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_cntx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_cntx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_cntx_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_cntx_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_iq_com_cnt</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_com_cnt_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iq_cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_com_cnt_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_com_cnt_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_com_cnt_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_com_cnt_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_com_cnt_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_com_cnt_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_com_cnt_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_com_cnt_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_com_cnt_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_com_cnt_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_com_cnt_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_com_cnt_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_com_cnt_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_iq_int</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_int_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iq_int</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_int_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_int_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_int_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_int_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_int_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_int_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_iq_int_en</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_int_en_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">int_en</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_int_en_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_int_en_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_int_en_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_int_en_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_int_en_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_int_en_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_iq_thrx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_thrx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iq_thr</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_thrx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_thrx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_thrx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_thrx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_thrx_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_iq_thrx_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_nos_cnt</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nos_cnt_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_12_63</span><span class="o">:</span><span class="mi">52</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nos_cnt</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nos_cnt_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_63</span><span class="o">:</span><span class="mi">57</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nos_cnt</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nos_cnt_cn31xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_63</span><span class="o">:</span><span class="mi">55</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nos_cnt</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nos_cnt_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nos_cnt_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nos_cnt_cn31xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nos_cnt_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_63</span><span class="o">:</span><span class="mi">54</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nos_cnt</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nos_cnt_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nos_cnt_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nos_cnt_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nos_cnt_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nos_cnt_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nos_cnt_cn63xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_11_63</span><span class="o">:</span><span class="mi">53</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nos_cnt</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nos_cnt_cn63xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_nw_tim</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nw_tim_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_63</span><span class="o">:</span><span class="mi">54</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nw_tim</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nw_tim_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nw_tim_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nw_tim_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nw_tim_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nw_tim_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nw_tim_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nw_tim_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nw_tim_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nw_tim_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nw_tim_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nw_tim_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nw_tim_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_nw_tim_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_pf_rst_msk</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pf_rst_msk_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rst_msk</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pf_rst_msk_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pf_rst_msk_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pf_rst_msk_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pf_rst_msk_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pf_rst_msk_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pf_rst_msk_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pf_rst_msk_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pf_rst_msk_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pf_rst_msk_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_pp_grp_mskx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pp_grp_mskx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos7_pri</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos6_pri</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos5_pri</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos4_pri</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos3_pri</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos2_pri</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos1_pri</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos0_pri</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grp_msk</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pp_grp_mskx_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grp_msk</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pp_grp_mskx_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pp_grp_mskx_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pp_grp_mskx_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pp_grp_mskx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pp_grp_mskx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pp_grp_mskx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pp_grp_mskx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pp_grp_mskx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pp_grp_mskx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pp_grp_mskx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pp_grp_mskx_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_pp_grp_mskx_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_qos_rndx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_rndx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rnd_p3</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rnd_p2</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rnd_p1</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rnd</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_rndx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_rndx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_rndx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_rndx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_rndx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_rndx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_rndx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_rndx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_rndx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_rndx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_rndx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_rndx_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_rndx_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_qos_thrx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_thrx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_60_63</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">des_cnt</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">buf_cnt</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">free_cnt</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_23</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">max_thr</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_11_11</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">min_thr</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_thrx_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_55_63</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">des_cnt</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_43_47</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">buf_cnt</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_31_35</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">free_cnt</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_23</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">max_thr</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_11</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">min_thr</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_thrx_cn31xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_57_63</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">des_cnt</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_45_47</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">buf_cnt</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_33_35</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">free_cnt</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_23</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">max_thr</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_11</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">min_thr</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_thrx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_thrx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_thrx_cn31xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_thrx_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_58_63</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">des_cnt</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_46_47</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">buf_cnt</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_34_35</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">free_cnt</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_21_23</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">max_thr</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_11</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">min_thr</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_thrx_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_thrx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_thrx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_thrx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_thrx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_thrx_cn63xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_59_63</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">des_cnt</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_47_47</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">buf_cnt</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_35_35</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">free_cnt</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_22_23</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">max_thr</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_11</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">min_thr</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_qos_thrx_cn63xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_ts_pc</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ts_pc_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ts_pc</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ts_pc_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ts_pc_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ts_pc_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ts_pc_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ts_pc_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ts_pc_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ts_pc_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ts_pc_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ts_pc_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ts_pc_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ts_pc_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ts_pc_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ts_pc_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_wa_com_pc</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_com_pc_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">wa_pc</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_com_pc_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_com_pc_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_com_pc_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_com_pc_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_com_pc_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_com_pc_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_com_pc_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_com_pc_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_com_pc_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_com_pc_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_com_pc_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_com_pc_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_com_pc_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_wa_pcx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_pcx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">wa_pc</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_pcx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_pcx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_pcx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_pcx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_pcx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_pcx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_pcx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_pcx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_pcx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_pcx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_pcx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_pcx_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wa_pcx_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_wq_int</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iq_dis</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">wq_int</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_wq_int_cntx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_cntx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_63</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tc_cnt</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ds_cnt</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iq_cnt</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_cntx_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_63</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tc_cnt</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_19_23</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ds_cnt</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_11</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iq_cnt</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_cntx_cn31xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_63</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tc_cnt</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_21_23</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ds_cnt</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_11</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iq_cnt</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_cntx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_cntx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_cntx_cn31xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_cntx_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_63</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tc_cnt</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_22_23</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ds_cnt</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_11</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iq_cnt</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_cntx_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_cntx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_cntx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_cntx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_cntx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_cntx_cn63xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_63</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tc_cnt</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_23</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ds_cnt</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_11_11</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iq_cnt</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_cntx_cn63xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_wq_int_pc</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_pc_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_60_63</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pc</span><span class="o">:</span><span class="mi">28</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_31</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pc_thr</span><span class="o">:</span><span class="mi">20</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_7</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_pc_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_pc_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_pc_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_pc_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_pc_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_pc_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_pc_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_pc_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_pc_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_pc_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_pc_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_pc_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_pc_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_wq_int_thrx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_thrx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_29_63</span><span class="o">:</span><span class="mi">35</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tc_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tc_thr</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_23</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ds_thr</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_11_11</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iq_thr</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_thrx_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_29_63</span><span class="o">:</span><span class="mi">35</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tc_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tc_thr</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_23</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ds_thr</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_11</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iq_thr</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_thrx_cn31xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_29_63</span><span class="o">:</span><span class="mi">35</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tc_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tc_thr</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_23</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ds_thr</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_11</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iq_thr</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_thrx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_thrx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_thrx_cn31xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_thrx_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_29_63</span><span class="o">:</span><span class="mi">35</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tc_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tc_thr</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_21_23</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ds_thr</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_11</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iq_thr</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_thrx_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_thrx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_thrx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_thrx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_thrx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_thrx_cn63xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_29_63</span><span class="o">:</span><span class="mi">35</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tc_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tc_thr</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_22_23</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ds_thr</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_11</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iq_thr</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_wq_int_thrx_cn63xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pow_ws_pcx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ws_pcx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ws_pc</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ws_pcx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ws_pcx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ws_pcx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ws_pcx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ws_pcx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ws_pcx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ws_pcx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ws_pcx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ws_pcx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ws_pcx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ws_pcx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ws_pcx_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pow_ws_pcx_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
