

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid_1'
================================================================
* Date:           Fri Dec 21 18:30:18 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  394033|  394033|  394033|  394033|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  394032|  394032|     16418|          -|          -|    24|    no    |
        | + Loop 1.1              |   16416|   16416|      1026|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1024|    1024|        64|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      60|      60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      18|      18|         6|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond5)
	2  / (exitcond5)
4 --> 
	5  / (!exitcond6)
	3  / (exitcond6)
5 --> 
	12  / (exitcond7)
	6  / (!exitcond7)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	6  / true
12 --> 
	13  / true
13 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_14 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:327
:0  br label %.loopexit11


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit11:0  %co = phi i5 [ 0, %0 ], [ %co_4, %.loopexit11.loopexit ]

ST_2: co_cast (8)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit11:1  %co_cast = zext i5 %co to i32

ST_2: co_cast_cast (9)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit11:2  %co_cast_cast = zext i5 %co to i8

ST_2: tmp_102 (10)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit11:3  %tmp_102 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl4_cast (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.loopexit11:4  %p_shl4_cast = zext i7 %tmp_102 to i8

ST_2: tmp_103 (12)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:333
.loopexit11:5  %tmp_103 = sub i8 %p_shl4_cast, %co_cast_cast

ST_2: tmp_109_cast (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.loopexit11:6  %tmp_109_cast = sext i8 %tmp_103 to i9

ST_2: tmp_104 (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit11:7  %tmp_104 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl2_cast (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit11:8  %p_shl2_cast = zext i9 %tmp_104 to i10

ST_2: tmp_105 (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit11:9  %tmp_105 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl3_cast1 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.loopexit11:10  %p_shl3_cast1 = zext i6 %tmp_105 to i11

ST_2: p_shl3_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.loopexit11:11  %p_shl3_cast = zext i6 %tmp_105 to i10

ST_2: tmp_106 (19)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:337
.loopexit11:12  %tmp_106 = add i10 %p_shl3_cast, %p_shl2_cast

ST_2: tmp_107 (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit11:13  %tmp_107 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: p_shl_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.loopexit11:14  %p_shl_cast = zext i10 %tmp_107 to i11

ST_2: tmp_108 (22)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:333
.loopexit11:15  %tmp_108 = add i11 %p_shl3_cast1, %p_shl_cast

ST_2: exitcond4 (23)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit11:16  %exitcond4 = icmp eq i5 %co, -8

ST_2: empty (24)  [1/1] 0.00ns
.loopexit11:17  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_4 (25)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit11:18  %co_4 = add i5 %co, 1

ST_2: StgValue_34 (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:327
.loopexit11:19  br i1 %exitcond4, label %2, label %.preheader47.preheader

ST_2: bias_V_addr (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader47.preheader:0  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i32 0, i32 %co_cast

ST_2: StgValue_36 (29)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:328
.preheader47.preheader:1  br label %.preheader47

ST_2: StgValue_37 (165)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:366
:0  ret void


 <State 3>: 4.67ns
ST_3: h (31)  [1/1] 0.00ns
.preheader47:0  %h = phi i5 [ %h_4, %1 ], [ 1, %.preheader47.preheader ]

ST_3: h_cast9_cast (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader47:1  %h_cast9_cast = zext i5 %h to i10

ST_3: tmp_109 (33)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader47:2  %tmp_109 = add i10 %h_cast9_cast, %tmp_106

ST_3: p_shl5_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader47:3  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_109, i4 0)

ST_3: tmp_110 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader47:4  %tmp_110 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_109, i1 false)

ST_3: p_shl6_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader47:5  %p_shl6_cast = zext i11 %tmp_110 to i14

ST_3: tmp_111 (37)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader47:6  %tmp_111 = add i14 %p_shl5_cast, %p_shl6_cast

ST_3: exitcond5 (38)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:328
.preheader47:7  %exitcond5 = icmp eq i5 %h, -15

ST_3: empty_51 (39)  [1/1] 0.00ns
.preheader47:8  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_47 (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:328
.preheader47:9  br i1 %exitcond5, label %.loopexit11.loopexit, label %.preheader46.preheader

ST_3: tmp (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader46.preheader:0  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h, i1 false)

ST_3: StgValue_49 (43)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:329
.preheader46.preheader:1  br label %.preheader46

ST_3: StgValue_50 (163)  [1/1] 0.00ns
.loopexit11.loopexit:0  br label %.loopexit11


 <State 4>: 3.31ns
ST_4: w (45)  [1/1] 0.00ns
.preheader46:0  %w = phi i5 [ %w_4, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: w_cast8_cast (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader46:1  %w_cast8_cast = zext i5 %w to i14

ST_4: tmp_112 (47)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader46:2  %tmp_112 = add i14 %tmp_111, %w_cast8_cast

ST_4: tmp_120_cast (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader46:3  %tmp_120_cast = zext i14 %tmp_112 to i32

ST_4: output_V_addr (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader46:4  %output_V_addr = getelementptr [7776 x i8]* %output_V, i32 0, i32 %tmp_120_cast

ST_4: exitcond6 (50)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:329
.preheader46:5  %exitcond6 = icmp eq i5 %w, -15

ST_4: empty_52 (51)  [1/1] 0.00ns
.preheader46:6  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_58 (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:329
.preheader46:7  br i1 %exitcond6, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: tmp_s (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %w, i1 false)

ST_4: StgValue_60 (55)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:331
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  br label %.loopexit

ST_4: h_4 (160)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:328
:0  %h_4 = add i5 %h, 1

ST_4: StgValue_62 (161)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:328
:1  br label %.preheader47


 <State 5>: 7.03ns
ST_5: p_Val2_s (57)  [1/1] 0.00ns
.loopexit:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %p_Val2_28, %.loopexit.loopexit ]

ST_5: m (58)  [1/1] 0.00ns
.loopexit:1  %m = phi i2 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %m_4, %.loopexit.loopexit ]

ST_5: m_cast7_cast (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.loopexit:2  %m_cast7_cast = zext i2 %m to i9

ST_5: tmp_113 (60)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:333
.loopexit:3  %tmp_113 = add i9 %m_cast7_cast, %tmp_109_cast

ST_5: tmp_114 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node tmp_115)
.loopexit:4  %tmp_114 = shl i9 %tmp_113, 2

ST_5: tmp_115 (62)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:333 (out node of the LUT)
.loopexit:5  %tmp_115 = sub i9 %tmp_114, %tmp_113

ST_5: exitcond7 (63)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:331
.loopexit:6  %exitcond7 = icmp eq i2 %m, -1

ST_5: empty_53 (64)  [1/1] 0.00ns
.loopexit:7  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_4 (65)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:331
.loopexit:8  %m_4 = add i2 1, %m

ST_5: StgValue_72 (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:331
.loopexit:9  br i1 %exitcond7, label %_ifconv1, label %.preheader.preheader

ST_5: tmp2 (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node tmp_41)
.preheader.preheader:0  %tmp2 = xor i2 %m, -2

ST_5: tmp2_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node tmp_41)
.preheader.preheader:1  %tmp2_cast = sext i2 %tmp2 to i6

ST_5: tmp_41 (70)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:333 (out node of the LUT)
.preheader.preheader:2  %tmp_41 = add i6 %tmp2_cast, %tmp

ST_5: tmp_73_cast_cast (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader.preheader:3  %tmp_73_cast_cast = zext i6 %tmp_41 to i11

ST_5: tmp_116 (72)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader.preheader:4  %tmp_116 = add i11 %tmp_73_cast_cast, %tmp_108

ST_5: p_shl8_cast (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader.preheader:5  %p_shl8_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_116, i5 0)

ST_5: tmp_118 (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader.preheader:6  %tmp_118 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_116, i1 false)

ST_5: p_shl9_cast (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader.preheader:7  %p_shl9_cast = zext i12 %tmp_118 to i16

ST_5: tmp_117 (76)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader.preheader:8  %tmp_117 = add i16 %p_shl8_cast, %p_shl9_cast

ST_5: StgValue_82 (77)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:332
.preheader.preheader:9  br label %.preheader

ST_5: p_Val2_25 (142)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:336
_ifconv1:1  %p_Val2_25 = load i8* %bias_V_addr, align 1

ST_5: w_4 (157)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:329
_ifconv1:16  %w_4 = add i5 %w, 1


 <State 6>: 7.96ns
ST_6: p_Val2_28 (79)  [1/1] 0.00ns
.preheader:0  %p_Val2_28 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_6: n (80)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_4, %_ifconv ]

ST_6: n_cast6_cast (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader:2  %n_cast6_cast = zext i2 %n to i9

ST_6: tmp_119 (82)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader:3  %tmp_119 = add i9 %tmp_115, %n_cast6_cast

ST_6: tmp_128_cast (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader:4  %tmp_128_cast = zext i9 %tmp_119 to i32

ST_6: weight_V_addr (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
.preheader:5  %weight_V_addr = getelementptr [216 x i8]* %weight_V, i32 0, i32 %tmp_128_cast

ST_6: exitcond (85)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:332
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_6: empty_54 (86)  [1/1] 0.00ns
.preheader:7  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_4 (87)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:332
.preheader:8  %n_4 = add i2 %n, 1

ST_6: StgValue_94 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:332
.preheader:9  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

ST_6: tmp3 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node tmp_42)
_ifconv:0  %tmp3 = xor i2 %n, -2

ST_6: tmp3_cast (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node tmp_42)
_ifconv:1  %tmp3_cast = sext i2 %tmp3 to i6

ST_6: tmp_42 (92)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:333 (out node of the LUT)
_ifconv:2  %tmp_42 = add i6 %tmp3_cast, %tmp_s

ST_6: tmp_77_cast_cast (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:3  %tmp_77_cast_cast = zext i6 %tmp_42 to i16

ST_6: tmp_120 (94)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:4  %tmp_120 = add i16 %tmp_77_cast_cast, %tmp_117

ST_6: tmp_129_cast (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:5  %tmp_129_cast = zext i16 %tmp_120 to i32

ST_6: conv1_output_p_V_add (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:6  %conv1_output_p_V_add = getelementptr [27744 x i8]* @conv1_output_p_V, i32 0, i32 %tmp_129_cast

ST_6: weight_V_load (97)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:7  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: conv1_output_p_V_loa (99)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:9  %conv1_output_p_V_loa = load i8* %conv1_output_p_V_add, align 1

ST_6: StgValue_104 (139)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 7>: 3.25ns
ST_7: weight_V_load (97)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:7  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: conv1_output_p_V_loa (99)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:9  %conv1_output_p_V_loa = load i8* %conv1_output_p_V_add, align 1


 <State 8>: 6.43ns
ST_8: OP1_V (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:8  %OP1_V = sext i8 %weight_V_load to i16

ST_8: OP2_V (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:10  %OP2_V = sext i8 %conv1_output_p_V_loa to i16

ST_8: p_Val2_4 (101)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:11  %p_Val2_4 = mul i16 %OP1_V, %OP2_V

ST_8: tmp_122 (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:17  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_4, i32 5)


 <State 9>: 6.78ns
ST_9: tmp_43 (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:12  %tmp_43 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_28, i6 0)

ST_9: tmp_79_cast (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:13  %tmp_79_cast = sext i14 %tmp_43 to i16

ST_9: p_Val2_29 (104)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:14  %p_Val2_29 = add i16 %tmp_79_cast, %p_Val2_4

ST_9: signbit (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:15  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 15)

ST_9: p_Val2_30 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:16  %p_Val2_30 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_29, i32 6, i32 13)

ST_9: tmp_44 (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:18  %tmp_44 = zext i1 %tmp_122 to i8

ST_9: tmp_123 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node carry)
_ifconv:19  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 13)

ST_9: p_Val2_31 (110)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:20  %p_Val2_31 = add i8 %p_Val2_30, %tmp_44

ST_9: newsignbit (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:21  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_31, i32 7)

ST_9: tmp_45 (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node carry)
_ifconv:22  %tmp_45 = xor i1 %newsignbit, true

ST_9: carry (113)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:333 (out node of the LUT)
_ifconv:23  %carry = and i1 %tmp_123, %tmp_45

ST_9: tmp_46 (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:25  %tmp_46 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_29, i32 14, i32 15)


 <State 10>: 8.28ns
ST_10: tmp_125 (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:24  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 14)

ST_10: Range1_all_ones (116)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:26  %Range1_all_ones = icmp eq i2 %tmp_46, -1

ST_10: Range1_all_zeros (117)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:27  %Range1_all_zeros = icmp eq i2 %tmp_46, 0

ST_10: deleted_zeros (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:28  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_47 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:29  %tmp_47 = xor i1 %tmp_125, true

ST_10: p_41_i_i (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:30  %p_41_i_i = and i1 %signbit, %tmp_47

ST_10: deleted_ones (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:31  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (122)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:32  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:33  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i4 (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:34  %brmerge_i_i4 = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_48 (125)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:333
_ifconv:35  %tmp_48 = xor i1 %signbit, true

ST_10: overflow (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:36  %overflow = and i1 %brmerge_i_i4, %tmp_48

ST_10: brmerge40_demorgan_i (127)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:333 (out node of the LUT)
_ifconv:37  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp4_demorgan (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node underflow)
_ifconv:38  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp4 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node underflow)
_ifconv:39  %tmp4 = xor i1 %tmp4_demorgan, true

ST_10: underflow (130)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:333 (out node of the LUT)
_ifconv:40  %underflow = and i1 %signbit, %tmp4

ST_10: brmerge_i_i_i (131)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:333 (out node of the LUT)
_ifconv:41  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 11>: 4.14ns
ST_11: tmp5 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node sum_V)
_ifconv:42  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_48

ST_11: underflow_not (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node sum_V)
_ifconv:43  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_11: p_Val2_32_mux (134)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:333 (out node of the LUT)
_ifconv:44  %p_Val2_32_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_31

ST_11: p_Val2_s_55 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:333 (grouped into LUT with out node sum_V)
_ifconv:45  %p_Val2_s_55 = select i1 %underflow, i8 -128, i8 %p_Val2_31

ST_11: sum_V (136)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:333 (out node of the LUT)
_ifconv:46  %sum_V = select i1 %underflow_not, i8 %p_Val2_32_mux, i8 %p_Val2_s_55

ST_11: StgValue_145 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:332
_ifconv:47  br label %.preheader


 <State 12>: 4.64ns
ST_12: tmp_38 (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
_ifconv1:0  %tmp_38 = sext i8 %p_Val2_s to i9

ST_12: p_Val2_25 (142)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:336
_ifconv1:1  %p_Val2_25 = load i8* %bias_V_addr, align 1

ST_12: tmp_39 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
_ifconv1:2  %tmp_39 = sext i8 %p_Val2_25 to i9

ST_12: p_Val2_26 (144)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:336
_ifconv1:3  %p_Val2_26 = add i9 %tmp_39, %tmp_38

ST_12: isneg (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_26, i32 8)

ST_12: result_V (146)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:336
_ifconv1:5  %result_V = add i8 %p_Val2_25, %p_Val2_s

ST_12: newsignbit_5 (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
_ifconv1:6  %newsignbit_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 13>: 7.39ns
ST_13: tmp_40 (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_40 = xor i1 %newsignbit_5, true

ST_13: underflow_5 (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_5 = and i1 %isneg, %tmp_40

ST_13: brmerge_i_i (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_5

ST_13: isneg_not (151)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_13: brmerge9 (152)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_5, %isneg_not

ST_13: result_V_mux (153)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_13: p_result_V (154)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:336 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_5, i8 -128, i8 %result_V

ST_13: result_1 (155)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:336 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_13: StgValue_161 (156)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:337
_ifconv1:15  store i8 %result_1, i8* %output_V_addr, align 1

ST_13: StgValue_162 (158)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:329
_ifconv1:17  br label %.preheader46



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_output_p_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_14          (br               ) [ 01111111111111]
co                   (phi              ) [ 00100000000000]
co_cast              (zext             ) [ 00000000000000]
co_cast_cast         (zext             ) [ 00000000000000]
tmp_102              (bitconcatenate   ) [ 00000000000000]
p_shl4_cast          (zext             ) [ 00000000000000]
tmp_103              (sub              ) [ 00000000000000]
tmp_109_cast         (sext             ) [ 00011111111111]
tmp_104              (bitconcatenate   ) [ 00000000000000]
p_shl2_cast          (zext             ) [ 00000000000000]
tmp_105              (bitconcatenate   ) [ 00000000000000]
p_shl3_cast1         (zext             ) [ 00000000000000]
p_shl3_cast          (zext             ) [ 00000000000000]
tmp_106              (add              ) [ 00011111111111]
tmp_107              (bitconcatenate   ) [ 00000000000000]
p_shl_cast           (zext             ) [ 00000000000000]
tmp_108              (add              ) [ 00011111111111]
exitcond4            (icmp             ) [ 00111111111111]
empty                (speclooptripcount) [ 00000000000000]
co_4                 (add              ) [ 01111111111111]
StgValue_34          (br               ) [ 00000000000000]
bias_V_addr          (getelementptr    ) [ 00011111111111]
StgValue_36          (br               ) [ 00111111111111]
StgValue_37          (ret              ) [ 00000000000000]
h                    (phi              ) [ 00011111111111]
h_cast9_cast         (zext             ) [ 00000000000000]
tmp_109              (add              ) [ 00000000000000]
p_shl5_cast          (bitconcatenate   ) [ 00000000000000]
tmp_110              (bitconcatenate   ) [ 00000000000000]
p_shl6_cast          (zext             ) [ 00000000000000]
tmp_111              (add              ) [ 00001111111111]
exitcond5            (icmp             ) [ 00111111111111]
empty_51             (speclooptripcount) [ 00000000000000]
StgValue_47          (br               ) [ 00000000000000]
tmp                  (bitconcatenate   ) [ 00001111111111]
StgValue_49          (br               ) [ 00111111111111]
StgValue_50          (br               ) [ 01111111111111]
w                    (phi              ) [ 00001111111100]
w_cast8_cast         (zext             ) [ 00000000000000]
tmp_112              (add              ) [ 00000000000000]
tmp_120_cast         (zext             ) [ 00000000000000]
output_V_addr        (getelementptr    ) [ 00000111111111]
exitcond6            (icmp             ) [ 00111111111111]
empty_52             (speclooptripcount) [ 00000000000000]
StgValue_58          (br               ) [ 00000000000000]
tmp_s                (bitconcatenate   ) [ 00000111111100]
StgValue_60          (br               ) [ 00111111111111]
h_4                  (add              ) [ 00111111111111]
StgValue_62          (br               ) [ 00111111111111]
p_Val2_s             (phi              ) [ 00000111111110]
m                    (phi              ) [ 00000100000000]
m_cast7_cast         (zext             ) [ 00000000000000]
tmp_113              (add              ) [ 00000000000000]
tmp_114              (shl              ) [ 00000000000000]
tmp_115              (sub              ) [ 00000011111100]
exitcond7            (icmp             ) [ 00111111111111]
empty_53             (speclooptripcount) [ 00000000000000]
m_4                  (add              ) [ 00111111111111]
StgValue_72          (br               ) [ 00000000000000]
tmp2                 (xor              ) [ 00000000000000]
tmp2_cast            (sext             ) [ 00000000000000]
tmp_41               (add              ) [ 00000000000000]
tmp_73_cast_cast     (zext             ) [ 00000000000000]
tmp_116              (add              ) [ 00000000000000]
p_shl8_cast          (bitconcatenate   ) [ 00000000000000]
tmp_118              (bitconcatenate   ) [ 00000000000000]
p_shl9_cast          (zext             ) [ 00000000000000]
tmp_117              (add              ) [ 00000011111100]
StgValue_82          (br               ) [ 00111111111111]
w_4                  (add              ) [ 00111000000011]
p_Val2_28            (phi              ) [ 00111111110011]
n                    (phi              ) [ 00000010000000]
n_cast6_cast         (zext             ) [ 00000000000000]
tmp_119              (add              ) [ 00000000000000]
tmp_128_cast         (zext             ) [ 00000000000000]
weight_V_addr        (getelementptr    ) [ 00000001000000]
exitcond             (icmp             ) [ 00111111111111]
empty_54             (speclooptripcount) [ 00000000000000]
n_4                  (add              ) [ 00111111111111]
StgValue_94          (br               ) [ 00000000000000]
tmp3                 (xor              ) [ 00000000000000]
tmp3_cast            (sext             ) [ 00000000000000]
tmp_42               (add              ) [ 00000000000000]
tmp_77_cast_cast     (zext             ) [ 00000000000000]
tmp_120              (add              ) [ 00000000000000]
tmp_129_cast         (zext             ) [ 00000000000000]
conv1_output_p_V_add (getelementptr    ) [ 00000001000000]
StgValue_104         (br               ) [ 00111111111111]
weight_V_load        (load             ) [ 00000000100000]
conv1_output_p_V_loa (load             ) [ 00000000100000]
OP1_V                (sext             ) [ 00000000000000]
OP2_V                (sext             ) [ 00000000000000]
p_Val2_4             (mul              ) [ 00000000010000]
tmp_122              (bitselect        ) [ 00000000010000]
tmp_43               (bitconcatenate   ) [ 00000000000000]
tmp_79_cast          (sext             ) [ 00000000000000]
p_Val2_29            (add              ) [ 00000000001000]
signbit              (bitselect        ) [ 00000000001000]
p_Val2_30            (partselect       ) [ 00000000000000]
tmp_44               (zext             ) [ 00000000000000]
tmp_123              (bitselect        ) [ 00000000000000]
p_Val2_31            (add              ) [ 00000000001100]
newsignbit           (bitselect        ) [ 00000000001000]
tmp_45               (xor              ) [ 00000000000000]
carry                (and              ) [ 00000000001000]
tmp_46               (partselect       ) [ 00000000001000]
tmp_125              (bitselect        ) [ 00000000000000]
Range1_all_ones      (icmp             ) [ 00000000000000]
Range1_all_zeros     (icmp             ) [ 00000000000000]
deleted_zeros        (select           ) [ 00000000000000]
tmp_47               (xor              ) [ 00000000000000]
p_41_i_i             (and              ) [ 00000000000000]
deleted_ones         (select           ) [ 00000000000000]
p_38_i_i             (and              ) [ 00000000000100]
p_not_i_i            (xor              ) [ 00000000000000]
brmerge_i_i4         (or               ) [ 00000000000000]
tmp_48               (xor              ) [ 00000000000100]
overflow             (and              ) [ 00000000000000]
brmerge40_demorgan_i (and              ) [ 00000000000100]
tmp4_demorgan        (or               ) [ 00000000000000]
tmp4                 (xor              ) [ 00000000000000]
underflow            (and              ) [ 00000000000100]
brmerge_i_i_i        (or               ) [ 00000000000100]
tmp5                 (or               ) [ 00000000000000]
underflow_not        (or               ) [ 00000000000000]
p_Val2_32_mux        (select           ) [ 00000000000000]
p_Val2_s_55          (select           ) [ 00000000000000]
sum_V                (select           ) [ 00111111111111]
StgValue_145         (br               ) [ 00111111111111]
tmp_38               (sext             ) [ 00000000000000]
p_Val2_25            (load             ) [ 00000000000000]
tmp_39               (sext             ) [ 00000000000000]
p_Val2_26            (add              ) [ 00000000000000]
isneg                (bitselect        ) [ 00000000000001]
result_V             (add              ) [ 00000000000001]
newsignbit_5         (bitselect        ) [ 00000000000001]
tmp_40               (xor              ) [ 00000000000000]
underflow_5          (and              ) [ 00000000000000]
brmerge_i_i          (xor              ) [ 00000000000000]
isneg_not            (xor              ) [ 00000000000000]
brmerge9             (or               ) [ 00000000000000]
result_V_mux         (select           ) [ 00000000000000]
p_result_V           (select           ) [ 00000000000000]
result_1             (select           ) [ 00000000000000]
StgValue_161         (store            ) [ 00000000000000]
StgValue_162         (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_output_p_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_p_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="bias_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="5" slack="0"/>
<pin id="96" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="output_V_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="14" slack="0"/>
<pin id="103" dir="1" index="3" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="3"/>
<pin id="108" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_25/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="weight_V_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="9" slack="0"/>
<pin id="114" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="conv1_output_p_V_add_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="16" slack="0"/>
<pin id="121" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_p_V_add/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="127" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="15" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="132" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_output_p_V_loa/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="StgValue_161_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="13" slack="3"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_161/13 "/>
</bind>
</comp>

<comp id="138" class="1005" name="co_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="1"/>
<pin id="140" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="co_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="h_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="1"/>
<pin id="151" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="h_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="161" class="1005" name="w_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="1"/>
<pin id="163" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="w_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="173" class="1005" name="p_Val2_s_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="1"/>
<pin id="175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_Val2_s_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="8" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="185" class="1005" name="m_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="1"/>
<pin id="187" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="m_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="2" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="196" class="1005" name="p_Val2_28_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_28 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_Val2_28_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="8" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_28/6 "/>
</bind>
</comp>

<comp id="208" class="1005" name="n_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="1"/>
<pin id="210" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="n_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="2" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="co_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="co_cast_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast_cast/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_102_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="5" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_102/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_shl4_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_103_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_103/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_109_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_109_cast/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_104_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_104/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_shl2_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="0"/>
<pin id="260" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_105_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="5" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_105/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_shl3_cast1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_shl3_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_106_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="0" index="1" bw="9" slack="0"/>
<pin id="281" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_106/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_107_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_107/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_shl_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_108_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="0" index="1" bw="10" slack="0"/>
<pin id="299" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_108/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="exitcond4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="co_4_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_4/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="h_cast9_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast9_cast/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_109_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="10" slack="1"/>
<pin id="321" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_109/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_shl5_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="0"/>
<pin id="325" dir="0" index="1" bw="10" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_110_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="0"/>
<pin id="333" dir="0" index="1" bw="10" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_110/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_shl6_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="11" slack="0"/>
<pin id="341" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_111_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="14" slack="0"/>
<pin id="345" dir="0" index="1" bw="11" slack="0"/>
<pin id="346" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_111/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="exitcond5_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="5" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="0"/>
<pin id="357" dir="0" index="1" bw="5" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="w_cast8_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast8_cast/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_112_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="14" slack="1"/>
<pin id="369" dir="0" index="1" bw="5" slack="0"/>
<pin id="370" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_120_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="14" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_120_cast/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="exitcond6_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="0" index="1" bw="5" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_s_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="0" index="1" bw="5" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="h_4_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="1"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_4/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="m_cast7_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="0"/>
<pin id="399" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast7_cast/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_113_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="2" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="3"/>
<pin id="404" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_113/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_114_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="0"/>
<pin id="408" dir="0" index="1" bw="3" slack="0"/>
<pin id="409" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_114/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_115_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="0"/>
<pin id="414" dir="0" index="1" bw="9" slack="0"/>
<pin id="415" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_115/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="exitcond7_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="m_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="2" slack="0"/>
<pin id="427" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_4/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="0"/>
<pin id="432" dir="0" index="1" bw="2" slack="0"/>
<pin id="433" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp2_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="0"/>
<pin id="438" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_41_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="0"/>
<pin id="442" dir="0" index="1" bw="6" slack="2"/>
<pin id="443" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_73_cast_cast_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="0"/>
<pin id="447" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73_cast_cast/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_116_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="0" index="1" bw="11" slack="3"/>
<pin id="452" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_116/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_shl8_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="0" index="1" bw="11" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_118_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="12" slack="0"/>
<pin id="464" dir="0" index="1" bw="11" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_118/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_shl9_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="0"/>
<pin id="472" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_117_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="0" index="1" bw="12" slack="0"/>
<pin id="477" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_117/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="w_4_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="1"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_4/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="n_cast6_cast_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast6_cast/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_119_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="1"/>
<pin id="492" dir="0" index="1" bw="2" slack="0"/>
<pin id="493" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_119/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_128_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="9" slack="0"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_128_cast/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="exitcond_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="n_4_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_4/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp3_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="0" index="1" bw="2" slack="0"/>
<pin id="515" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp3_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_42_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="2" slack="0"/>
<pin id="524" dir="0" index="1" bw="6" slack="2"/>
<pin id="525" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_77_cast_cast_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="0"/>
<pin id="529" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_77_cast_cast/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_120_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="0"/>
<pin id="533" dir="0" index="1" bw="16" slack="1"/>
<pin id="534" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_120/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_129_cast_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_129_cast/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="OP1_V_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="1"/>
<pin id="543" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="OP2_V_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="1"/>
<pin id="546" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/8 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_Val2_4_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_122_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="16" slack="0"/>
<pin id="556" dir="0" index="2" bw="4" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_122/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_43_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="14" slack="0"/>
<pin id="563" dir="0" index="1" bw="8" slack="3"/>
<pin id="564" dir="0" index="2" bw="1" slack="0"/>
<pin id="565" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_79_cast_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="14" slack="0"/>
<pin id="571" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_79_cast/9 "/>
</bind>
</comp>

<comp id="573" class="1004" name="p_Val2_29_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="14" slack="0"/>
<pin id="575" dir="0" index="1" bw="16" slack="1"/>
<pin id="576" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_29/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="signbit_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="16" slack="0"/>
<pin id="581" dir="0" index="2" bw="5" slack="0"/>
<pin id="582" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/9 "/>
</bind>
</comp>

<comp id="586" class="1004" name="p_Val2_30_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="0" index="1" bw="16" slack="0"/>
<pin id="589" dir="0" index="2" bw="4" slack="0"/>
<pin id="590" dir="0" index="3" bw="5" slack="0"/>
<pin id="591" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_30/9 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_44_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44/9 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_123_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="16" slack="0"/>
<pin id="602" dir="0" index="2" bw="5" slack="0"/>
<pin id="603" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_123/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="p_Val2_31_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_31/9 "/>
</bind>
</comp>

<comp id="613" class="1004" name="newsignbit_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="0"/>
<pin id="616" dir="0" index="2" bw="4" slack="0"/>
<pin id="617" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/9 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_45_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_45/9 "/>
</bind>
</comp>

<comp id="627" class="1004" name="carry_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/9 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_46_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="2" slack="0"/>
<pin id="635" dir="0" index="1" bw="16" slack="0"/>
<pin id="636" dir="0" index="2" bw="5" slack="0"/>
<pin id="637" dir="0" index="3" bw="5" slack="0"/>
<pin id="638" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/9 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_125_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="16" slack="1"/>
<pin id="646" dir="0" index="2" bw="5" slack="0"/>
<pin id="647" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_125/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="Range1_all_ones_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="2" slack="1"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/10 "/>
</bind>
</comp>

<comp id="655" class="1004" name="Range1_all_zeros_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="2" slack="1"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/10 "/>
</bind>
</comp>

<comp id="660" class="1004" name="deleted_zeros_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="0" index="2" bw="1" slack="0"/>
<pin id="664" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/10 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_47_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_47/10 "/>
</bind>
</comp>

<comp id="673" class="1004" name="p_41_i_i_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="1"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/10 "/>
</bind>
</comp>

<comp id="678" class="1004" name="deleted_ones_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="1"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="0" index="2" bw="1" slack="0"/>
<pin id="682" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/10 "/>
</bind>
</comp>

<comp id="685" class="1004" name="p_38_i_i_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/10 "/>
</bind>
</comp>

<comp id="690" class="1004" name="p_not_i_i_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/10 "/>
</bind>
</comp>

<comp id="696" class="1004" name="brmerge_i_i4_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="1"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i4/10 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_48_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="1"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_48/10 "/>
</bind>
</comp>

<comp id="706" class="1004" name="overflow_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/10 "/>
</bind>
</comp>

<comp id="712" class="1004" name="brmerge40_demorgan_i_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="1"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/10 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp4_demorgan_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/10 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp4_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/10 "/>
</bind>
</comp>

<comp id="729" class="1004" name="underflow_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/10 "/>
</bind>
</comp>

<comp id="734" class="1004" name="brmerge_i_i_i_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/10 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp5_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="0" index="1" bw="1" slack="1"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/11 "/>
</bind>
</comp>

<comp id="744" class="1004" name="underflow_not_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="1"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/11 "/>
</bind>
</comp>

<comp id="749" class="1004" name="p_Val2_32_mux_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="1"/>
<pin id="751" dir="0" index="1" bw="8" slack="0"/>
<pin id="752" dir="0" index="2" bw="8" slack="2"/>
<pin id="753" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_32_mux/11 "/>
</bind>
</comp>

<comp id="755" class="1004" name="p_Val2_s_55_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="0" index="1" bw="8" slack="0"/>
<pin id="758" dir="0" index="2" bw="8" slack="2"/>
<pin id="759" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_55/11 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sum_V_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="8" slack="0"/>
<pin id="764" dir="0" index="2" bw="8" slack="0"/>
<pin id="765" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/11 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_38_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="1"/>
<pin id="771" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38/12 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_39_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_39/12 "/>
</bind>
</comp>

<comp id="777" class="1004" name="p_Val2_26_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="0"/>
<pin id="779" dir="0" index="1" bw="8" slack="0"/>
<pin id="780" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_26/12 "/>
</bind>
</comp>

<comp id="783" class="1004" name="isneg_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="9" slack="0"/>
<pin id="786" dir="0" index="2" bw="5" slack="0"/>
<pin id="787" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/12 "/>
</bind>
</comp>

<comp id="791" class="1004" name="result_V_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="0"/>
<pin id="793" dir="0" index="1" bw="8" slack="1"/>
<pin id="794" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/12 "/>
</bind>
</comp>

<comp id="797" class="1004" name="newsignbit_5_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="8" slack="0"/>
<pin id="800" dir="0" index="2" bw="4" slack="0"/>
<pin id="801" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_5/12 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_40_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="1"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_40/13 "/>
</bind>
</comp>

<comp id="810" class="1004" name="underflow_5_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="1"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_5/13 "/>
</bind>
</comp>

<comp id="815" class="1004" name="brmerge_i_i_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="1"/>
<pin id="817" dir="0" index="1" bw="1" slack="1"/>
<pin id="818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/13 "/>
</bind>
</comp>

<comp id="819" class="1004" name="isneg_not_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="1"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/13 "/>
</bind>
</comp>

<comp id="824" class="1004" name="brmerge9_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/13 "/>
</bind>
</comp>

<comp id="829" class="1004" name="result_V_mux_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="8" slack="0"/>
<pin id="832" dir="0" index="2" bw="8" slack="1"/>
<pin id="833" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/13 "/>
</bind>
</comp>

<comp id="836" class="1004" name="p_result_V_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="8" slack="0"/>
<pin id="839" dir="0" index="2" bw="8" slack="1"/>
<pin id="840" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/13 "/>
</bind>
</comp>

<comp id="843" class="1004" name="result_1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="8" slack="0"/>
<pin id="846" dir="0" index="2" bw="8" slack="0"/>
<pin id="847" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/13 "/>
</bind>
</comp>

<comp id="852" class="1005" name="tmp_109_cast_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="9" slack="3"/>
<pin id="854" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_109_cast "/>
</bind>
</comp>

<comp id="857" class="1005" name="tmp_106_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="10" slack="1"/>
<pin id="859" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_106 "/>
</bind>
</comp>

<comp id="862" class="1005" name="tmp_108_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="11" slack="3"/>
<pin id="864" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_108 "/>
</bind>
</comp>

<comp id="870" class="1005" name="co_4_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="5" slack="0"/>
<pin id="872" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_4 "/>
</bind>
</comp>

<comp id="875" class="1005" name="bias_V_addr_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="5" slack="3"/>
<pin id="877" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="880" class="1005" name="tmp_111_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="14" slack="1"/>
<pin id="882" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_111 "/>
</bind>
</comp>

<comp id="888" class="1005" name="tmp_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="6" slack="2"/>
<pin id="890" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="893" class="1005" name="output_V_addr_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="13" slack="3"/>
<pin id="895" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="901" class="1005" name="tmp_s_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="6" slack="2"/>
<pin id="903" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="906" class="1005" name="h_4_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="5" slack="1"/>
<pin id="908" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_4 "/>
</bind>
</comp>

<comp id="911" class="1005" name="tmp_115_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="9" slack="1"/>
<pin id="913" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_115 "/>
</bind>
</comp>

<comp id="919" class="1005" name="m_4_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="2" slack="0"/>
<pin id="921" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="924" class="1005" name="tmp_117_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="16" slack="1"/>
<pin id="926" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_117 "/>
</bind>
</comp>

<comp id="929" class="1005" name="w_4_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="5" slack="1"/>
<pin id="931" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_4 "/>
</bind>
</comp>

<comp id="934" class="1005" name="weight_V_addr_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="1"/>
<pin id="936" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="942" class="1005" name="n_4_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="2" slack="0"/>
<pin id="944" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_4 "/>
</bind>
</comp>

<comp id="947" class="1005" name="conv1_output_p_V_add_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="15" slack="1"/>
<pin id="949" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_p_V_add "/>
</bind>
</comp>

<comp id="952" class="1005" name="weight_V_load_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="1"/>
<pin id="954" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="957" class="1005" name="conv1_output_p_V_loa_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="1"/>
<pin id="959" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_p_V_loa "/>
</bind>
</comp>

<comp id="962" class="1005" name="p_Val2_4_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="16" slack="1"/>
<pin id="964" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="967" class="1005" name="tmp_122_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="1"/>
<pin id="969" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_122 "/>
</bind>
</comp>

<comp id="972" class="1005" name="p_Val2_29_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="16" slack="1"/>
<pin id="974" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_29 "/>
</bind>
</comp>

<comp id="977" class="1005" name="signbit_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="1"/>
<pin id="979" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="984" class="1005" name="p_Val2_31_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="2"/>
<pin id="986" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_31 "/>
</bind>
</comp>

<comp id="990" class="1005" name="newsignbit_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="1"/>
<pin id="992" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="996" class="1005" name="carry_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="1"/>
<pin id="998" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="1003" class="1005" name="tmp_46_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="2" slack="1"/>
<pin id="1005" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="p_38_i_i_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="1"/>
<pin id="1011" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="1014" class="1005" name="tmp_48_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="1"/>
<pin id="1016" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="brmerge40_demorgan_i_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="1"/>
<pin id="1021" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="1024" class="1005" name="underflow_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="1"/>
<pin id="1026" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1029" class="1005" name="brmerge_i_i_i_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="1"/>
<pin id="1031" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="1034" class="1005" name="sum_V_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="1"/>
<pin id="1036" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1039" class="1005" name="isneg_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="1"/>
<pin id="1041" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1046" class="1005" name="result_V_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="8" slack="1"/>
<pin id="1048" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1052" class="1005" name="newsignbit_5_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="1"/>
<pin id="1054" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="110" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="117" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="160"><net_src comp="153" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="206"><net_src comp="173" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="142" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="227"><net_src comp="142" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="142" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="224" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="142" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="16" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="142" pin="4"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="262" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="258" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="22" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="142" pin="4"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="8" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="270" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="142" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="24" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="142" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="153" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="318" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="16" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="36" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="318" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="20" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="323" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="153" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="38" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="18" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="153" pin="4"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="20" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="165" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="367" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="381"><net_src comp="165" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="38" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="18" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="165" pin="4"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="20" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="149" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="30" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="189" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="44" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="401" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="189" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="46" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="50" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="189" pin="4"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="189" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="52" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="54" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="449" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="8" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="467"><net_src comp="56" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="449" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="20" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="454" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="470" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="161" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="30" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="212" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="504"><net_src comp="212" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="46" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="212" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="50" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="212" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="52" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="551"><net_src comp="541" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="544" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="58" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="547" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="60" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="566"><net_src comp="62" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="196" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="64" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="561" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="569" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="583"><net_src comp="58" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="573" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="66" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="592"><net_src comp="68" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="573" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="70" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="72" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="604"><net_src comp="58" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="573" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="72" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="611"><net_src comp="586" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="596" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="618"><net_src comp="74" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="607" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="76" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="625"><net_src comp="613" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="78" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="599" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="621" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="639"><net_src comp="80" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="573" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="82" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="66" pin="0"/><net_sink comp="633" pin=3"/></net>

<net id="648"><net_src comp="58" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="82" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="654"><net_src comp="46" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="12" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="650" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="666"><net_src comp="655" pin="2"/><net_sink comp="660" pin=2"/></net>

<net id="671"><net_src comp="643" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="78" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="667" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="673" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="684"><net_src comp="650" pin="2"/><net_sink comp="678" pin=2"/></net>

<net id="689"><net_src comp="650" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="694"><net_src comp="660" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="78" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="705"><net_src comp="78" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="696" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="701" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="678" pin="3"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="685" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="712" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="717" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="78" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="723" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="738"><net_src comp="729" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="706" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="748"><net_src comp="740" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="754"><net_src comp="84" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="760"><net_src comp="86" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="766"><net_src comp="744" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="749" pin="3"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="755" pin="3"/><net_sink comp="761" pin=2"/></net>

<net id="772"><net_src comp="173" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="106" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="773" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="769" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="788"><net_src comp="88" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="777" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="90" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="795"><net_src comp="106" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="173" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="802"><net_src comp="74" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="791" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="76" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="809"><net_src comp="78" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="805" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="823"><net_src comp="78" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="819" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="815" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="84" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="841"><net_src comp="810" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="86" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="848"><net_src comp="824" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="829" pin="3"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="836" pin="3"/><net_sink comp="843" pin=2"/></net>

<net id="851"><net_src comp="843" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="855"><net_src comp="246" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="860"><net_src comp="278" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="865"><net_src comp="296" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="873"><net_src comp="308" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="878"><net_src comp="92" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="883"><net_src comp="343" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="891"><net_src comp="355" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="896"><net_src comp="99" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="904"><net_src comp="383" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="909"><net_src comp="391" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="914"><net_src comp="412" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="922"><net_src comp="424" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="927"><net_src comp="474" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="932"><net_src comp="480" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="937"><net_src comp="110" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="945"><net_src comp="506" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="950"><net_src comp="117" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="955"><net_src comp="124" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="960"><net_src comp="129" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="965"><net_src comp="547" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="970"><net_src comp="553" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="975"><net_src comp="573" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="980"><net_src comp="578" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="983"><net_src comp="977" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="987"><net_src comp="607" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="749" pin=2"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="755" pin=2"/></net>

<net id="993"><net_src comp="613" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="999"><net_src comp="627" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1002"><net_src comp="996" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1006"><net_src comp="633" pin="4"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1012"><net_src comp="685" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1017"><net_src comp="701" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1022"><net_src comp="712" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1027"><net_src comp="729" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1032"><net_src comp="734" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1037"><net_src comp="761" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="1042"><net_src comp="783" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1045"><net_src comp="1039" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1049"><net_src comp="791" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="829" pin=2"/></net>

<net id="1051"><net_src comp="1046" pin="1"/><net_sink comp="836" pin=2"/></net>

<net id="1055"><net_src comp="797" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1057"><net_src comp="1052" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1058"><net_src comp="1052" pin="1"/><net_sink comp="824" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {13 }
 - Input state : 
	Port: subconv_3x3_32_strid.1 : weight_V | {6 7 }
	Port: subconv_3x3_32_strid.1 : bias_V | {5 12 }
	Port: subconv_3x3_32_strid.1 : conv1_output_p_V | {6 7 }
  - Chain level:
	State 1
	State 2
		co_cast : 1
		co_cast_cast : 1
		tmp_102 : 1
		p_shl4_cast : 2
		tmp_103 : 3
		tmp_109_cast : 4
		tmp_104 : 1
		p_shl2_cast : 2
		tmp_105 : 1
		p_shl3_cast1 : 2
		p_shl3_cast : 2
		tmp_106 : 3
		tmp_107 : 1
		p_shl_cast : 2
		tmp_108 : 3
		exitcond4 : 1
		co_4 : 1
		StgValue_34 : 2
		bias_V_addr : 2
	State 3
		h_cast9_cast : 1
		tmp_109 : 2
		p_shl5_cast : 3
		tmp_110 : 3
		p_shl6_cast : 4
		tmp_111 : 5
		exitcond5 : 1
		StgValue_47 : 2
		tmp : 1
	State 4
		w_cast8_cast : 1
		tmp_112 : 2
		tmp_120_cast : 3
		output_V_addr : 4
		exitcond6 : 1
		StgValue_58 : 2
		tmp_s : 1
	State 5
		m_cast7_cast : 1
		tmp_113 : 2
		tmp_114 : 3
		tmp_115 : 3
		exitcond7 : 1
		m_4 : 1
		StgValue_72 : 2
		tmp2 : 1
		tmp2_cast : 1
		tmp_41 : 2
		tmp_73_cast_cast : 3
		tmp_116 : 4
		p_shl8_cast : 5
		tmp_118 : 5
		p_shl9_cast : 6
		tmp_117 : 7
	State 6
		n_cast6_cast : 1
		tmp_119 : 2
		tmp_128_cast : 3
		weight_V_addr : 4
		exitcond : 1
		n_4 : 1
		StgValue_94 : 2
		tmp3 : 1
		tmp3_cast : 1
		tmp_42 : 2
		tmp_77_cast_cast : 3
		tmp_120 : 4
		tmp_129_cast : 5
		conv1_output_p_V_add : 6
		weight_V_load : 5
		conv1_output_p_V_loa : 7
	State 7
	State 8
		p_Val2_4 : 1
		tmp_122 : 2
	State 9
		tmp_79_cast : 1
		p_Val2_29 : 2
		signbit : 3
		p_Val2_30 : 3
		tmp_123 : 3
		p_Val2_31 : 4
		newsignbit : 5
		tmp_45 : 6
		carry : 6
		tmp_46 : 3
	State 10
		deleted_zeros : 1
		tmp_47 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i4 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp4_demorgan : 2
		tmp4 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 11
	State 12
		tmp_39 : 1
		p_Val2_26 : 2
		isneg : 3
		result_V : 1
		newsignbit_5 : 2
	State 13
		result_1 : 1
		StgValue_161 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_106_fu_278       |    0    |    32   |    14   |
|          |        tmp_108_fu_296       |    0    |    35   |    15   |
|          |         co_4_fu_308         |    0    |    20   |    10   |
|          |        tmp_109_fu_318       |    0    |    35   |    15   |
|          |        tmp_111_fu_343       |    0    |    47   |    19   |
|          |        tmp_112_fu_367       |    0    |    47   |    19   |
|          |          h_4_fu_391         |    0    |    20   |    10   |
|          |        tmp_113_fu_401       |    0    |    29   |    13   |
|          |          m_4_fu_424         |    0    |    11   |    8    |
|          |        tmp_41_fu_440        |    0    |    23   |    11   |
|    add   |        tmp_116_fu_449       |    0    |    38   |    16   |
|          |        tmp_117_fu_474       |    0    |    53   |    21   |
|          |          w_4_fu_480         |    0    |    20   |    10   |
|          |        tmp_119_fu_490       |    0    |    32   |    14   |
|          |          n_4_fu_506         |    0    |    11   |    8    |
|          |        tmp_42_fu_522        |    0    |    23   |    11   |
|          |        tmp_120_fu_531       |    0    |    53   |    21   |
|          |       p_Val2_29_fu_573      |    0    |    53   |    21   |
|          |       p_Val2_31_fu_607      |    0    |    29   |    13   |
|          |       p_Val2_26_fu_777      |    0    |    29   |    13   |
|          |       result_V_fu_791       |    0    |    29   |    13   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |        tmp_103_fu_240       |    0    |    26   |    12   |
|          |        tmp_115_fu_412       |    0    |    32   |    14   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       p_Val2_4_fu_547       |    0    |    0    |    62   |
|----------|-----------------------------|---------|---------|---------|
|          |     deleted_zeros_fu_660    |    0    |    0    |    2    |
|          |     deleted_ones_fu_678     |    0    |    0    |    2    |
|          |     p_Val2_32_mux_fu_749    |    0    |    0    |    8    |
|  select  |      p_Val2_s_55_fu_755     |    0    |    0    |    8    |
|          |         sum_V_fu_761        |    0    |    0    |    8    |
|          |     result_V_mux_fu_829     |    0    |    0    |    8    |
|          |      p_result_V_fu_836      |    0    |    0    |    8    |
|          |       result_1_fu_843       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp2_fu_430         |    0    |    0    |    2    |
|          |         tmp3_fu_512         |    0    |    0    |    2    |
|          |        tmp_45_fu_621        |    0    |    0    |    2    |
|          |        tmp_47_fu_667        |    0    |    0    |    2    |
|    xor   |       p_not_i_i_fu_690      |    0    |    0    |    2    |
|          |        tmp_48_fu_701        |    0    |    0    |    2    |
|          |         tmp4_fu_723         |    0    |    0    |    2    |
|          |        tmp_40_fu_805        |    0    |    0    |    2    |
|          |      brmerge_i_i_fu_815     |    0    |    0    |    2    |
|          |       isneg_not_fu_819      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_627        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_673       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_685       |    0    |    0    |    2    |
|    and   |       overflow_fu_706       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_712 |    0    |    0    |    2    |
|          |       underflow_fu_729      |    0    |    0    |    2    |
|          |      underflow_5_fu_810     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |     brmerge_i_i4_fu_696     |    0    |    0    |    2    |
|          |     tmp4_demorgan_fu_717    |    0    |    0    |    2    |
|    or    |     brmerge_i_i_i_fu_734    |    0    |    0    |    2    |
|          |         tmp5_fu_740         |    0    |    0    |    2    |
|          |     underflow_not_fu_744    |    0    |    0    |    2    |
|          |       brmerge9_fu_824       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond4_fu_302      |    0    |    0    |    2    |
|          |       exitcond5_fu_349      |    0    |    0    |    2    |
|          |       exitcond6_fu_377      |    0    |    0    |    2    |
|   icmp   |       exitcond7_fu_418      |    0    |    0    |    1    |
|          |       exitcond_fu_500       |    0    |    0    |    1    |
|          |    Range1_all_ones_fu_650   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_655   |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |        co_cast_fu_219       |    0    |    0    |    0    |
|          |     co_cast_cast_fu_224     |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_236     |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_258     |    0    |    0    |    0    |
|          |     p_shl3_cast1_fu_270     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_274     |    0    |    0    |    0    |
|          |      p_shl_cast_fu_292      |    0    |    0    |    0    |
|          |     h_cast9_cast_fu_314     |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_339     |    0    |    0    |    0    |
|   zext   |     w_cast8_cast_fu_363     |    0    |    0    |    0    |
|          |     tmp_120_cast_fu_372     |    0    |    0    |    0    |
|          |     m_cast7_cast_fu_397     |    0    |    0    |    0    |
|          |   tmp_73_cast_cast_fu_445   |    0    |    0    |    0    |
|          |      p_shl9_cast_fu_470     |    0    |    0    |    0    |
|          |     n_cast6_cast_fu_486     |    0    |    0    |    0    |
|          |     tmp_128_cast_fu_495     |    0    |    0    |    0    |
|          |   tmp_77_cast_cast_fu_527   |    0    |    0    |    0    |
|          |     tmp_129_cast_fu_536     |    0    |    0    |    0    |
|          |        tmp_44_fu_596        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_102_fu_228       |    0    |    0    |    0    |
|          |        tmp_104_fu_250       |    0    |    0    |    0    |
|          |        tmp_105_fu_262       |    0    |    0    |    0    |
|          |        tmp_107_fu_284       |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_323     |    0    |    0    |    0    |
|bitconcatenate|        tmp_110_fu_331       |    0    |    0    |    0    |
|          |          tmp_fu_355         |    0    |    0    |    0    |
|          |         tmp_s_fu_383        |    0    |    0    |    0    |
|          |      p_shl8_cast_fu_454     |    0    |    0    |    0    |
|          |        tmp_118_fu_462       |    0    |    0    |    0    |
|          |        tmp_43_fu_561        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     tmp_109_cast_fu_246     |    0    |    0    |    0    |
|          |       tmp2_cast_fu_436      |    0    |    0    |    0    |
|          |       tmp3_cast_fu_518      |    0    |    0    |    0    |
|   sext   |         OP1_V_fu_541        |    0    |    0    |    0    |
|          |         OP2_V_fu_544        |    0    |    0    |    0    |
|          |      tmp_79_cast_fu_569     |    0    |    0    |    0    |
|          |        tmp_38_fu_769        |    0    |    0    |    0    |
|          |        tmp_39_fu_773        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |        tmp_114_fu_406       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_122_fu_553       |    0    |    0    |    0    |
|          |        signbit_fu_578       |    0    |    0    |    0    |
|          |        tmp_123_fu_599       |    0    |    0    |    0    |
| bitselect|      newsignbit_fu_613      |    0    |    0    |    0    |
|          |        tmp_125_fu_643       |    0    |    0    |    0    |
|          |         isneg_fu_783        |    0    |    0    |    0    |
|          |     newsignbit_5_fu_797     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       p_Val2_30_fu_586      |    0    |    0    |    0    |
|          |        tmp_46_fu_633        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   727   |   491   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     bias_V_addr_reg_875     |    5   |
|brmerge40_demorgan_i_reg_1019|    1   |
|    brmerge_i_i_i_reg_1029   |    1   |
|        carry_reg_996        |    1   |
|         co_4_reg_870        |    5   |
|          co_reg_138         |    5   |
| conv1_output_p_V_add_reg_947|   15   |
| conv1_output_p_V_loa_reg_957|    8   |
|         h_4_reg_906         |    5   |
|          h_reg_149          |    5   |
|        isneg_reg_1039       |    1   |
|         m_4_reg_919         |    2   |
|          m_reg_185          |    2   |
|         n_4_reg_942         |    2   |
|          n_reg_208          |    2   |
|    newsignbit_5_reg_1052    |    1   |
|      newsignbit_reg_990     |    1   |
|    output_V_addr_reg_893    |   13   |
|      p_38_i_i_reg_1009      |    1   |
|      p_Val2_28_reg_196      |    8   |
|      p_Val2_29_reg_972      |   16   |
|      p_Val2_31_reg_984      |    8   |
|       p_Val2_4_reg_962      |   16   |
|       p_Val2_s_reg_173      |    8   |
|      result_V_reg_1046      |    8   |
|       signbit_reg_977       |    1   |
|        sum_V_reg_1034       |    8   |
|       tmp_106_reg_857       |   10   |
|       tmp_108_reg_862       |   11   |
|     tmp_109_cast_reg_852    |    9   |
|       tmp_111_reg_880       |   14   |
|       tmp_115_reg_911       |    9   |
|       tmp_117_reg_924       |   16   |
|       tmp_122_reg_967       |    1   |
|       tmp_46_reg_1003       |    2   |
|       tmp_48_reg_1014       |    1   |
|         tmp_reg_888         |    6   |
|        tmp_s_reg_901        |    6   |
|      underflow_reg_1024     |    1   |
|         w_4_reg_929         |    5   |
|          w_reg_161          |    5   |
|    weight_V_addr_reg_934    |    8   |
|    weight_V_load_reg_952    |    8   |
+-----------------------------+--------+
|            Total            |   261  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_124 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_129 |  p0  |   2  |  15  |   30   ||    9    |
|     h_reg_149     |  p0  |   2  |   5  |   10   ||    9    |
|     w_reg_161     |  p0  |   2  |   5  |   10   ||    9    |
|  p_Val2_s_reg_173 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   82   ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   727  |   491  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   261  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   988  |   536  |
+-----------+--------+--------+--------+--------+
