
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.108980                       # Number of seconds simulated
sim_ticks                                108979870038                       # Number of ticks simulated
final_tick                               638617587348                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 150127                       # Simulator instruction rate (inst/s)
host_op_rate                                   197165                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7770131                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901308                       # Number of bytes of host memory used
host_seconds                                 14025.49                       # Real time elapsed on the host
sim_insts                                  2105599398                       # Number of instructions simulated
sim_ops                                    2765339230                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     10866560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5722624                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16592384                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1354880                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1354880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        84895                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        44708                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                129628                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10585                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10585                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12920                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     99711626                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16443                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     52510835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               152251824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12920                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16443                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29363                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12432388                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12432388                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12432388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12920                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     99711626                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16443                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     52510835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              164684212                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               261342615                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21400894                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17429545                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1913153                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8643148                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8127720                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2234109                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86888                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193455783                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120438832                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21400894                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10361829                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25452791                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5714349                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      13941173                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11831744                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1911651                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    236620609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.615479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.977985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       211167818     89.24%     89.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2723480      1.15%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2138775      0.90%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2305406      0.97%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1953781      0.83%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1102212      0.47%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          756085      0.32%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1929433      0.82%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12543619      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    236620609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081888                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.460847                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191134198                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     16301960                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25309262                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110860                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3764325                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3646601                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6537                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145354217                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51775                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3764325                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191391658                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       12539049                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2602584                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25165381                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1157600                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145137916                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4164                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        424548                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       565924                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        47249                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203088448                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676411548                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676411548                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34637742                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33478                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17398                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3614227                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13964235                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7845533                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       294124                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1721394                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144622472                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33477                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137313953                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83041                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20142098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41314976                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1317                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    236620609                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580313                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.286833                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    178628042     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24473113     10.34%     85.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12371892      5.23%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7982982      3.37%     94.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6571541      2.78%     97.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2579799      1.09%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3182280      1.34%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778409      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52551      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    236620609                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961749     75.43%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        144525     11.33%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168803     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113845043     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013567      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13637428      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7801835      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137313953                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.525417                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1275077                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009286                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512606633                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164798750                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133502959                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138589030                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       151184                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1812635                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          703                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       135967                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          557                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3764325                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       11754354                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       293246                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144655949                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          300                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13964235                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7845533                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17397                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        228385                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12549                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          703                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1144460                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063464                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2207924                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134729830                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13506215                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584123                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21307484                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19228077                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7801269                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.515530                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133505609                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133502959                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79321215                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213570887                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.510835                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371405                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22199343                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1936409                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    232856284                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.525931                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.377689                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    183070500     78.62%     78.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23327603     10.02%     88.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10833306      4.65%     93.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4822623      2.07%     95.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3652755      1.57%     96.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1545318      0.66%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534335      0.66%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1098093      0.47%     98.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2971751      1.28%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    232856284                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2971751                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           374550239                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293095808                       # The number of ROB writes
system.switch_cpus0.timesIdled                2858877                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24722006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.613426                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.613426                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.382639                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.382639                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609164306                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183956666                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138066320                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               261342615                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19268073                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17106672                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1658846                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10090906                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9849566                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1225817                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        48060                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    207417172                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             109043686                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19268073                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11075383                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22053976                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5097115                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2850218                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12685518                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1652441                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    235750923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.521325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.770968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       213696947     90.65%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1002687      0.43%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1861656      0.79%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1616353      0.69%     92.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3264581      1.38%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3931836      1.67%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          943885      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          516748      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8916230      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    235750923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073727                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.417244                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       205520382                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4761861                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22020489                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23088                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3425102                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1890306                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4444                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     122838618                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3425102                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       205785244                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2686966                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1195202                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21773240                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       885161                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     122698172                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          172                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         80854                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       599116                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    162074329                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    554867437                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    554867437                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    133821169                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        28253160                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16945                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8493                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2565995                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21311957                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3791447                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        68201                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       852567                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         122236295                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16945                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        116085752                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        74983                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18596444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38734340                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    235750923                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.492408                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.175248                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    186023884     78.91%     78.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20890260      8.86%     87.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10703687      4.54%     92.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6122041      2.60%     94.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6833347      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3417691      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1380983      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       317986      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        61044      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    235750923                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         215401     47.74%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     47.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        167371     37.09%     84.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        68437     15.17%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     91169828     78.54%     78.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       921660      0.79%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8452      0.01%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20214468     17.41%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3771344      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     116085752                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.444190                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             451209                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003887                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    468448619                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    140849968                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    113410064                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     116536961                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       205841                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3584758                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          237                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          284                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       103086                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3425102                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1934263                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        70261                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    122253242                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5699                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21311957                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3791447                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8493                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         34183                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          703                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          284                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       748862                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1000154                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1749016                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    115059109                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19962523                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1026643                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23733820                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17776213                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3771297                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.440262                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             113439934                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            113410064                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         64846098                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        149858284                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.433952                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432716                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91088377                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    102684896                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19572529                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16904                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1662908                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    232325821                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.441987                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.291737                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    193836454     83.43%     83.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14609024      6.29%     89.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11375964      4.90%     94.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2252709      0.97%     95.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2852450      1.23%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       967638      0.42%     97.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4112264      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       910301      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1409017      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    232325821                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91088377                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     102684896                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21415560                       # Number of memory references committed
system.switch_cpus1.commit.loads             17727199                       # Number of loads committed
system.switch_cpus1.commit.membars               8452                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16190816                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         89340469                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1301876                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1409017                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           353174229                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          247940009                       # The number of ROB writes
system.switch_cpus1.timesIdled                5504348                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               25591692                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91088377                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            102684896                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91088377                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.869110                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.869110                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.348540                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.348540                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       532733897                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      147998452                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      129839151                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16904                       # number of misc regfile writes
system.l2.replacements                         132815                       # number of replacements
system.l2.tagsinuse                        511.999512                       # Cycle average of tags in use
system.l2.total_refs                            22987                       # Total number of references to valid blocks.
system.l2.sampled_refs                         133327                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.172411                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            12.765488                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.038523                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    335.225637                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.045823                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    162.965334                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.667414                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.291292                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.024933                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000075                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.654738                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000089                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.318292                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.001304                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000569                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        12262                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1648                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13910                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12211                       # number of Writeback hits
system.l2.Writeback_hits::total                 12211                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        12262                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1648                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13910                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        12262                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1648                       # number of overall hits
system.l2.overall_hits::total                   13910                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        84894                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        44708                       # number of ReadReq misses
system.l2.ReadReq_misses::total                129627                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        84895                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        44708                       # number of demand (read+write) misses
system.l2.demand_misses::total                 129628                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        84895                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        44708                       # number of overall misses
system.l2.overall_misses::total                129628                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1594948                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  14245010574                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2137518                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   7348022790                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     21596765830                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       188047                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        188047                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1594948                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  14245198621                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2137518                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   7348022790                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21596953877                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1594948                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  14245198621                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2137518                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   7348022790                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21596953877                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97156                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        46356                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              143537                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12211                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12211                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97157                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        46356                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               143538                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97157                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        46356                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              143538                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.873791                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.964449                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.903091                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.873792                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.964449                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.903092                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.873792                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.964449                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.903092                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 144995.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167797.613188                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152679.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164355.882392                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 166607.001859                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       188047                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       188047                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 144995.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167797.851711                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152679.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164355.882392                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 166607.167256                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 144995.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167797.851711                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152679.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164355.882392                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 166607.167256                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10585                       # number of writebacks
system.l2.writebacks::total                     10585                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        84894                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        44708                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           129627                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        84895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        44708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            129628                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        84895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        44708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           129628                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       954977                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   9304032232                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1321446                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   4743729120                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  14050037775                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       129728                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       129728                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       954977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   9304161960                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1321446                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   4743729120                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14050167503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       954977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   9304161960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1321446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   4743729120                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14050167503                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.873791                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.964449                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.903091                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.873792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.964449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.903092                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.873792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.964449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.903092                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86816.090909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109595.875233                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        94389                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106104.704303                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108388.204425                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       129728                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       129728                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 86816.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109596.112374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        94389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106104.704303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108388.369048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 86816.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109596.112374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        94389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106104.704303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108388.369048                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               547.879342                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011839383                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846422.231752                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.879342                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017435                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.878012                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11831733                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11831733                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11831733                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11831733                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11831733                       # number of overall hits
system.cpu0.icache.overall_hits::total       11831733                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1801748                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1801748                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1801748                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1801748                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1801748                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1801748                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11831744                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11831744                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11831744                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11831744                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11831744                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11831744                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 163795.272727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 163795.272727                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 163795.272727                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 163795.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 163795.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 163795.272727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1686248                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1686248                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1686248                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1686248                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1686248                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1686248                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 153295.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 153295.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 153295.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 153295.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 153295.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 153295.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97157                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190986250                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97413                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1960.582776                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.606565                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.393435                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916432                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083568                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10401456                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10401456                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677219                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677219                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17002                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17002                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18078675                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18078675                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18078675                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18078675                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       401427                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       401427                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           93                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           93                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401520                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401520                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401520                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401520                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  66890255730                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  66890255730                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7401023                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7401023                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  66897656753                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  66897656753                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  66897656753                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  66897656753                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10802883                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10802883                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18480195                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18480195                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18480195                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18480195                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037159                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037159                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021727                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 166631.182581                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 166631.182581                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79580.892473                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79580.892473                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 166611.020006                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 166611.020006                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 166611.020006                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 166611.020006                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8061                       # number of writebacks
system.cpu0.dcache.writebacks::total             8061                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304271                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304271                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           92                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304363                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304363                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304363                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304363                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97156                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97156                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            1                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97157                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97157                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97157                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97157                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  15755651610                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15755651610                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       196347                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       196347                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  15755847957                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15755847957                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  15755847957                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15755847957                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008994                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008994                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005257                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005257                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005257                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005257                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 162168.590823                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 162168.590823                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data       196347                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total       196347                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 162168.942608                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 162168.942608                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 162168.942608                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 162168.942608                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.978429                       # Cycle average of tags in use
system.cpu1.icache.total_refs               927228635                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1713916.146026                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.978429                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022401                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866953                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12685501                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12685501                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12685501                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12685501                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12685501                       # number of overall hits
system.cpu1.icache.overall_hits::total       12685501                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2747419                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2747419                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2747419                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2747419                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2747419                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2747419                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12685518                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12685518                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12685518                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12685518                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12685518                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12685518                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 161612.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 161612.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 161612.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 161612.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 161612.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 161612.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2254118                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2254118                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2254118                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2254118                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2254118                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2254118                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161008.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161008.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161008.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161008.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161008.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161008.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46356                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               228214709                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46612                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4896.050566                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.527318                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.472682                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.818466                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.181534                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18197584                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18197584                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3671408                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3671408                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8497                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8497                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8452                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8452                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21868992                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21868992                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21868992                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21868992                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       189194                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       189194                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       189194                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        189194                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       189194                       # number of overall misses
system.cpu1.dcache.overall_misses::total       189194                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  29565255458                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  29565255458                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  29565255458                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  29565255458                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  29565255458                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  29565255458                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18386778                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18386778                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3671408                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3671408                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22058186                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22058186                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22058186                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22058186                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010290                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010290                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008577                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008577                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008577                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008577                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 156269.519425                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 156269.519425                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 156269.519425                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 156269.519425                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 156269.519425                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 156269.519425                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4150                       # number of writebacks
system.cpu1.dcache.writebacks::total             4150                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       142838                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       142838                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       142838                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       142838                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       142838                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       142838                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46356                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46356                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46356                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46356                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46356                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46356                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7829146379                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7829146379                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7829146379                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7829146379                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7829146379                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7829146379                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002102                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002102                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002102                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 168891.758974                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 168891.758974                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 168891.758974                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 168891.758974                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 168891.758974                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 168891.758974                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
