 
****************************************
Report : qor
Design : rca
Version: T-2022.03-SP5
Date   : Tue May 16 16:02:47 2023
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:         48.77
  Critical Path Slack:         -48.77
  Critical Path Clk Period:       n/a
  Total Negative Slack:       -202.34
  No. of Violating Paths:        5.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 30
  Buf/Inv Cell Count:               5
  Buf Cell Count:                   0
  Inv Cell Count:                   5
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        30
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       49.222080
  Noncombinational Area:     0.000000
  Buf/Inv Area:              3.965760
  Total Buffer Area:             0.00
  Total Inverter Area:           3.97
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:                49.222080
  Design Area:              49.222080


  Design Rules
  -----------------------------------
  Total Number of Nets:            38
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dagobah.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.23
  Mapping Optimization:                2.56
  -----------------------------------------
  Overall Compile Time:                9.20
  Overall Compile Wall Clock Time:     9.54

  --------------------------------------------------------------------

  Design  WNS: 48.77  TNS: 202.34  Number of Violating Paths: 5


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
