Protel Design System Design Rule Check
PCB File : C:\Users\CvejaBog\Desktop\praksa\pira backup\pira-smart-2.0-hardware\pira-smart-PCB\pira-smart-pcb.PcbDoc
Date     : 11/24/2018
Time     : 2:00:33 PM

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
   Violation between Clearance Constraint: (1.216mil < 6mil) Between Track (156.693mil,-639.764mil)(248.425mil,-639.764mil) on Bottom Layer And Via (212.205mil,-657.48mil) from Top Layer to Bottom Layer 
Rule Violations :1

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=118.11mil) (Preferred=8mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=11.811mil) (Max=118.11mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C22-1(23.228mil,-293.701mil) on Top Layer And Pad C22-2(23.228mil,-331.496mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C23-1(-109.055mil,-294.094mil) on Top Layer And Pad C23-2(-109.055mil,-331.89mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-2(600mil,-639.173mil) on Top Layer And Pad U6-1(600mil,-670.669mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U6-48(540.945mil,-712.008mil) on Top Layer And Pad U6-1(600mil,-670.669mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.205mil < 10mil) Between Pad U6-3(600mil,-607.283mil) on Top Layer And Pad U6-2(600mil,-639.173mil) on Top Layer [Top Solder] Mask Sliver [4.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-4(600mil,-575.787mil) on Top Layer And Pad U6-3(600mil,-607.283mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-5(600mil,-544.291mil) on Top Layer And Pad U6-4(600mil,-575.787mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-6(600mil,-512.795mil) on Top Layer And Pad U6-5(600mil,-544.291mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.417mil < 10mil) Between Pad U6-7(600mil,-481.693mil) on Top Layer And Pad U6-6(600mil,-512.795mil) on Top Layer [Top Solder] Mask Sliver [3.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.205mil < 10mil) Between Pad U6-8(600mil,-449.803mil) on Top Layer And Pad U6-7(600mil,-481.693mil) on Top Layer [Top Solder] Mask Sliver [4.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.49mil < 10mil) Between Via (654.724mil,-455.906mil) from Top Layer to Bottom Layer And Pad U6-7(600mil,-481.693mil) on Top Layer [Top Solder] Mask Sliver [4.49mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-9(600mil,-418.307mil) on Top Layer And Pad U6-8(600mil,-449.803mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.76mil < 10mil) Between Via (654.724mil,-455.906mil) from Top Layer to Bottom Layer And Pad U6-8(600mil,-449.803mil) on Top Layer [Top Solder] Mask Sliver [0.76mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.417mil < 10mil) Between Pad U6-10(600mil,-387.205mil) on Top Layer And Pad U6-9(600mil,-418.307mil) on Top Layer [Top Solder] Mask Sliver [3.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.122mil < 10mil) Between Via (657.087mil,-409.842mil) from Top Layer to Bottom Layer And Pad U6-9(600mil,-418.307mil) on Top Layer [Top Solder] Mask Sliver [3.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.205mil < 10mil) Between Pad U6-11(600mil,-355.315mil) on Top Layer And Pad U6-10(600mil,-387.205mil) on Top Layer [Top Solder] Mask Sliver [4.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.003mil < 10mil) Between Via (657.087mil,-409.842mil) from Top Layer to Bottom Layer And Pad U6-10(600mil,-387.205mil) on Top Layer [Top Solder] Mask Sliver [5.003mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.417mil < 10mil) Between Pad U6-12(600mil,-324.213mil) on Top Layer And Pad U6-11(600mil,-355.315mil) on Top Layer [Top Solder] Mask Sliver [3.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.111mil < 10mil) Between Via (653.15mil,-377.165mil) from Top Layer to Bottom Layer And Pad U6-11(600mil,-355.315mil) on Top Layer [Top Solder] Mask Sliver [1.111mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.559mil < 10mil) Between Via (542.52mil,-340.158mil) from Top Layer to Bottom Layer And Pad U6-11(600mil,-355.315mil) on Top Layer [Top Solder] Mask Sliver [3.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U6-13(540.945mil,-282.677mil) on Top Layer And Pad U6-12(600mil,-324.213mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.437mil < 10mil) Between Via (588.583mil,-285.433mil) from Top Layer to Bottom Layer And Pad U6-12(600mil,-324.213mil) on Top Layer [Top Solder] Mask Sliver [8.437mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.626mil < 10mil) Between Via (542.52mil,-340.158mil) from Top Layer to Bottom Layer And Pad U6-12(600mil,-324.213mil) on Top Layer [Top Solder] Mask Sliver [3.626mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.224mil < 10mil) Between Via (634.252mil,-284.646mil) from Top Layer to Bottom Layer And Pad U6-12(600mil,-324.213mil) on Top Layer [Top Solder] Mask Sliver [9.224mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.89mil < 10mil) Between Pad U6-14(509.37mil,-282.677mil) on Top Layer And Pad U6-13(540.945mil,-282.677mil) on Top Layer [Top Solder] Mask Sliver [3.89mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.516mil < 10mil) Between Via (542.52mil,-340.158mil) from Top Layer to Bottom Layer And Pad U6-13(540.945mil,-282.677mil) on Top Layer [Top Solder] Mask Sliver [3.516mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-15(477.874mil,-282.677mil) on Top Layer And Pad U6-14(509.37mil,-282.677mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-16(446.378mil,-282.677mil) on Top Layer And Pad U6-15(477.874mil,-282.677mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-17(414.882mil,-282.677mil) on Top Layer And Pad U6-16(446.378mil,-282.677mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-18(383.386mil,-282.677mil) on Top Layer And Pad U6-17(414.882mil,-282.677mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-19(351.89mil,-282.677mil) on Top Layer And Pad U6-18(383.386mil,-282.677mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-20(320.394mil,-282.717mil) on Top Layer And Pad U6-19(351.89mil,-282.677mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.53mil < 10mil) Between Via (325.591mil,-229.528mil) from Top Layer to Bottom Layer And Pad U6-19(351.89mil,-282.677mil) on Top Layer [Top Solder] Mask Sliver [3.53mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-21(288.898mil,-282.716mil) on Top Layer And Pad U6-20(320.394mil,-282.717mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-22(257.401mil,-282.677mil) on Top Layer And Pad U6-21(288.898mil,-282.716mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.087mil < 10mil) Between Pad U6-23(225.63mil,-282.677mil) on Top Layer And Pad U6-22(257.401mil,-282.677mil) on Top Layer [Top Solder] Mask Sliver [4.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.425mil < 10mil) Between Pad U6-24(192.52mil,-282.677mil) on Top Layer And Pad U6-23(225.63mil,-282.677mil) on Top Layer [Top Solder] Mask Sliver [5.425mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.858mil < 10mil) Between Pad U6-25(135.354mil,-324.016mil) on Top Layer And Pad U6-24(192.52mil,-282.677mil) on Top Layer [Top Solder] Mask Sliver [5.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.85mil < 10mil) Between Pad U6-26(135.354mil,-355.551mil) on Top Layer And Pad U6-25(135.354mil,-324.016mil) on Top Layer [Top Solder] Mask Sliver [3.85mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.485mil < 10mil) Between Via (132.677mil,-288.188mil) from Top Layer to Bottom Layer And Pad U6-25(135.354mil,-324.016mil) on Top Layer [Top Solder] Mask Sliver [5.485mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.89mil < 10mil) Between Pad U6-27(135.354mil,-387.126mil) on Top Layer And Pad U6-26(135.354mil,-355.551mil) on Top Layer [Top Solder] Mask Sliver [3.89mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.693mil < 10mil) Between Pad U6-28(135.354mil,-418.504mil) on Top Layer And Pad U6-27(135.354mil,-387.126mil) on Top Layer [Top Solder] Mask Sliver [3.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-29(135.354mil,-450mil) on Top Layer And Pad U6-28(135.354mil,-418.504mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-30(135.354mil,-481.496mil) on Top Layer And Pad U6-29(135.354mil,-450mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.773mil < 10mil) Between Via (76.772mil,-473.622mil) from Top Layer to Bottom Layer And Pad U6-29(135.354mil,-450mil) on Top Layer [Top Solder] Mask Sliver [6.773mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.614mil < 10mil) Between Pad U6-31(135.433mil,-512.795mil) on Top Layer And Pad U6-30(135.354mil,-481.496mil) on Top Layer [Top Solder] Mask Sliver [3.614mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.626mil < 10mil) Between Via (190.945mil,-494.881mil) from Top Layer to Bottom Layer And Pad U6-30(135.354mil,-481.496mil) on Top Layer [Top Solder] Mask Sliver [1.626mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.618mil < 10mil) Between Via (76.772mil,-473.622mil) from Top Layer to Bottom Layer And Pad U6-30(135.354mil,-481.496mil) on Top Layer [Top Solder] Mask Sliver [4.618mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.205mil < 10mil) Between Pad U6-32(135.433mil,-544.685mil) on Top Layer And Pad U6-31(135.433mil,-512.795mil) on Top Layer [Top Solder] Mask Sliver [4.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.001mil < 10mil) Between Via (190.945mil,-494.881mil) from Top Layer to Bottom Layer And Pad U6-31(135.433mil,-512.795mil) on Top Layer [Top Solder] Mask Sliver [2.001mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.415mil < 10mil) Between Via (77.953mil,-537.795mil) from Top Layer to Bottom Layer And Pad U6-31(135.433mil,-512.795mil) on Top Layer [Top Solder] Mask Sliver [6.415mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-33(135.433mil,-576.181mil) on Top Layer And Pad U6-32(135.433mil,-544.685mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.115mil < 10mil) Between Via (81.89mil,-577.165mil) from Top Layer to Bottom Layer And Pad U6-32(135.433mil,-544.685mil) on Top Layer [Top Solder] Mask Sliver [8.115mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.516mil < 10mil) Between Via (77.953mil,-537.795mil) from Top Layer to Bottom Layer And Pad U6-32(135.433mil,-544.685mil) on Top Layer [Top Solder] Mask Sliver [3.516mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.417mil < 10mil) Between Pad U6-34(135.433mil,-607.283mil) on Top Layer And Pad U6-33(135.433mil,-576.181mil) on Top Layer [Top Solder] Mask Sliver [3.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.205mil < 10mil) Between Pad U6-35(135.433mil,-639.173mil) on Top Layer And Pad U6-34(135.433mil,-607.283mil) on Top Layer [Top Solder] Mask Sliver [4.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.378mil < 10mil) Between Via (81.89mil,-577.165mil) from Top Layer to Bottom Layer And Pad U6-34(135.433mil,-607.283mil) on Top Layer [Top Solder] Mask Sliver [6.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-36(135.433mil,-670.669mil) on Top Layer And Pad U6-35(135.433mil,-639.173mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.354mil < 10mil) Between Pad U6-37(194.095mil,-712.008mil) on Top Layer And Pad U6-36(135.433mil,-670.669mil) on Top Layer [Top Solder] Mask Sliver [7.354mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.205mil < 10mil) Between Pad U6-38(225.984mil,-712.008mil) on Top Layer And Pad U6-37(194.095mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [4.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.089mil < 10mil) Between Via (212.205mil,-657.48mil) from Top Layer to Bottom Layer And Pad U6-37(194.095mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [1.089mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.417mil < 10mil) Between Pad U6-39(257.087mil,-712.008mil) on Top Layer And Pad U6-38(225.984mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [3.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.563mil < 10mil) Between Via (212.205mil,-657.48mil) from Top Layer to Bottom Layer And Pad U6-38(225.984mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [0.563mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-40(288.583mil,-712.008mil) on Top Layer And Pad U6-39(257.087mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.171mil < 10mil) Between Via (268.503mil,-657.873mil) from Top Layer to Bottom Layer And Pad U6-39(257.087mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [0.171mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-41(320.079mil,-712.008mil) on Top Layer And Pad U6-40(288.583mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.299mil < 10mil) Between Via (268.503mil,-657.873mil) from Top Layer to Bottom Layer And Pad U6-40(288.583mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [1.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.192mil < 10mil) Between Via (316.535mil,-768.504mil) from Top Layer to Bottom Layer And Pad U6-40(288.583mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [7.192mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-42(351.575mil,-712.008mil) on Top Layer And Pad U6-41(320.079mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.532mil < 10mil) Between Via (316.535mil,-768.504mil) from Top Layer to Bottom Layer And Pad U6-41(320.079mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [2.532mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-43(383.071mil,-712.008mil) on Top Layer And Pad U6-42(351.575mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.744mil < 10mil) Between Via (353.937mil,-767.716mil) from Top Layer to Bottom Layer And Pad U6-42(351.575mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [1.744mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-44(414.567mil,-712.008mil) on Top Layer And Pad U6-43(383.071mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.305mil < 10mil) Between Via (353.937mil,-767.716mil) from Top Layer to Bottom Layer And Pad U6-43(383.071mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [7.305mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-45(446.063mil,-712.008mil) on Top Layer And Pad U6-44(414.567mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-46(477.559mil,-712.008mil) on Top Layer And Pad U6-45(446.063mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U6-47(509.055mil,-712.008mil) on Top Layer And Pad U6-46(477.559mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.205mil < 10mil) Between Pad U6-48(540.945mil,-712.008mil) on Top Layer And Pad U6-47(509.055mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [4.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.68mil < 10mil) Between Via (531.102mil,-653.937mil) from Top Layer to Bottom Layer And Pad U6-47(509.055mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [5.68mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.106mil < 10mil) Between Via (531.102mil,-653.937mil) from Top Layer to Bottom Layer And Pad U6-48(540.945mil,-712.008mil) on Top Layer [Top Solder] Mask Sliver [4.106mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.622mil < 10mil) Between Via (414.567mil,-637.008mil) from Top Layer to Bottom Layer And Pad U6-49(466.063mil,-595.669mil) on Top Layer [Top Solder] Mask Sliver [6.622mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mil < 10mil) Between Via (417.716mil,-473.621mil) from Top Layer to Bottom Layer And Pad U6-53(367.638mil,-497.244mil) on Top Layer [Top Solder] Mask Sliver [0.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.168mil < 10mil) Between Via (509.449mil,-168.898mil) from Top Layer to Bottom Layer And Pad SW1-2(551.299mil,-200.591mil) on Top Layer [Top Solder] Mask Sliver [5.168mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.059mil < 10mil) Between Via (511.024mil,-212.598mil) from Top Layer to Bottom Layer And Pad SW1-2(551.299mil,-200.591mil) on Top Layer [Top Solder] Mask Sliver [2.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.303mil < 10mil) Between Via (598.819mil,-198.425mil) from Top Layer to Bottom Layer And Pad SW1-2(551.299mil,-200.591mil) on Top Layer [Top Solder] Mask Sliver [9.303mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.026mil < 10mil) Between Via (509.449mil,-168.898mil) from Top Layer to Bottom Layer And Pad SW1-3(551.299mil,-137.598mil) on Top Layer [Top Solder] Mask Sliver [5.026mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.437mil < 10mil) Between Via (302.362mil,-816.929mil) from Top Layer to Bottom Layer And Pad C24-2(347.047mil,-817.913mil) on Top Layer [Top Solder] Mask Sliver [8.437mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad C21-1(-23.228mil,-331.102mil) on Top Layer And Pad C21-2(-61.024mil,-331.102mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.453mil < 10mil) Between Via (-61.417mil,-290.551mil) from Top Layer to Bottom Layer And Pad C21-2(-61.024mil,-331.102mil) on Top Layer [Top Solder] Mask Sliver [7.453mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad CON2-1(-44.882mil,-252.677mil) on Top Layer And Pad CON2-2(-102.953mil,-193.622mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad CON2-1(-44.882mil,-252.677mil) on Top Layer And Pad CON2-2(13.189mil,-193.622mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.203mil < 10mil) Between Via (876.772mil,-667.716mil) from Top Layer to Bottom Layer And Pad R31-1(903.15mil,-630.709mil) on Top Layer [Top Solder] Mask Sliver [5.203mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.878mil < 10mil) Between Via (859.055mil,-630.709mil) from Top Layer to Bottom Layer And Pad R31-1(903.15mil,-630.709mil) on Top Layer [Top Solder] Mask Sliver [5.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.959mil < 10mil) Between Via (1660.238mil,-633.188mil) from Top Layer to Bottom Layer And Pad T1-2(1712.598mil,-612.205mil) on Top Layer [Top Solder] Mask Sliver [6.959mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.45mil < 10mil) Between Via (1778.348mil,-396.968mil) from Top Layer to Bottom Layer And Pad L1-1(1767.716mil,-452.756mil) on Top Layer [Top Solder] Mask Sliver [6.45mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.645mil < 10mil) Between Pad U1-24(2041.339mil,-453.74mil) on Top Layer And Pad U1-1(2067.913mil,-427.165mil) on Top Layer [Top Solder] Mask Sliver [1.645mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-2(2067.913mil,-407.48mil) on Top Layer And Pad U1-1(2067.913mil,-427.165mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-1(2067.913mil,-427.165mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.048mil < 10mil) Between Via (2027.559mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-1(2067.913mil,-427.165mil) on Top Layer [Top Solder] Mask Sliver [8.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-3(2067.913mil,-387.795mil) on Top Layer And Pad U1-2(2067.913mil,-407.48mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-2(2067.913mil,-407.48mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.421mil < 10mil) Between Via (2027.559mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-2(2067.913mil,-407.48mil) on Top Layer [Top Solder] Mask Sliver [5.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-4(2067.913mil,-368.11mil) on Top Layer And Pad U1-3(2067.913mil,-387.795mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-3(2067.913mil,-387.795mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Via (2027.559mil,-377.953mil) from Top Layer to Bottom Layer And Pad U1-3(2067.913mil,-387.795mil) on Top Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-5(2067.913mil,-348.425mil) on Top Layer And Pad U1-4(2067.913mil,-368.11mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-4(2067.913mil,-368.11mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Via (2027.559mil,-377.953mil) from Top Layer to Bottom Layer And Pad U1-4(2067.913mil,-368.11mil) on Top Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-6(2067.913mil,-328.74mil) on Top Layer And Pad U1-5(2067.913mil,-348.425mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-5(2067.913mil,-348.425mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.421mil < 10mil) Between Via (2027.559mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-5(2067.913mil,-348.425mil) on Top Layer [Top Solder] Mask Sliver [5.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.645mil < 10mil) Between Pad U1-7(2041.339mil,-302.165mil) on Top Layer And Pad U1-6(2067.913mil,-328.74mil) on Top Layer [Top Solder] Mask Sliver [1.645mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-6(2067.913mil,-328.74mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.048mil < 10mil) Between Via (2027.559mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-6(2067.913mil,-328.74mil) on Top Layer [Top Solder] Mask Sliver [8.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-8(2021.654mil,-302.165mil) on Top Layer And Pad U1-7(2041.339mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-7(2041.339mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.048mil < 10mil) Between Via (2027.559mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-7(2041.339mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [8.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-9(2001.968mil,-302.165mil) on Top Layer And Pad U1-8(2021.654mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-8(2021.654mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.421mil < 10mil) Between Via (2027.559mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-8(2021.654mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [5.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-10(1982.284mil,-302.165mil) on Top Layer And Pad U1-9(2001.968mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-9(2001.968mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Via (1992.126mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-9(2001.968mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-11(1962.598mil,-302.165mil) on Top Layer And Pad U1-10(1982.284mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-10(1982.284mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Via (1992.126mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-10(1982.284mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-12(1942.913mil,-302.165mil) on Top Layer And Pad U1-11(1962.598mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-11(1962.598mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.421mil < 10mil) Between Via (1956.693mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-11(1962.598mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [5.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.645mil < 10mil) Between Pad U1-13(1916.339mil,-328.74mil) on Top Layer And Pad U1-12(1942.913mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [1.645mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-12(1942.913mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.048mil < 10mil) Between Via (1956.693mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-12(1942.913mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [8.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-14(1916.339mil,-348.425mil) on Top Layer And Pad U1-13(1916.339mil,-328.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-13(1916.339mil,-328.74mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.048mil < 10mil) Between Via (1956.693mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-13(1916.339mil,-328.74mil) on Top Layer [Top Solder] Mask Sliver [8.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-15(1916.339mil,-368.11mil) on Top Layer And Pad U1-14(1916.339mil,-348.425mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-14(1916.339mil,-348.425mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.421mil < 10mil) Between Via (1956.693mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-14(1916.339mil,-348.425mil) on Top Layer [Top Solder] Mask Sliver [5.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-16(1916.339mil,-387.795mil) on Top Layer And Pad U1-15(1916.339mil,-368.11mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-15(1916.339mil,-368.11mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Via (1956.693mil,-377.953mil) from Top Layer to Bottom Layer And Pad U1-15(1916.339mil,-368.11mil) on Top Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-17(1916.339mil,-407.48mil) on Top Layer And Pad U1-16(1916.339mil,-387.795mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-16(1916.339mil,-387.795mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Via (1956.693mil,-377.953mil) from Top Layer to Bottom Layer And Pad U1-16(1916.339mil,-387.795mil) on Top Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-18(1916.339mil,-427.165mil) on Top Layer And Pad U1-17(1916.339mil,-407.48mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-17(1916.339mil,-407.48mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.421mil < 10mil) Between Via (1956.693mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-17(1916.339mil,-407.48mil) on Top Layer [Top Solder] Mask Sliver [5.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.645mil < 10mil) Between Pad U1-19(1942.913mil,-453.74mil) on Top Layer And Pad U1-18(1916.339mil,-427.165mil) on Top Layer [Top Solder] Mask Sliver [1.645mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-18(1916.339mil,-427.165mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.048mil < 10mil) Between Via (1956.693mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-18(1916.339mil,-427.165mil) on Top Layer [Top Solder] Mask Sliver [8.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-20(1962.598mil,-453.74mil) on Top Layer And Pad U1-19(1942.913mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-19(1942.913mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.048mil < 10mil) Between Via (1956.693mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-19(1942.913mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [8.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-21(1982.284mil,-453.74mil) on Top Layer And Pad U1-20(1962.598mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-20(1962.598mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.421mil < 10mil) Between Via (1956.693mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-20(1962.598mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [5.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-22(2001.968mil,-453.74mil) on Top Layer And Pad U1-21(1982.284mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-21(1982.284mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Via (1992.126mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-21(1982.284mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-23(2021.654mil,-453.74mil) on Top Layer And Pad U1-22(2001.968mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-22(2001.968mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Via (1992.126mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-22(2001.968mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-24(2041.339mil,-453.74mil) on Top Layer And Pad U1-23(2021.654mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-23(2021.654mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.421mil < 10mil) Between Via (2027.559mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-23(2021.654mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [5.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-24(2041.339mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.048mil < 10mil) Between Via (2027.559mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-24(2041.339mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [8.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.087mil < 10mil) Between Pad U2-15(1481.299mil,-405.512mil) on Top Layer And Pad U2-1(1497.047mil,-372.047mil) on Top Layer [Top Solder] Mask Sliver [9.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-2(1497.047mil,-352.362mil) on Top Layer And Pad U2-1(1497.047mil,-372.047mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-3(1497.047mil,-332.677mil) on Top Layer And Pad U2-2(1497.047mil,-352.362mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-4(1497.047mil,-312.992mil) on Top Layer And Pad U2-3(1497.047mil,-332.677mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.087mil < 10mil) Between Pad U2-5(1481.299mil,-279.528mil) on Top Layer And Pad U2-4(1497.047mil,-312.992mil) on Top Layer [Top Solder] Mask Sliver [9.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-6(1461.614mil,-279.528mil) on Top Layer And Pad U2-5(1481.299mil,-279.528mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-7(1441.929mil,-279.528mil) on Top Layer And Pad U2-6(1461.614mil,-279.528mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U2-7(1432.087mil,-286.417mil) on Top Layer And Pad U2-6(1461.614mil,-279.528mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-8(1422.244mil,-279.528mil) on Top Layer And Pad U2-7(1441.929mil,-279.528mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-10(1428.15mil,-342.52mil) on Top Layer And Pad U2-9(1421.26mil,-322.835mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-11(1421.26mil,-362.205mil) on Top Layer And Pad U2-10(1428.15mil,-342.52mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-13(1441.929mil,-405.512mil) on Top Layer And Pad U2-12(1422.244mil,-405.512mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-14(1461.614mil,-405.512mil) on Top Layer And Pad U2-13(1441.929mil,-405.512mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-15(1481.299mil,-405.512mil) on Top Layer And Pad U2-14(1461.614mil,-405.512mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U2-13(1432.087mil,-398.622mil) on Top Layer And Pad U2-14(1461.614mil,-405.512mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.251mil < 10mil) Between Via (1485.827mil,-624.016mil) from Top Layer to Bottom Layer And Pad C7-1(1454.724mil,-574.803mil) on Top Layer [Top Solder] Mask Sliver [5.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.649mil < 10mil) Between Via (652.756mil,-312.992mil) from Top Layer to Bottom Layer And Pad U5-5(690.748mil,-329.528mil) on Top Layer [Top Solder] Mask Sliver [7.649mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.516mil < 10mil) Between Via (854.842mil,-91.457mil) from Top Layer to Bottom Layer And Pad X1-2(852.756mil,-157.874mil) on Top Layer [Top Solder] Mask Sliver [8.516mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.516mil < 10mil) Between Via (996.85mil,-179.921mil) from Top Layer to Bottom Layer And Pad X1-1(951.181mil,-157.874mil) on Top Layer [Top Solder] Mask Sliver [3.516mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.985mil < 10mil) Between Via (811.556mil,-456.044mil) from Top Layer to Bottom Layer And Pad R24-1(813.78mil,-409.842mil) on Top Layer [Top Solder] Mask Sliver [7.985mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.335mil < 10mil) Between Via (657.087mil,-409.842mil) from Top Layer to Bottom Layer And Pad R25-1(691.732mil,-407.087mil) on Top Layer [Top Solder] Mask Sliver [2.335mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.705mil < 10mil) Between Via (653.15mil,-377.165mil) from Top Layer to Bottom Layer And Pad R25-1(691.732mil,-407.087mil) on Top Layer [Top Solder] Mask Sliver [7.705mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad CON1-1(1936.024mil,-875.984mil) on Top Layer And Pad CON1-2(1961.614mil,-875.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad CON1-3(1987.205mil,-875.984mil) on Top Layer And Pad CON1-2(1961.614mil,-875.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad CON1-4(2012.795mil,-875.984mil) on Top Layer And Pad CON1-3(1987.205mil,-875.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad CON1-4(2012.795mil,-875.984mil) on Top Layer And Pad CON1-5(2038.386mil,-875.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.709mil < 10mil) Between Via (1024.016mil,-711.024mil) from Top Layer to Bottom Layer And Pad J1-1(998.425mil,-752.756mil) on Top Layer [Top Solder] Mask Sliver [9.709mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-10(1081.89mil,-332.677mil) on Top Layer And Pad U3-13(1072.047mil,-295.276mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-9(1062.205mil,-332.677mil) on Top Layer And Pad U3-13(1072.047mil,-295.276mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-8(1042.52mil,-332.677mil) on Top Layer And Pad U3-13(1072.047mil,-295.276mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-3(1081.89mil,-257.874mil) on Top Layer And Pad U3-13(1072.047mil,-295.276mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-4(1062.205mil,-257.874mil) on Top Layer And Pad U3-13(1072.047mil,-295.276mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-5(1042.52mil,-257.874mil) on Top Layer And Pad U3-13(1072.047mil,-295.276mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-12(1121.26mil,-332.677mil) on Top Layer And Pad U3-13(1072.047mil,-295.276mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-1(1121.26mil,-257.874mil) on Top Layer And Pad U3-13(1072.047mil,-295.276mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-7(1022.835mil,-332.677mil) on Top Layer And Pad U3-13(1072.047mil,-295.276mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-6(1022.835mil,-257.874mil) on Top Layer And Pad U3-13(1072.047mil,-295.276mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-11(1101.575mil,-332.677mil) on Top Layer And Pad U3-13(1072.047mil,-295.276mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-2(1101.575mil,-257.874mil) on Top Layer And Pad U3-13(1072.047mil,-295.276mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-8(1042.52mil,-332.677mil) on Top Layer And Pad U3-7(1022.835mil,-332.677mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-9(1062.205mil,-332.677mil) on Top Layer And Pad U3-8(1042.52mil,-332.677mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-10(1081.89mil,-332.677mil) on Top Layer And Pad U3-9(1062.205mil,-332.677mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-11(1101.575mil,-332.677mil) on Top Layer And Pad U3-10(1081.89mil,-332.677mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-12(1121.26mil,-332.677mil) on Top Layer And Pad U3-11(1101.575mil,-332.677mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-5(1042.52mil,-257.874mil) on Top Layer And Pad U3-6(1022.835mil,-257.874mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-4(1062.205mil,-257.874mil) on Top Layer And Pad U3-5(1042.52mil,-257.874mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-3(1081.89mil,-257.874mil) on Top Layer And Pad U3-4(1062.205mil,-257.874mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-2(1101.575mil,-257.874mil) on Top Layer And Pad U3-3(1081.89mil,-257.874mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-1(1121.26mil,-257.874mil) on Top Layer And Pad U3-2(1101.575mil,-257.874mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.154mil < 10mil) Between Via (996.85mil,-179.921mil) from Top Layer to Bottom Layer And Pad L3-2(1038.583mil,-177.165mil) on Top Layer [Top Solder] Mask Sliver [1.154mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T2-2(1147.047mil,-827.559mil) on Top Layer And Pad T2-1(1147.047mil,-790.158mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T2-3(1147.047mil,-864.961mil) on Top Layer And Pad T2-2(1147.047mil,-827.559mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T2-5(1255.315mil,-827.559mil) on Top Layer And Pad T2-4(1255.315mil,-864.961mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T2-6(1255.315mil,-790.158mil) on Top Layer And Pad T2-5(1255.315mil,-827.559mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.944mil < 10mil) Between Via (1305.907mil,-869.409mil) from Top Layer to Bottom Layer And Pad F1-1(1362.205mil,-811.024mil) on Top Layer [Top Solder] Mask Sliver [7.944mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.122mil < 10mil) Between Via (325.591mil,-229.528mil) from Top Layer to Bottom Layer And Pad R29-1(323.622mil,-194.094mil) on Top Layer [Top Solder] Mask Sliver [3.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.547mil < 10mil) Between Via (315.354mil,-101.181mil) from Top Layer to Bottom Layer And Pad R29-2(323.622mil,-135.039mil) on Top Layer [Top Solder] Mask Sliver [1.547mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.239mil < 10mil) Between Via (1044.092mil,-553.936mil) from Top Layer to Bottom Layer And Pad R28-2(1043.307mil,-507.48mil) on Top Layer [Top Solder] Mask Sliver [8.239mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.303mil < 10mil) Between Via (246.062mil,-230.708mil) from Top Layer to Bottom Layer And Pad R32-2(255.905mil,-194.095mil) on Top Layer [Top Solder] Mask Sliver [4.303mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.484mil < 10mil) Between Via (101.575mil,-231.496mil) from Top Layer to Bottom Layer And Pad R27-2(120.472mil,-193.701mil) on Top Layer [Top Solder] Mask Sliver [5.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.878mil < 10mil) Between Via (722.441mil,-687.795mil) from Top Layer to Bottom Layer And Pad R22-2(737.008mil,-643.701mil) on Top Layer [Top Solder] Mask Sliver [5.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.815mil < 10mil) Between Via (302.362mil,-816.929mil) from Top Layer to Bottom Layer And Pad R23-2(254.331mil,-816.142mil) on Top Layer [Top Solder] Mask Sliver [9.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T6-5(773.819mil,-774.803mil) on Top Layer And Pad T6-6(773.819mil,-737.402mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T6-4(773.819mil,-812.205mil) on Top Layer And Pad T6-5(773.819mil,-774.803mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T6-2(665.551mil,-774.803mil) on Top Layer And Pad T6-3(665.551mil,-812.205mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T6-1(665.551mil,-737.402mil) on Top Layer And Pad T6-2(665.551mil,-774.803mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Via (400.394mil,-948.149mil) from Top Layer to Bottom Layer And Pad P2-1(457.48mil,-964.567mil) on Multi-Layer [Top Solder] Mask Sliver [9.716mil] / [Bottom Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.928mil < 10mil) Between Via (1581.497mil,-948.149mil) from Top Layer to Bottom Layer And Pad P3-1(1637.795mil,-960.63mil) on Multi-Layer [Top Solder] Mask Sliver [8.928mil] / [Bottom Solder] Mask Sliver [8.928mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.628mil < 10mil) Between Via (2132.679mil,-948.149mil) from Top Layer to Bottom Layer And Pad CON1-9(2100.394mil,-980.295mil) on Multi-Layer [Top Solder] Mask Sliver [0.628mil] / [Bottom Solder] Mask Sliver [0.628mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.156mil < 10mil) Between Via (1857.088mil,-1026.889mil) from Top Layer to Bottom Layer And Pad CON1-8(1874.016mil,-980.295mil) on Multi-Layer [Top Solder] Mask Sliver [1.156mil] / [Bottom Solder] Mask Sliver [1.156mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.639mil < 10mil) Between Via (951.576mil,-948.149mil) from Top Layer to Bottom Layer And Pad P5-5(903.15mil,-960.63mil) on Multi-Layer [Top Solder] Mask Sliver [2.639mil] / [Bottom Solder] Mask Sliver [2.639mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.692mil < 10mil) Between Via (951.576mil,-948.149mil) from Top Layer to Bottom Layer And Pad P5-4(1003.15mil,-960.63mil) on Multi-Layer [Top Solder] Mask Sliver [5.692mil] / [Bottom Solder] Mask Sliver [5.692mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.897mil < 10mil) Between Via (124.804mil,75.474mil) from Top Layer to Bottom Layer And Pad Free-0(0mil,0mil) on Multi-Layer [Top Solder] Mask Sliver [9.897mil] / [Bottom Solder] Mask Sliver [9.897mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.389mil < 10mil) Between Via (2172.049mil,-82.007mil) from Top Layer to Bottom Layer And Pad Free-0(2283.465mil,0mil) on Multi-Layer [Top Solder] Mask Sliver [2.389mil] / [Bottom Solder] Mask Sliver [2.389mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.184mil < 10mil) Between Via (2368.899mil,-790.669mil) from Top Layer to Bottom Layer And Pad Free-0(2283.465mil,-905.512mil) on Multi-Layer [Top Solder] Mask Sliver [7.184mil] / [Bottom Solder] Mask Sliver [7.184mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.692mil < 10mil) Between Via (315.354mil,-101.181mil) from Top Layer to Bottom Layer And Pad P6-3(292.205mil,-48.307mil) on Multi-Layer [Top Solder] Mask Sliver [7.692mil] / [Bottom Solder] Mask Sliver [7.692mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.196mil < 10mil) Between Via (400.394mil,-3.267mil) from Top Layer to Bottom Layer And Pad P6-6(392.205mil,51.693mil) on Multi-Layer [Top Solder] Mask Sliver [8.196mil] / [Bottom Solder] Mask Sliver [8.196mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.272mil < 10mil) Between Via (715.355mil,-3.267mil) from Top Layer to Bottom Layer And Pad P6-11(692.205mil,-48.307mil) on Multi-Layer [Top Solder] Mask Sliver [3.272mil] / [Bottom Solder] Mask Sliver [3.272mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.05mil < 10mil) Between Via (854.842mil,-91.457mil) from Top Layer to Bottom Layer And Pad P6-15(892.205mil,-48.307mil) on Multi-Layer [Top Solder] Mask Sliver [7.05mil] / [Bottom Solder] Mask Sliver [7.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.659mil < 10mil) Between Via (872.836mil,-3.267mil) from Top Layer to Bottom Layer And Pad P6-15(892.205mil,-48.307mil) on Multi-Layer [Top Solder] Mask Sliver [1.659mil] / [Bottom Solder] Mask Sliver [1.659mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.772mil < 10mil) Between Via (1424.017mil,-3.267mil) from Top Layer to Bottom Layer And Pad P6-25(1392.205mil,-48.307mil) on Multi-Layer [Top Solder] Mask Sliver [7.772mil] / [Bottom Solder] Mask Sliver [7.772mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.594mil < 10mil) Between Via (1502.757mil,-3.267mil) from Top Layer to Bottom Layer And Pad P6-28(1492.205mil,51.693mil) on Multi-Layer [Top Solder] Mask Sliver [8.594mil] / [Bottom Solder] Mask Sliver [8.594mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.623mil < 10mil) Between Via (1581.497mil,-3.267mil) from Top Layer to Bottom Layer And Pad P6-30(1592.205mil,51.693mil) on Multi-Layer [Top Solder] Mask Sliver [8.623mil] / [Bottom Solder] Mask Sliver [8.623mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.862mil < 10mil) Between Via (1660.238mil,-3.267mil) from Top Layer to Bottom Layer And Pad P6-31(1692.205mil,-48.307mil) on Multi-Layer [Top Solder] Mask Sliver [7.862mil] / [Bottom Solder] Mask Sliver [7.862mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.819mil < 10mil) Between Via (1842.126mil,74.409mil) from Top Layer to Bottom Layer And Pad P6-34(1792.205mil,51.693mil) on Multi-Layer [Top Solder] Mask Sliver [4.819mil] / [Bottom Solder] Mask Sliver [4.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.972mil < 10mil) Between Via (1842.52mil,35.039mil) from Top Layer to Bottom Layer And Pad P6-34(1792.205mil,51.693mil) on Multi-Layer [Top Solder] Mask Sliver [2.972mil] / [Bottom Solder] Mask Sliver [2.972mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.754mil < 10mil) Between Via (1935.828mil,-82.007mil) from Top Layer to Bottom Layer And Pad P6-35(1892.205mil,-48.307mil) on Multi-Layer [Top Solder] Mask Sliver [7.754mil] / [Bottom Solder] Mask Sliver [7.754mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.314mil < 10mil) Between Via (1935.828mil,75.474mil) from Top Layer to Bottom Layer And Pad P6-36(1892.205mil,51.693mil) on Multi-Layer [Top Solder] Mask Sliver [2.314mil] / [Bottom Solder] Mask Sliver [2.314mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.963mil < 10mil) Between Via (1842.126mil,74.409mil) from Top Layer to Bottom Layer And Pad P6-36(1892.205mil,51.693mil) on Multi-Layer [Top Solder] Mask Sliver [4.963mil] / [Bottom Solder] Mask Sliver [4.963mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.374mil < 10mil) Between Via (1842.52mil,35.039mil) from Top Layer to Bottom Layer And Pad P6-36(1892.205mil,51.693mil) on Multi-Layer [Top Solder] Mask Sliver [2.374mil] / [Bottom Solder] Mask Sliver [2.374mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.774mil < 10mil) Between Via (1975.198mil,-3.267mil) from Top Layer to Bottom Layer And Pad P6-37(1992.205mil,-48.307mil) on Multi-Layer [Top Solder] Mask Sliver [0.774mil] / [Bottom Solder] Mask Sliver [0.774mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.485mil < 10mil) Between Via (652.756mil,-312.992mil) from Top Layer to Bottom Layer And Pad T5-1(698.425mil,-312.795mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.485mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.862mil < 10mil) Between Via (57.48mil,-434.646mil) from Top Layer to Bottom Layer And Pad U4-1(63.386mil,-382.756mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.862mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.426mil < 10mil) Between Via (229.921mil,-433.858mil) from Top Layer to Bottom Layer And Pad U4-4(205.118mil,-382.756mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.426mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.683mil < 10mil) Between Via (229.921mil,-433.858mil) from Top Layer to Bottom Layer And Pad U4-5(252.362mil,-382.756mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.683mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.005mil < 10mil) Between Via (268.503mil,-657.873mil) from Top Layer to Bottom Layer And Pad U4-10(317.323mil,-620.945mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.005mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.501mil < 10mil) Between Via (268.503mil,-657.873mil) from Top Layer to Bottom Layer And Pad U4-12(252.362mil,-717.402mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.501mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.894mil < 10mil) Between Via (212.205mil,-657.48mil) from Top Layer to Bottom Layer And Pad U4-13(205.118mil,-717.402mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.894mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.28mil < 10mil) Between Via (135.039mil,-766.929mil) from Top Layer to Bottom Layer And Pad U4-14(157.874mil,-717.402mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.28mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.819mil < 10mil) Between Via (135.039mil,-766.929mil) from Top Layer to Bottom Layer And Pad U4-15(110.63mil,-717.402mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad CON4-2(13.976mil,-193.622mil) on Bottom Layer And Pad CON4-1(-44.094mil,-252.677mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad CON4-2(-102.165mil,-193.622mil) on Bottom Layer And Pad CON4-1(-44.094mil,-252.677mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.298mil < 10mil) Between Via (190.945mil,-494.881mil) from Top Layer to Bottom Layer And Via (227.165mil,-497.244mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.298mil] / [Bottom Solder] Mask Sliver [3.298mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.104mil < 10mil) Between Via (199.606mil,-526.378mil) from Top Layer to Bottom Layer And Via (227.165mil,-497.244mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.104mil] / [Bottom Solder] Mask Sliver [7.104mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.367mil < 10mil) Between Via (201.574mil,-462.598mil) from Top Layer to Bottom Layer And Via (229.921mil,-433.858mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.367mil] / [Bottom Solder] Mask Sliver [7.367mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.988mil < 10mil) Between Via (190.945mil,-494.881mil) from Top Layer to Bottom Layer And Via (201.574mil,-462.598mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.988mil] / [Bottom Solder] Mask Sliver [0.988mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.315mil < 10mil) Between Via (509.449mil,-168.898mil) from Top Layer to Bottom Layer And Via (479.528mil,-198.819mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.315mil] / [Bottom Solder] Mask Sliver [9.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.378mil < 10mil) Between Via (511.024mil,-212.598mil) from Top Layer to Bottom Layer And Via (479.528mil,-198.819mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.378mil] / [Bottom Solder] Mask Sliver [1.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.851mil < 10mil) Between Via (652.756mil,-312.992mil) from Top Layer to Bottom Layer And Via (634.252mil,-284.646mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.851mil] / [Bottom Solder] Mask Sliver [0.851mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.03mil < 10mil) Between Via (876.772mil,-667.716mil) from Top Layer to Bottom Layer And Via (859.055mil,-630.709mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.03mil] / [Bottom Solder] Mask Sliver [8.03mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.41mil < 10mil) Between Via (353.937mil,-767.716mil) from Top Layer to Bottom Layer And Via (316.535mil,-768.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.41mil] / [Bottom Solder] Mask Sliver [4.41mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.372mil < 10mil) Between Via (1842.126mil,74.409mil) from Top Layer to Bottom Layer And Via (1842.52mil,35.039mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.372mil] / [Bottom Solder] Mask Sliver [6.372mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (2027.559mil,-377.953mil) from Top Layer to Bottom Layer And Via (2027.559mil,-342.52mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (1992.126mil,-342.52mil) from Top Layer to Bottom Layer And Via (2027.559mil,-342.52mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (2027.559mil,-413.386mil) from Top Layer to Bottom Layer And Via (2027.559mil,-377.953mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (1992.126mil,-377.953mil) from Top Layer to Bottom Layer And Via (2027.559mil,-377.953mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (1956.693mil,-377.953mil) from Top Layer to Bottom Layer And Via (1992.126mil,-377.953mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (1992.126mil,-413.386mil) from Top Layer to Bottom Layer And Via (1992.126mil,-377.953mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (1992.126mil,-342.52mil) from Top Layer to Bottom Layer And Via (1992.126mil,-377.953mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (1956.693mil,-413.386mil) from Top Layer to Bottom Layer And Via (1992.126mil,-413.386mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (2027.559mil,-413.386mil) from Top Layer to Bottom Layer And Via (1992.126mil,-413.386mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (1956.693mil,-413.386mil) from Top Layer to Bottom Layer And Via (1956.693mil,-377.953mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (1956.693mil,-342.52mil) from Top Layer to Bottom Layer And Via (1956.693mil,-377.953mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (1992.126mil,-342.52mil) from Top Layer to Bottom Layer And Via (1956.693mil,-342.52mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Via (77.953mil,-537.795mil) from Top Layer to Bottom Layer And Via (81.89mil,-577.165mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.567mil] / [Bottom Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.464mil < 10mil) Between Via (87.795mil,-264.173mil) from Top Layer to Bottom Layer And Via (101.575mil,-231.496mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.464mil] / [Bottom Solder] Mask Sliver [2.464mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.974mil < 10mil) Between Via (132.284mil,-257.087mil) from Top Layer to Bottom Layer And Via (101.575mil,-231.496mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.974mil] / [Bottom Solder] Mask Sliver [6.974mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.601mil < 10mil) Between Via (598.819mil,-198.425mil) from Top Layer to Bottom Layer And Via (605.118mil,-233.465mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.601mil] / [Bottom Solder] Mask Sliver [2.601mil]
Rule Violations :295

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (640.157mil,-713.189mil) on Top Overlay And Pad T6-1(665.551mil,-737.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.352mil < 10mil) Between Arc (1712.598mil,-496.063mil) on Top Overlay And Pad L1-1(1767.716mil,-452.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.353mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (2039.37mil,-713.583mil) on Top Overlay And Pad D5-1(2053.15mil,-744.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (1539.37mil,-550.197mil) on Top Overlay And Pad D6-1(1549.213mil,-570.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.213mil < 10mil) Between Arc (1325.591mil,-512.992mil) on Top Overlay And Pad D1-1(1266.535mil,-544.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.152mil < 10mil) Between Arc (795.669mil,-383.661mil) on Bottom Overlay And Pad T3-1(795.669mil,-383.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.152mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.152mil < 10mil) Between Arc (760.63mil,-322.638mil) on Bottom Overlay And Pad T4-1(760.63mil,-322.638mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.152mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.152mil < 10mil) Between Arc (698.425mil,-312.795mil) on Bottom Overlay And Pad T5-1(698.425mil,-312.795mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.152mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.152mil < 10mil) Between Arc (742.126mil,-259.252mil) on Bottom Overlay And Pad T7-1(742.126mil,-259.252mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.152mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.152mil < 10mil) Between Arc (678.346mil,-249.409mil) on Bottom Overlay And Pad T8-1(678.346mil,-249.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.152mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (652.224mil,-604.154mil)(652.224mil,-489.154mil) on Top Overlay And Pad C19-2(679.724mil,-517.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (652.224mil,-489.154mil)(707.224mil,-489.154mil) on Top Overlay And Pad C19-2(679.724mil,-517.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (707.224mil,-604.154mil)(707.224mil,-489.154mil) on Top Overlay And Pad C19-2(679.724mil,-517.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (652.224mil,-604.154mil)(652.224mil,-489.154mil) on Top Overlay And Pad C19-1(679.724mil,-576.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (652.224mil,-604.154mil)(707.224mil,-604.154mil) on Top Overlay And Pad C19-1(679.724mil,-576.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (707.224mil,-604.154mil)(707.224mil,-489.154mil) on Top Overlay And Pad C19-1(679.724mil,-576.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (719.744mil,-488.563mil)(774.744mil,-488.563mil) on Top Overlay And Pad C18-2(747.244mil,-516.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (719.744mil,-603.563mil)(719.744mil,-488.563mil) on Top Overlay And Pad C18-2(747.244mil,-516.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (774.744mil,-603.563mil)(774.744mil,-488.563mil) on Top Overlay And Pad C18-2(747.244mil,-516.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (719.744mil,-603.563mil)(774.744mil,-603.563mil) on Top Overlay And Pad C18-1(747.244mil,-575.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (719.744mil,-603.563mil)(719.744mil,-488.563mil) on Top Overlay And Pad C18-1(747.244mil,-575.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (774.744mil,-603.563mil)(774.744mil,-488.563mil) on Top Overlay And Pad C18-1(747.244mil,-575.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (842.067mil,-603.957mil)(842.067mil,-488.957mil) on Top Overlay And Pad C17-2(814.567mil,-516.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (787.067mil,-488.957mil)(842.067mil,-488.957mil) on Top Overlay And Pad C17-2(814.567mil,-516.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (787.067mil,-603.957mil)(787.067mil,-488.957mil) on Top Overlay And Pad C17-2(814.567mil,-516.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (842.067mil,-603.957mil)(842.067mil,-488.957mil) on Top Overlay And Pad C17-1(814.567mil,-575.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (787.067mil,-603.957mil)(842.067mil,-603.957mil) on Top Overlay And Pad C17-1(814.567mil,-575.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (787.067mil,-603.957mil)(787.067mil,-488.957mil) on Top Overlay And Pad C17-1(814.567mil,-575.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2.559mil,-350.984mil)(43.898mil,-350.984mil) on Top Overlay And Pad C22-2(23.228mil,-331.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Track (43.898mil,-350.984mil)(43.898mil,-274.213mil) on Top Overlay And Pad C22-2(23.228mil,-331.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Track (2.559mil,-350.984mil)(2.559mil,-274.213mil) on Top Overlay And Pad C22-2(23.228mil,-331.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2.559mil,-274.213mil)(43.898mil,-274.213mil) on Top Overlay And Pad C22-1(23.228mil,-293.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Track (43.898mil,-350.984mil)(43.898mil,-274.213mil) on Top Overlay And Pad C22-1(23.228mil,-293.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Track (2.559mil,-350.984mil)(2.559mil,-274.213mil) on Top Overlay And Pad C22-1(23.228mil,-293.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Track (-129.724mil,-351.378mil)(-129.724mil,-274.606mil) on Top Overlay And Pad C23-2(-109.055mil,-331.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Track (-88.386mil,-351.378mil)(-88.386mil,-274.606mil) on Top Overlay And Pad C23-2(-109.055mil,-331.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (-129.724mil,-351.378mil)(-88.386mil,-351.378mil) on Top Overlay And Pad C23-2(-109.055mil,-331.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Track (-129.724mil,-351.378mil)(-129.724mil,-274.606mil) on Top Overlay And Pad C23-1(-109.055mil,-294.094mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Track (-88.386mil,-351.378mil)(-88.386mil,-274.606mil) on Top Overlay And Pad C23-1(-109.055mil,-294.094mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (-129.724mil,-274.606mil)(-88.386mil,-274.606mil) on Top Overlay And Pad C23-1(-109.055mil,-294.094mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (616.535mil,-725.787mil)(616.535mil,-688.779mil) on Top Overlay And Pad U6-1(600mil,-670.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R22" (612.992mil,-624.016mil) on Top Overlay And Pad U6-1(600mil,-670.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R22" (612.992mil,-624.016mil) on Top Overlay And Pad U6-2(600mil,-639.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.694mil < 10mil) Between Text "R22" (612.992mil,-624.016mil) on Top Overlay And Pad U6-3(600mil,-607.283mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.694mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (616.142mil,-306.102mil)(616.142mil,-266.339mil) on Top Overlay And Pad U6-12(600mil,-324.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (559.449mil,-264.764mil)(614.567mil,-264.764mil) on Top Overlay And Pad U6-13(540.945mil,-282.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.543mil < 10mil) Between Track (122.047mil,-265.551mil)(175.197mil,-265.551mil) on Top Overlay And Pad U6-24(192.52mil,-282.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.543mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.528mil < 10mil) Between Track (121.26mil,-305.709mil)(121.26mil,-266.339mil) on Top Overlay And Pad U6-25(135.354mil,-324.016mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (120.866mil,-724.606mil)(120.866mil,-688.779mil) on Top Overlay And Pad U6-36(135.433mil,-670.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (122.047mil,-725.787mil)(175.984mil,-725.787mil) on Top Overlay And Pad U6-37(194.095mil,-712.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C24" (321.598mil,-760.394mil) on Top Overlay And Pad U6-41(320.079mil,-712.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C24" (321.598mil,-760.394mil) on Top Overlay And Pad U6-42(351.575mil,-712.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C24" (321.598mil,-760.394mil) on Top Overlay And Pad U6-43(383.071mil,-712.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C16" (395.779mil,-760.811mil) on Top Overlay And Pad U6-43(383.071mil,-712.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.564mil < 10mil) Between Text "C24" (321.598mil,-760.394mil) on Top Overlay And Pad U6-44(414.567mil,-712.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C16" (395.779mil,-760.811mil) on Top Overlay And Pad U6-44(414.567mil,-712.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.513mil < 10mil) Between Text "R21" (516.535mil,-751.181mil) on Top Overlay And Pad U6-45(446.063mil,-712.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C16" (395.779mil,-760.811mil) on Top Overlay And Pad U6-45(446.063mil,-712.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.513mil < 10mil) Between Text "R21" (516.535mil,-751.181mil) on Top Overlay And Pad U6-46(477.559mil,-712.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.03mil < 10mil) Between Text "C16" (395.779mil,-760.811mil) on Top Overlay And Pad U6-46(477.559mil,-712.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.513mil < 10mil) Between Text "R21" (516.535mil,-751.181mil) on Top Overlay And Pad U6-47(509.055mil,-712.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (559.449mil,-726.181mil)(616.142mil,-726.181mil) on Top Overlay And Pad U6-48(540.945mil,-712.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.008mil < 10mil) Between Track (361.221mil,-232.874mil)(361.221mil,-106.89mil) on Top Overlay And Pad SW1-1(389.882mil,-200.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.661mil < 10mil) Between Track (361.221mil,-232.874mil)(581.693mil,-232.874mil) on Top Overlay And Pad SW1-1(389.882mil,-200.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.74mil < 10mil) Between Track (581.693mil,-232.874mil)(581.693mil,-106.89mil) on Top Overlay And Pad SW1-2(551.299mil,-200.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.661mil < 10mil) Between Track (361.221mil,-232.874mil)(581.693mil,-232.874mil) on Top Overlay And Pad SW1-2(551.299mil,-200.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.74mil < 10mil) Between Track (581.693mil,-232.874mil)(581.693mil,-106.89mil) on Top Overlay And Pad SW1-3(551.299mil,-137.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Track (361.221mil,-106.89mil)(581.693mil,-106.89mil) on Top Overlay And Pad SW1-3(551.299mil,-137.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.008mil < 10mil) Between Track (361.221mil,-232.874mil)(361.221mil,-106.89mil) on Top Overlay And Pad SW1-4(389.882mil,-137.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Track (361.221mil,-106.89mil)(581.693mil,-106.89mil) on Top Overlay And Pad SW1-4(389.882mil,-137.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (319.547mil,-789.941mil)(374.547mil,-789.941mil) on Top Overlay And Pad C24-2(347.047mil,-817.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (319.547mil,-904.941mil)(319.547mil,-789.941mil) on Top Overlay And Pad C24-2(347.047mil,-817.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (374.547mil,-904.941mil)(374.547mil,-789.941mil) on Top Overlay And Pad C24-2(347.047mil,-817.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R23" (311.417mil,-820.079mil) on Top Overlay And Pad C24-2(347.047mil,-817.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (319.547mil,-904.941mil)(374.547mil,-904.941mil) on Top Overlay And Pad C24-1(347.047mil,-876.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (319.547mil,-904.941mil)(319.547mil,-789.941mil) on Top Overlay And Pad C24-1(347.047mil,-876.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (374.547mil,-904.941mil)(374.547mil,-789.941mil) on Top Overlay And Pad C24-1(347.047mil,-876.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (-80.512mil,-351.772mil)(-80.512mil,-310.433mil) on Top Overlay And Pad C21-2(-61.024mil,-331.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Track (-80.512mil,-351.772mil)(-3.74mil,-351.772mil) on Top Overlay And Pad C21-2(-61.024mil,-331.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Track (-80.512mil,-310.433mil)(-3.74mil,-310.433mil) on Top Overlay And Pad C21-2(-61.024mil,-331.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (-3.74mil,-351.772mil)(-3.74mil,-310.433mil) on Top Overlay And Pad C21-1(-23.228mil,-331.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Track (-80.512mil,-351.772mil)(-3.74mil,-351.772mil) on Top Overlay And Pad C21-1(-23.228mil,-331.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Track (-80.512mil,-310.433mil)(-3.74mil,-310.433mil) on Top Overlay And Pad C21-1(-23.228mil,-331.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (394.154mil,-790.532mil)(449.154mil,-790.532mil) on Top Overlay And Pad C16-2(421.654mil,-818.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (394.154mil,-905.532mil)(394.154mil,-790.532mil) on Top Overlay And Pad C16-2(421.654mil,-818.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (449.154mil,-905.532mil)(449.154mil,-790.532mil) on Top Overlay And Pad C16-2(421.654mil,-818.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (394.154mil,-905.532mil)(449.154mil,-905.532mil) on Top Overlay And Pad C16-1(421.654mil,-877.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (394.154mil,-905.532mil)(394.154mil,-790.532mil) on Top Overlay And Pad C16-1(421.654mil,-877.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (449.154mil,-905.532mil)(449.154mil,-790.532mil) on Top Overlay And Pad C16-1(421.654mil,-877.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (-111.811mil,-256.614mil)(-111.811mil,-244.803mil) on Top Overlay And Pad CON2-2(-102.953mil,-193.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (-111.811mil,-142.441mil)(-111.811mil,-134.567mil) on Top Overlay And Pad CON2-2(-102.953mil,-193.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.75mil < 10mil) Between Text "CON2" (-155.118mil,-152.362mil) on Top Overlay And Pad CON2-2(-102.953mil,-193.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C23" (-125.78mil,-246.252mil) on Top Overlay And Pad CON2-2(-102.953mil,-193.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (22.047mil,-244.803mil)(22.047mil,-256.614mil) on Top Overlay And Pad CON2-2(13.189mil,-193.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (22.047mil,-142.441mil)(22.047mil,-134.567mil) on Top Overlay And Pad CON2-2(13.189mil,-193.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C22" (6.22mil,-246.252mil) on Top Overlay And Pad CON2-2(13.189mil,-193.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (-111.811mil,-256.614mil)(-72.441mil,-256.614mil) on Top Overlay And Pad CON2-1(-44.882mil,-252.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (-17.323mil,-256.614mil)(22.047mil,-256.614mil) on Top Overlay And Pad CON2-1(-44.882mil,-252.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C21" (-76.78mil,-282.252mil) on Top Overlay And Pad CON2-1(-44.882mil,-252.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C23" (-125.78mil,-246.252mil) on Top Overlay And Pad CON2-1(-44.882mil,-252.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (873.15mil,-656.181mil)(933.15mil,-656.181mil) on Top Overlay And Pad R31-1(903.15mil,-630.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (873.15mil,-656.181mil)(873.15mil,-546.181mil) on Top Overlay And Pad R31-1(903.15mil,-630.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (933.15mil,-656.181mil)(933.15mil,-546.181mil) on Top Overlay And Pad R31-1(903.15mil,-630.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (873.15mil,-546.181mil)(933.15mil,-546.181mil) on Top Overlay And Pad R31-2(903.15mil,-571.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (873.15mil,-656.181mil)(873.15mil,-546.181mil) on Top Overlay And Pad R31-2(903.15mil,-571.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (933.15mil,-656.181mil)(933.15mil,-546.181mil) on Top Overlay And Pad R31-2(903.15mil,-571.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (528.268mil,-900.669mil)(528.268mil,-790.669mil) on Top Overlay And Pad R30-1(558.268mil,-816.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (588.268mil,-900.669mil)(588.268mil,-790.669mil) on Top Overlay And Pad R30-1(558.268mil,-816.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (528.268mil,-790.669mil)(588.268mil,-790.669mil) on Top Overlay And Pad R30-1(558.268mil,-816.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (528.268mil,-900.669mil)(528.268mil,-790.669mil) on Top Overlay And Pad R30-2(558.268mil,-875.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (588.268mil,-900.669mil)(588.268mil,-790.669mil) on Top Overlay And Pad R30-2(558.268mil,-875.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (528.268mil,-900.669mil)(588.268mil,-900.669mil) on Top Overlay And Pad R30-2(558.268mil,-875.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2128.425mil,-243.976mil)(2128.425mil,-133.976mil) on Top Overlay And Pad R14-1(2098.425mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (2068.425mil,-243.976mil)(2128.425mil,-243.976mil) on Top Overlay And Pad R14-1(2098.425mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2068.425mil,-243.976mil)(2068.425mil,-133.976mil) on Top Overlay And Pad R14-1(2098.425mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2128.425mil,-243.976mil)(2128.425mil,-133.976mil) on Top Overlay And Pad R14-2(2098.425mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (2068.425mil,-133.976mil)(2128.425mil,-133.976mil) on Top Overlay And Pad R14-2(2098.425mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2068.425mil,-243.976mil)(2068.425mil,-133.976mil) on Top Overlay And Pad R14-2(2098.425mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (2001.496mil,-133.976mil)(2061.496mil,-133.976mil) on Top Overlay And Pad R7-1(2031.496mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2061.496mil,-243.976mil)(2061.496mil,-133.976mil) on Top Overlay And Pad R7-1(2031.496mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2001.496mil,-243.976mil)(2001.496mil,-133.976mil) on Top Overlay And Pad R7-1(2031.496mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (2001.496mil,-243.976mil)(2061.496mil,-243.976mil) on Top Overlay And Pad R7-2(2031.496mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2061.496mil,-243.976mil)(2061.496mil,-133.976mil) on Top Overlay And Pad R7-2(2031.496mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2001.496mil,-243.976mil)(2001.496mil,-133.976mil) on Top Overlay And Pad R7-2(2031.496mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1934.567mil,-243.976mil)(1934.567mil,-133.976mil) on Top Overlay And Pad R3-1(1964.567mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1994.567mil,-243.976mil)(1994.567mil,-133.976mil) on Top Overlay And Pad R3-1(1964.567mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1934.567mil,-243.976mil)(1994.567mil,-243.976mil) on Top Overlay And Pad R3-1(1964.567mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1934.567mil,-243.976mil)(1934.567mil,-133.976mil) on Top Overlay And Pad R3-2(1964.567mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1994.567mil,-243.976mil)(1994.567mil,-133.976mil) on Top Overlay And Pad R3-2(1964.567mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1934.567mil,-133.976mil)(1994.567mil,-133.976mil) on Top Overlay And Pad R3-2(1964.567mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1867.638mil,-243.976mil)(1867.638mil,-133.976mil) on Top Overlay And Pad R13-1(1897.638mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1927.638mil,-243.976mil)(1927.638mil,-133.976mil) on Top Overlay And Pad R13-1(1897.638mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1867.638mil,-243.976mil)(1927.638mil,-243.976mil) on Top Overlay And Pad R13-1(1897.638mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1867.638mil,-243.976mil)(1867.638mil,-133.976mil) on Top Overlay And Pad R13-2(1897.638mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1927.638mil,-243.976mil)(1927.638mil,-133.976mil) on Top Overlay And Pad R13-2(1897.638mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1867.638mil,-133.976mil)(1927.638mil,-133.976mil) on Top Overlay And Pad R13-2(1897.638mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.655mil < 10mil) Between Text "T1" (1799.213mil,-631.89mil) on Top Overlay And Pad T1-3(1799.213mil,-574.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.655mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "D3" (1688.976mil,-653.543mil) on Top Overlay And Pad T1-2(1712.598mil,-612.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.465mil < 10mil) Between Track (1742.126mil,-635.827mil)(1785.433mil,-635.827mil) on Top Overlay And Pad T1-2(1712.598mil,-612.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.465mil < 10mil) Between Track (1742.126mil,-513.779mil)(1785.433mil,-513.779mil) on Top Overlay And Pad T1-1(1712.598mil,-537.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C4" (1675.197mil,-299.213mil) on Top Overlay And Pad L1-2(1767.716mil,-318.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.624mil < 10mil) Between Text "L1" (1801.181mil,-523.622mil) on Top Overlay And Pad L1-1(1767.716mil,-452.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1559.173mil,-533.937mil)(1559.173mil,-473.937mil) on Top Overlay And Pad R15-1(1584.646mil,-503.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-533.937mil)(1669.173mil,-533.937mil) on Top Overlay And Pad R15-1(1584.646mil,-503.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-473.937mil)(1669.173mil,-473.937mil) on Top Overlay And Pad R15-1(1584.646mil,-503.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-533.937mil)(1669.173mil,-533.937mil) on Top Overlay And Pad R15-2(1643.701mil,-503.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-473.937mil)(1669.173mil,-473.937mil) on Top Overlay And Pad R15-2(1643.701mil,-503.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1669.173mil,-533.937mil)(1669.173mil,-473.937mil) on Top Overlay And Pad R15-2(1643.701mil,-503.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2131.417mil,-243.976mil)(2131.417mil,-133.976mil) on Top Overlay And Pad R6-1(2161.417mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2191.417mil,-243.976mil)(2191.417mil,-133.976mil) on Top Overlay And Pad R6-1(2161.417mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (2131.417mil,-243.976mil)(2191.417mil,-243.976mil) on Top Overlay And Pad R6-1(2161.417mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2131.417mil,-243.976mil)(2131.417mil,-133.976mil) on Top Overlay And Pad R6-2(2161.417mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2191.417mil,-243.976mil)(2191.417mil,-133.976mil) on Top Overlay And Pad R6-2(2161.417mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (2131.417mil,-133.976mil)(2191.417mil,-133.976mil) on Top Overlay And Pad R6-2(2161.417mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.375mil < 10mil) Between Text "R11" (2122.047mil,-364.173mil) on Top Overlay And Pad U1-4(2067.913mil,-368.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.375mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.849mil < 10mil) Between Text "R11" (2122.047mil,-364.173mil) on Top Overlay And Pad U1-5(2067.913mil,-348.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.17mil < 10mil) Between Text "R11" (2122.047mil,-364.173mil) on Top Overlay And Pad U1-6(2067.913mil,-328.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.17mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.161mil < 10mil) Between Text "R7" (2001.968mil,-281.496mil) on Top Overlay And Pad U1-7(2041.339mil,-302.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.688mil < 10mil) Between Text "R14" (2057.087mil,-281.496mil) on Top Overlay And Pad U1-7(2041.339mil,-302.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R7" (2001.968mil,-281.496mil) on Top Overlay And Pad U1-8(2021.654mil,-302.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R7" (2001.968mil,-281.496mil) on Top Overlay And Pad U1-9(2001.968mil,-302.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R3" (1942.913mil,-281.496mil) on Top Overlay And Pad U1-10(1982.284mil,-302.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R3" (1942.913mil,-281.496mil) on Top Overlay And Pad U1-11(1962.598mil,-302.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.276mil < 10mil) Between Text "R13" (1866.142mil,-281.496mil) on Top Overlay And Pad U1-12(1942.913mil,-302.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R3" (1942.913mil,-281.496mil) on Top Overlay And Pad U1-12(1942.913mil,-302.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.876mil < 10mil) Between Text "C5" (1852.362mil,-314.961mil) on Top Overlay And Pad U1-13(1916.339mil,-328.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.143mil < 10mil) Between Text "U1" (1860.236mil,-466.535mil) on Top Overlay And Pad U1-18(1916.339mil,-427.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.143mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2131.417mil,-366.024mil)(2131.417mil,-256.024mil) on Top Overlay And Pad R11-1(2161.417mil,-340.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2191.417mil,-366.024mil)(2191.417mil,-256.024mil) on Top Overlay And Pad R11-1(2161.417mil,-340.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (2131.417mil,-366.024mil)(2191.417mil,-366.024mil) on Top Overlay And Pad R11-1(2161.417mil,-340.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2131.417mil,-366.024mil)(2131.417mil,-256.024mil) on Top Overlay And Pad R11-2(2161.417mil,-281.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2191.417mil,-366.024mil)(2191.417mil,-256.024mil) on Top Overlay And Pad R11-2(2161.417mil,-281.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (2131.417mil,-256.024mil)(2191.417mil,-256.024mil) on Top Overlay And Pad R11-2(2161.417mil,-281.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (2267.598mil,-439.449mil)(2267.598mil,-379.449mil) on Top Overlay And Pad R2-1(2242.126mil,-409.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2157.598mil,-439.449mil)(2267.598mil,-439.449mil) on Top Overlay And Pad R2-1(2242.126mil,-409.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2157.598mil,-379.449mil)(2267.598mil,-379.449mil) on Top Overlay And Pad R2-1(2242.126mil,-409.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (2157.598mil,-439.449mil)(2157.598mil,-379.449mil) on Top Overlay And Pad R2-2(2183.071mil,-409.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2157.598mil,-439.449mil)(2267.598mil,-439.449mil) on Top Overlay And Pad R2-2(2183.071mil,-409.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2157.598mil,-379.449mil)(2267.598mil,-379.449mil) on Top Overlay And Pad R2-2(2183.071mil,-409.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (2157.598mil,-506.378mil)(2157.598mil,-446.378mil) on Top Overlay And Pad R1-1(2183.071mil,-476.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2157.598mil,-506.378mil)(2267.598mil,-506.378mil) on Top Overlay And Pad R1-1(2183.071mil,-476.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2157.598mil,-446.378mil)(2267.598mil,-446.378mil) on Top Overlay And Pad R1-1(2183.071mil,-476.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (2267.598mil,-506.378mil)(2267.598mil,-446.378mil) on Top Overlay And Pad R1-2(2242.126mil,-476.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2157.598mil,-506.378mil)(2267.598mil,-506.378mil) on Top Overlay And Pad R1-2(2242.126mil,-476.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2157.598mil,-446.378mil)(2267.598mil,-446.378mil) on Top Overlay And Pad R1-2(2242.126mil,-476.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.819mil < 10mil) Between Track (2268.661mil,-581.181mil)(2268.661mil,-521.181mil) on Top Overlay And Pad D2-2(2240.157mil,-551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.819mil < 10mil) Between Track (2148.661mil,-581.181mil)(2148.661mil,-521.181mil) on Top Overlay And Pad D2-1(2177.165mil,-551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1933.13mil,-640.177mil)(1933.13mil,-525.177mil) on Top Overlay And Pad C2-2(1960.63mil,-612.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (1933.13mil,-640.177mil)(1988.13mil,-640.177mil) on Top Overlay And Pad C2-2(1960.63mil,-612.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1988.13mil,-640.177mil)(1988.13mil,-525.177mil) on Top Overlay And Pad C2-2(1960.63mil,-612.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1933.13mil,-640.177mil)(1933.13mil,-525.177mil) on Top Overlay And Pad C2-1(1960.63mil,-553.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (1933.13mil,-525.177mil)(1988.13mil,-525.177mil) on Top Overlay And Pad C2-1(1960.63mil,-553.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1988.13mil,-640.177mil)(1988.13mil,-525.177mil) on Top Overlay And Pad C2-1(1960.63mil,-553.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1850.453mil,-604.744mil)(1850.453mil,-489.744mil) on Top Overlay And Pad C3-2(1877.953mil,-576.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (1850.453mil,-604.744mil)(1905.453mil,-604.744mil) on Top Overlay And Pad C3-2(1877.953mil,-576.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1905.453mil,-604.744mil)(1905.453mil,-489.744mil) on Top Overlay And Pad C3-2(1877.953mil,-576.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1850.453mil,-604.744mil)(1850.453mil,-489.744mil) on Top Overlay And Pad C3-1(1877.953mil,-517.717mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (1850.453mil,-489.744mil)(1905.453mil,-489.744mil) on Top Overlay And Pad C3-1(1877.953mil,-517.717mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1905.453mil,-604.744mil)(1905.453mil,-489.744mil) on Top Overlay And Pad C3-1(1877.953mil,-517.717mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2051.181mil,-783.465mil)(2051.181mil,-775.591mil) on Top Overlay And Pad D5-1(2053.15mil,-744.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2051.181mil,-712.598mil)(2051.181mil,-704.724mil) on Top Overlay And Pad D5-1(2053.15mil,-744.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2192.913mil,-783.465mil)(2192.913mil,-775.591mil) on Top Overlay And Pad D5-2(2190.945mil,-744.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2192.913mil,-712.598mil)(2192.913mil,-704.724mil) on Top Overlay And Pad D5-2(2190.945mil,-744.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.37mil < 10mil) Between Track (2221.968mil,-771.535mil)(2221.968mil,-661.535mil) on Top Overlay And Pad D5-2(2190.945mil,-744.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2221.968mil,-771.535mil)(2221.968mil,-661.535mil) on Top Overlay And Pad R12-1(2251.968mil,-687.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2281.968mil,-771.535mil)(2281.968mil,-661.535mil) on Top Overlay And Pad R12-1(2251.968mil,-687.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (2221.968mil,-661.535mil)(2281.968mil,-661.535mil) on Top Overlay And Pad R12-1(2251.968mil,-687.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2221.968mil,-771.535mil)(2221.968mil,-661.535mil) on Top Overlay And Pad R12-2(2251.968mil,-746.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2281.968mil,-771.535mil)(2281.968mil,-661.535mil) on Top Overlay And Pad R12-2(2251.968mil,-746.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (2221.968mil,-771.535mil)(2281.968mil,-771.535mil) on Top Overlay And Pad R12-2(2251.968mil,-746.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.942mil < 10mil) Between Text "P3" (1624.016mil,-897.638mil) on Top Overlay And Pad D3-2(1712.598mil,-863.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.942mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.631mil < 10mil) Between Text "D3" (1688.976mil,-653.543mil) on Top Overlay And Pad D3-1(1712.598mil,-695.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.631mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1562.992mil,-598.425mil)(1562.992mil,-591.535mil) on Top Overlay And Pad D6-1(1549.213mil,-570.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1562.992mil,-550.197mil)(1562.992mil,-543.307mil) on Top Overlay And Pad D6-1(1549.213mil,-570.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.678mil < 10mil) Between Text "R15" (1527.559mil,-580.709mil) on Top Overlay And Pad D6-1(1549.213mil,-570.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1633.858mil,-598.425mil)(1633.858mil,-591.535mil) on Top Overlay And Pad D6-2(1647.638mil,-570.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1633.858mil,-550.197mil)(1633.858mil,-543.307mil) on Top Overlay And Pad D6-2(1647.638mil,-570.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.021mil < 10mil) Between Text "D6" (1671.26mil,-635.827mil) on Top Overlay And Pad D6-2(1647.638mil,-570.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.021mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-467.008mil)(1669.173mil,-467.008mil) on Top Overlay And Pad R10-1(1643.701mil,-437.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-407.008mil)(1669.173mil,-407.008mil) on Top Overlay And Pad R10-1(1643.701mil,-437.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1669.173mil,-467.008mil)(1669.173mil,-407.008mil) on Top Overlay And Pad R10-1(1643.701mil,-437.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1559.173mil,-467.008mil)(1559.173mil,-407.008mil) on Top Overlay And Pad R10-2(1584.646mil,-437.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-467.008mil)(1669.173mil,-467.008mil) on Top Overlay And Pad R10-2(1584.646mil,-437.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-407.008mil)(1669.173mil,-407.008mil) on Top Overlay And Pad R10-2(1584.646mil,-437.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-388.268mil)(1669.173mil,-388.268mil) on Top Overlay And Pad R9-1(1643.701mil,-358.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-328.268mil)(1669.173mil,-328.268mil) on Top Overlay And Pad R9-1(1643.701mil,-358.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1669.173mil,-388.268mil)(1669.173mil,-328.268mil) on Top Overlay And Pad R9-1(1643.701mil,-358.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1559.173mil,-388.268mil)(1559.173mil,-328.268mil) on Top Overlay And Pad R9-2(1584.646mil,-358.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-388.268mil)(1669.173mil,-388.268mil) on Top Overlay And Pad R9-2(1584.646mil,-358.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-328.268mil)(1669.173mil,-328.268mil) on Top Overlay And Pad R9-2(1584.646mil,-358.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.604mil < 10mil) Between Text "R9" (1549.213mil,-387.795mil) on Top Overlay And Pad U2-1(1497.047mil,-372.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.604mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.604mil < 10mil) Between Text "R9" (1549.213mil,-387.795mil) on Top Overlay And Pad U2-2(1497.047mil,-352.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.604mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.859mil < 10mil) Between Text "C12" (1547.244mil,-332.677mil) on Top Overlay And Pad U2-3(1497.047mil,-332.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.209mil < 10mil) Between Text "C12" (1547.244mil,-332.677mil) on Top Overlay And Pad U2-4(1497.047mil,-312.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.674mil < 10mil) Between Text "U2" (1399.606mil,-259.842mil) on Top Overlay And Pad U2-7(1441.929mil,-279.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.674mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Text "U2" (1399.606mil,-259.842mil) on Top Overlay And Pad U2-8(1422.244mil,-279.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "L2" (1392.52mil,-343.701mil) on Top Overlay And Pad U2-9(1421.26mil,-322.835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "L2" (1392.52mil,-343.701mil) on Top Overlay And Pad U2-10(1428.15mil,-342.52mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.528mil < 10mil) Between Track (1353.15mil,-463.78mil)(1353.15mil,-298.425mil) on Top Overlay And Pad C8-2(1379.921mil,-492.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.528mil < 10mil) Between Track (1333.465mil,-463.78mil)(1353.15mil,-463.78mil) on Top Overlay And Pad C8-2(1379.921mil,-492.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1523.74mil,-667.795mil)(1523.74mil,-607.795mil) on Top Overlay And Pad R5-1(1549.213mil,-637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1523.74mil,-667.795mil)(1633.74mil,-667.795mil) on Top Overlay And Pad R5-1(1549.213mil,-637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1523.74mil,-607.795mil)(1633.74mil,-607.795mil) on Top Overlay And Pad R5-1(1549.213mil,-637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1633.74mil,-667.795mil)(1633.74mil,-607.795mil) on Top Overlay And Pad R5-2(1608.268mil,-637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1523.74mil,-667.795mil)(1633.74mil,-667.795mil) on Top Overlay And Pad R5-2(1608.268mil,-637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1523.74mil,-607.795mil)(1633.74mil,-607.795mil) on Top Overlay And Pad R5-2(1608.268mil,-637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.309mil < 10mil) Between Text "X1" (811.417mil,-205.118mil) on Top Overlay And Pad U5-1(767.52mil,-152.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.093mil < 10mil) Between Text "R24" (777.52mil,-439.842mil) on Top Overlay And Pad U5-8(767.52mil,-329.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.093mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R25" (668.11mil,-367.716mil) on Top Overlay And Pad U5-7(741.929mil,-329.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R25" (668.11mil,-367.716mil) on Top Overlay And Pad U5-6(716.339mil,-329.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R25" (668.11mil,-367.716mil) on Top Overlay And Pad U5-5(690.748mil,-329.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.197mil < 10mil) Between Track (821.968mil,-202.874mil)(821.968mil,-114.567mil) on Top Overlay And Pad X1-2(852.756mil,-157.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.662mil < 10mil) Between Track (821.968mil,-202.874mil)(981.968mil,-202.874mil) on Top Overlay And Pad X1-2(852.756mil,-157.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Track (821.968mil,-114.567mil)(981.968mil,-114.567mil) on Top Overlay And Pad X1-2(852.756mil,-157.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.197mil < 10mil) Between Track (981.968mil,-114.567mil)(981.968mil,-202.874mil) on Top Overlay And Pad X1-1(951.181mil,-157.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.662mil < 10mil) Between Track (821.968mil,-202.874mil)(981.968mil,-202.874mil) on Top Overlay And Pad X1-1(951.181mil,-157.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Track (821.968mil,-114.567mil)(981.968mil,-114.567mil) on Top Overlay And Pad X1-1(951.181mil,-157.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C14" (915.354mil,-210.63mil) on Top Overlay And Pad X1-1(951.181mil,-157.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (788.307mil,-379.842mil)(788.307mil,-439.843mil) on Top Overlay And Pad R24-1(813.78mil,-409.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (788.307mil,-379.842mil)(898.307mil,-379.842mil) on Top Overlay And Pad R24-1(813.78mil,-409.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (788.307mil,-439.843mil)(898.307mil,-439.842mil) on Top Overlay And Pad R24-1(813.78mil,-409.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (898.307mil,-439.842mil)(898.307mil,-379.842mil) on Top Overlay And Pad R24-2(872.835mil,-409.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (788.307mil,-379.842mil)(898.307mil,-379.842mil) on Top Overlay And Pad R24-2(872.835mil,-409.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (788.307mil,-439.843mil)(898.307mil,-439.842mil) on Top Overlay And Pad R24-2(872.835mil,-409.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (666.26mil,-437.087mil)(666.26mil,-377.087mil) on Top Overlay And Pad R25-1(691.732mil,-407.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (666.26mil,-377.087mil)(776.26mil,-377.087mil) on Top Overlay And Pad R25-1(691.732mil,-407.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (666.26mil,-437.087mil)(776.26mil,-437.087mil) on Top Overlay And Pad R25-1(691.732mil,-407.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (776.26mil,-437.087mil)(776.26mil,-377.087mil) on Top Overlay And Pad R25-2(750.787mil,-407.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R24" (777.52mil,-439.842mil) on Top Overlay And Pad R25-2(750.787mil,-407.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (666.26mil,-377.087mil)(776.26mil,-377.087mil) on Top Overlay And Pad R25-2(750.787mil,-407.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (666.26mil,-437.087mil)(776.26mil,-437.087mil) on Top Overlay And Pad R25-2(750.787mil,-407.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.678mil < 10mil) Between Text "CON1" (1937.008mil,-840.551mil) on Top Overlay And Pad CON1-2(1961.614mil,-875.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.678mil < 10mil) Between Text "CON1" (1937.008mil,-840.551mil) on Top Overlay And Pad CON1-3(1987.205mil,-875.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.268mil < 10mil) Between Track (1987.205mil,-971.457mil)(1987.205mil,-963.583mil) on Top Overlay And Pad CON1-11(2027.559mil,-988.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1829.725mil,-1038.386mil)(2144.685mil,-1038.386mil) on Top Overlay And Pad CON1-11(2027.559mil,-988.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2058.071mil,-865.158mil)(2069.882mil,-865.158mil) on Top Overlay And Pad CON1-5(2038.386mil,-875.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.967mil < 10mil) Between Text "CON1" (1937.008mil,-840.551mil) on Top Overlay And Pad CON1-5(2038.386mil,-875.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.967mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.678mil < 10mil) Between Text "CON1" (1937.008mil,-840.551mil) on Top Overlay And Pad CON1-4(2012.795mil,-875.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1904.528mil,-865.158mil)(1916.339mil,-865.158mil) on Top Overlay And Pad CON1-1(1936.024mil,-875.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.678mil < 10mil) Between Text "CON1" (1937.008mil,-840.551mil) on Top Overlay And Pad CON1-1(1936.024mil,-875.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.268mil < 10mil) Between Track (1987.205mil,-971.457mil)(1987.205mil,-963.583mil) on Top Overlay And Pad CON1-10(1946.851mil,-988.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1829.725mil,-1038.386mil)(2144.685mil,-1038.386mil) on Top Overlay And Pad CON1-10(1946.851mil,-988.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (968.425mil,-894.488mil)(968.425mil,-837.283mil) on Top Overlay And Pad J1-2(998.425mil,-870.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (968.425mil,-894.488mil)(1028.425mil,-894.488mil) on Top Overlay And Pad J1-2(998.425mil,-870.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1028.425mil,-894.488mil)(1028.425mil,-882.677mil) on Top Overlay And Pad J1-2(998.425mil,-870.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1028.425mil,-727.284mil)(1028.425mil,-892.284mil) on Top Overlay And Pad J1-2(998.425mil,-870.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (968.425mil,-837.283mil)(968.425mil,-727.284mil) on Top Overlay And Pad J1-1(998.425mil,-752.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (968.425mil,-727.284mil)(1028.425mil,-727.284mil) on Top Overlay And Pad J1-1(998.425mil,-752.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1028.425mil,-727.284mil)(1028.425mil,-892.284mil) on Top Overlay And Pad J1-1(998.425mil,-752.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (968.425mil,-837.283mil)(968.425mil,-727.284mil) on Top Overlay And Pad J1-3(998.425mil,-811.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1028.425mil,-727.284mil)(1028.425mil,-892.284mil) on Top Overlay And Pad J1-3(998.425mil,-811.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1005.118mil,-336.614mil)(1005.118mil,-322.638mil) on Top Overlay And Pad U3-7(1022.835mil,-332.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1138.976mil,-336.614mil)(1138.976mil,-322.638mil) on Top Overlay And Pad U3-12(1121.26mil,-332.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1005.118mil,-267.913mil)(1005.118mil,-253.937mil) on Top Overlay And Pad U3-6(1022.835mil,-257.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1138.976mil,-267.913mil)(1138.976mil,-253.937mil) on Top Overlay And Pad U3-1(1121.26mil,-257.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1061.811mil,-146.063mil)(1085.433mil,-146.063mil) on Top Overlay And Pad L3-1(1108.661mil,-177.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1061.811mil,-208.268mil)(1085.433mil,-208.268mil) on Top Overlay And Pad L3-1(1108.661mil,-177.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C10" (1139.764mil,-185.039mil) on Top Overlay And Pad L3-1(1108.661mil,-177.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.135mil < 10mil) Between Text "U3" (1093.701mil,-137.795mil) on Top Overlay And Pad L3-1(1108.661mil,-177.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1061.811mil,-146.063mil)(1085.433mil,-146.063mil) on Top Overlay And Pad L3-2(1038.583mil,-177.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1061.811mil,-208.268mil)(1085.433mil,-208.268mil) on Top Overlay And Pad L3-2(1038.583mil,-177.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.04mil < 10mil) Between Text "L3" (1005.118mil,-131.89mil) on Top Overlay And Pad L3-2(1038.583mil,-177.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.04mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1215.354mil,-713.779mil)(1215.354mil,-532.677mil) on Top Overlay And Pad D1-1(1266.535mil,-544.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.661mil < 10mil) Between Track (1321.653mil,-713.779mil)(1321.653mil,-532.677mil) on Top Overlay And Pad D1-1(1266.535mil,-544.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C7" (1289.37mil,-606.299mil) on Top Overlay And Pad D1-1(1266.535mil,-544.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1215.354mil,-713.779mil)(1215.354mil,-532.677mil) on Top Overlay And Pad D1-2(1266.535mil,-701.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R18" (1210.63mil,-650.787mil) on Top Overlay And Pad D1-2(1266.535mil,-701.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.661mil < 10mil) Between Track (1321.653mil,-713.779mil)(1321.653mil,-532.677mil) on Top Overlay And Pad D1-2(1266.535mil,-701.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C6" (1338.583mil,-702.756mil) on Top Overlay And Pad D1-2(1266.535mil,-701.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (1318.898mil,-889.764mil)(1318.898mil,-732.283mil) on Top Overlay And Pad D1-2(1266.535mil,-701.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (1318.898mil,-732.283mil)(1562.992mil,-732.283mil) on Top Overlay And Pad D1-2(1266.535mil,-701.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (969.213mil,-687.284mil)(969.213mil,-577.284mil) on Top Overlay And Pad R19-1(999.213mil,-661.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (969.213mil,-687.284mil)(1029.213mil,-687.284mil) on Top Overlay And Pad R19-1(999.213mil,-661.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1029.213mil,-687.284mil)(1029.213mil,-577.284mil) on Top Overlay And Pad R19-1(999.213mil,-661.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (969.213mil,-687.284mil)(969.213mil,-577.284mil) on Top Overlay And Pad R19-2(999.213mil,-602.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (969.213mil,-577.284mil)(1029.213mil,-577.284mil) on Top Overlay And Pad R19-2(999.213mil,-602.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1029.213mil,-687.284mil)(1029.213mil,-577.284mil) on Top Overlay And Pad R19-2(999.213mil,-602.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R17" (1144.488mil,-854.725mil) on Top Overlay And Pad T2-1(1147.047mil,-790.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.206mil < 10mil) Between Text "R20" (1114.961mil,-775.197mil) on Top Overlay And Pad T2-1(1147.047mil,-790.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R17" (1144.488mil,-854.725mil) on Top Overlay And Pad T2-2(1147.047mil,-827.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R17" (1144.488mil,-854.725mil) on Top Overlay And Pad T2-3(1147.047mil,-864.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "F1" (1262.795mil,-886.811mil) on Top Overlay And Pad T2-4(1255.315mil,-864.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "D1" (1225.197mil,-777.756mil) on Top Overlay And Pad T2-6(1255.315mil,-790.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1045.591mil,-895.945mil)(1045.591mil,-785.945mil) on Top Overlay And Pad R17-1(1075.591mil,-811.417mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1105.591mil,-895.945mil)(1105.591mil,-785.945mil) on Top Overlay And Pad R17-1(1075.591mil,-811.417mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1045.591mil,-785.945mil)(1105.591mil,-785.945mil) on Top Overlay And Pad R17-1(1075.591mil,-811.417mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R20" (1114.961mil,-775.197mil) on Top Overlay And Pad R17-1(1075.591mil,-811.417mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1045.591mil,-895.945mil)(1045.591mil,-785.945mil) on Top Overlay And Pad R17-2(1075.591mil,-870.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1105.591mil,-895.945mil)(1105.591mil,-785.945mil) on Top Overlay And Pad R17-2(1075.591mil,-870.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1045.591mil,-895.945mil)(1105.591mil,-895.945mil) on Top Overlay And Pad R17-2(1075.591mil,-870.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1141.26mil,-721.535mil)(1141.26mil,-611.535mil) on Top Overlay And Pad R18-1(1171.26mil,-637.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1201.26mil,-721.535mil)(1201.26mil,-611.535mil) on Top Overlay And Pad R18-1(1171.26mil,-637.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1141.26mil,-611.535mil)(1201.26mil,-611.535mil) on Top Overlay And Pad R18-1(1171.26mil,-637.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1141.26mil,-721.535mil)(1141.26mil,-611.535mil) on Top Overlay And Pad R18-2(1171.26mil,-696.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1201.26mil,-721.535mil)(1201.26mil,-611.535mil) on Top Overlay And Pad R18-2(1171.26mil,-696.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1141.26mil,-721.535mil)(1201.26mil,-721.535mil) on Top Overlay And Pad R18-2(1171.26mil,-696.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1045.591mil,-763.268mil)(1045.591mil,-653.268mil) on Top Overlay And Pad R20-1(1075.591mil,-678.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1105.591mil,-763.268mil)(1105.591mil,-653.268mil) on Top Overlay And Pad R20-1(1075.591mil,-678.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1045.591mil,-653.268mil)(1105.591mil,-653.268mil) on Top Overlay And Pad R20-1(1075.591mil,-678.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1045.591mil,-763.268mil)(1045.591mil,-653.268mil) on Top Overlay And Pad R20-2(1075.591mil,-737.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1105.591mil,-763.268mil)(1105.591mil,-653.268mil) on Top Overlay And Pad R20-2(1075.591mil,-737.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1045.591mil,-763.268mil)(1105.591mil,-763.268mil) on Top Overlay And Pad R20-2(1075.591mil,-737.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1562.992mil,-889.764mil)(1562.992mil,-732.283mil) on Top Overlay And Pad F1-2(1519.685mil,-811.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (1318.898mil,-889.764mil)(1562.992mil,-889.764mil) on Top Overlay And Pad F1-2(1519.685mil,-811.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (1318.898mil,-732.283mil)(1562.992mil,-732.283mil) on Top Overlay And Pad F1-2(1519.685mil,-811.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1318.898mil,-889.764mil)(1318.898mil,-732.283mil) on Top Overlay And Pad F1-1(1362.205mil,-811.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (1318.898mil,-889.764mil)(1562.992mil,-889.764mil) on Top Overlay And Pad F1-1(1362.205mil,-811.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (1318.898mil,-732.283mil)(1562.992mil,-732.283mil) on Top Overlay And Pad F1-1(1362.205mil,-811.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (1556.673mil,-318.839mil)(1556.673mil,-263.839mil) on Top Overlay And Pad C12-2(1584.646mil,-291.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1556.673mil,-318.839mil)(1671.673mil,-318.839mil) on Top Overlay And Pad C12-2(1584.646mil,-291.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1556.673mil,-263.839mil)(1671.673mil,-263.839mil) on Top Overlay And Pad C12-2(1584.646mil,-291.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (1671.673mil,-318.839mil)(1671.673mil,-263.839mil) on Top Overlay And Pad C12-1(1643.701mil,-291.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1556.673mil,-318.839mil)(1671.673mil,-318.839mil) on Top Overlay And Pad C12-1(1643.701mil,-291.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1556.673mil,-263.839mil)(1671.673mil,-263.839mil) on Top Overlay And Pad C12-1(1643.701mil,-291.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-187.48mil)(1669.173mil,-187.48mil) on Top Overlay And Pad R8-1(1643.701mil,-157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-127.48mil)(1669.173mil,-127.48mil) on Top Overlay And Pad R8-1(1643.701mil,-157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1669.173mil,-187.48mil)(1669.173mil,-127.48mil) on Top Overlay And Pad R8-1(1643.701mil,-157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1559.173mil,-187.48mil)(1559.173mil,-127.48mil) on Top Overlay And Pad R8-2(1584.646mil,-157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-187.48mil)(1669.173mil,-187.48mil) on Top Overlay And Pad R8-2(1584.646mil,-157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-127.48mil)(1669.173mil,-127.48mil) on Top Overlay And Pad R8-2(1584.646mil,-157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-254.409mil)(1669.173mil,-254.409mil) on Top Overlay And Pad R4-1(1643.701mil,-224.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-194.409mil)(1669.173mil,-194.409mil) on Top Overlay And Pad R4-1(1643.701mil,-224.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1669.173mil,-254.409mil)(1669.173mil,-194.409mil) on Top Overlay And Pad R4-1(1643.701mil,-224.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1559.173mil,-254.409mil)(1559.173mil,-194.409mil) on Top Overlay And Pad R4-2(1584.646mil,-224.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-254.409mil)(1669.173mil,-254.409mil) on Top Overlay And Pad R4-2(1584.646mil,-224.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-194.409mil)(1669.173mil,-194.409mil) on Top Overlay And Pad R4-2(1584.646mil,-224.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (293.622mil,-219.567mil)(293.622mil,-109.567mil) on Top Overlay And Pad R29-1(323.622mil,-194.094mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (353.622mil,-219.567mil)(353.622mil,-109.567mil) on Top Overlay And Pad R29-1(323.622mil,-194.094mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (293.622mil,-219.567mil)(353.622mil,-219.567mil) on Top Overlay And Pad R29-1(323.622mil,-194.094mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R32" (322.835mil,-180.315mil) on Top Overlay And Pad R29-1(323.622mil,-194.094mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (293.622mil,-219.567mil)(293.622mil,-109.567mil) on Top Overlay And Pad R29-2(323.622mil,-135.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (353.622mil,-219.567mil)(353.622mil,-109.567mil) on Top Overlay And Pad R29-2(323.622mil,-135.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (293.622mil,-109.567mil)(353.622mil,-109.567mil) on Top Overlay And Pad R29-2(323.622mil,-135.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R32" (322.835mil,-180.315mil) on Top Overlay And Pad R29-2(323.622mil,-135.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (958.779mil,-537.48mil)(958.779mil,-477.48mil) on Top Overlay And Pad R28-1(984.252mil,-507.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.346mil < 10mil) Between Track (958.779mil,-537.48mil)(1068.78mil,-537.48mil) on Top Overlay And Pad R28-1(984.252mil,-507.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (958.779mil,-477.48mil)(1068.78mil,-477.48mil) on Top Overlay And Pad R28-1(984.252mil,-507.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1068.78mil,-537.48mil)(1068.78mil,-477.48mil) on Top Overlay And Pad R28-2(1043.307mil,-507.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (958.779mil,-537.48mil)(1068.78mil,-537.48mil) on Top Overlay And Pad R28-2(1043.307mil,-507.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (958.779mil,-477.48mil)(1068.78mil,-477.48mil) on Top Overlay And Pad R28-2(1043.307mil,-507.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (285.906mil,-219.567mil)(285.906mil,-109.567mil) on Top Overlay And Pad R32-1(255.905mil,-135.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (225.905mil,-109.567mil)(285.906mil,-109.567mil) on Top Overlay And Pad R32-1(255.905mil,-135.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (225.905mil,-219.567mil)(225.905mil,-109.567mil) on Top Overlay And Pad R32-1(255.905mil,-135.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (285.906mil,-219.567mil)(285.906mil,-109.567mil) on Top Overlay And Pad R32-2(255.905mil,-194.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (225.905mil,-219.567mil)(285.906mil,-219.567mil) on Top Overlay And Pad R32-2(255.905mil,-194.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R29" (284.347mil,-192.953mil) on Top Overlay And Pad R32-2(255.905mil,-194.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (225.905mil,-219.567mil)(225.905mil,-109.567mil) on Top Overlay And Pad R32-2(255.905mil,-194.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (158.189mil,-109.567mil)(218.189mil,-109.567mil) on Top Overlay And Pad R26-1(188.189mil,-135.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (218.189mil,-219.567mil)(218.189mil,-109.567mil) on Top Overlay And Pad R26-1(188.189mil,-135.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (158.189mil,-219.567mil)(158.189mil,-109.567mil) on Top Overlay And Pad R26-1(188.189mil,-135.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (158.189mil,-219.567mil)(218.189mil,-219.567mil) on Top Overlay And Pad R26-2(188.189mil,-194.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (218.189mil,-219.567mil)(218.189mil,-109.567mil) on Top Overlay And Pad R26-2(188.189mil,-194.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (158.189mil,-219.567mil)(158.189mil,-109.567mil) on Top Overlay And Pad R26-2(188.189mil,-194.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.778mil < 10mil) Between Text "R29" (284.347mil,-192.953mil) on Top Overlay And Pad R26-2(188.189mil,-194.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.528mil < 10mil) Between Text "P6" (86.614mil,-118.11mil) on Top Overlay And Pad R27-1(120.472mil,-134.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (90.472mil,-219.173mil)(90.472mil,-109.173mil) on Top Overlay And Pad R27-1(120.472mil,-134.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (150.472mil,-219.173mil)(150.472mil,-109.173mil) on Top Overlay And Pad R27-1(120.472mil,-134.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R26" (148.819mil,-219.685mil) on Top Overlay And Pad R27-1(120.472mil,-134.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (90.472mil,-109.173mil)(150.472mil,-109.173mil) on Top Overlay And Pad R27-1(120.472mil,-134.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (90.472mil,-219.173mil)(90.472mil,-109.173mil) on Top Overlay And Pad R27-2(120.472mil,-193.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (150.472mil,-219.173mil)(150.472mil,-109.173mil) on Top Overlay And Pad R27-2(120.472mil,-193.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R26" (148.819mil,-219.685mil) on Top Overlay And Pad R27-2(120.472mil,-193.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (90.472mil,-219.173mil)(150.472mil,-219.173mil) on Top Overlay And Pad R27-2(120.472mil,-193.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "U6" (103.677mil,-219.331mil) on Top Overlay And Pad R27-2(120.472mil,-193.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (458.976mil,-900.669mil)(458.976mil,-790.669mil) on Top Overlay And Pad R21-1(488.976mil,-816.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (518.976mil,-900.669mil)(518.976mil,-790.669mil) on Top Overlay And Pad R21-1(488.976mil,-816.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (458.976mil,-790.669mil)(518.976mil,-790.669mil) on Top Overlay And Pad R21-1(488.976mil,-816.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (458.976mil,-900.669mil)(458.976mil,-790.669mil) on Top Overlay And Pad R21-2(488.976mil,-875.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (518.976mil,-900.669mil)(518.976mil,-790.669mil) on Top Overlay And Pad R21-2(488.976mil,-875.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (458.976mil,-900.669mil)(518.976mil,-900.669mil) on Top Overlay And Pad R21-2(488.976mil,-875.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "P5" (464.567mil,-897.638mil) on Top Overlay And Pad R21-2(488.976mil,-875.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (652.48mil,-673.701mil)(652.48mil,-613.701mil) on Top Overlay And Pad R22-1(677.953mil,-643.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (652.48mil,-613.701mil)(762.48mil,-613.701mil) on Top Overlay And Pad R22-1(677.953mil,-643.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (652.48mil,-673.701mil)(762.48mil,-673.701mil) on Top Overlay And Pad R22-1(677.953mil,-643.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (762.48mil,-673.701mil)(762.48mil,-613.701mil) on Top Overlay And Pad R22-2(737.008mil,-643.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (652.48mil,-613.701mil)(762.48mil,-613.701mil) on Top Overlay And Pad R22-2(737.008mil,-643.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (652.48mil,-673.701mil)(762.48mil,-673.701mil) on Top Overlay And Pad R22-2(737.008mil,-643.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (284.331mil,-900.669mil)(284.331mil,-790.669mil) on Top Overlay And Pad R23-1(254.331mil,-875.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (224.331mil,-900.669mil)(284.331mil,-900.669mil) on Top Overlay And Pad R23-1(254.331mil,-875.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (224.331mil,-900.669mil)(224.331mil,-790.669mil) on Top Overlay And Pad R23-1(254.331mil,-875.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (284.331mil,-900.669mil)(284.331mil,-790.669mil) on Top Overlay And Pad R23-2(254.331mil,-816.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (224.331mil,-790.669mil)(284.331mil,-790.669mil) on Top Overlay And Pad R23-2(254.331mil,-816.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C15" (225.591mil,-820.472mil) on Top Overlay And Pad R23-2(254.331mil,-816.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (224.331mil,-900.669mil)(224.331mil,-790.669mil) on Top Overlay And Pad R23-2(254.331mil,-816.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (158.72mil,-905.532mil)(213.72mil,-905.532mil) on Top Overlay And Pad C15-1(186.22mil,-877.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (213.72mil,-905.532mil)(213.72mil,-790.532mil) on Top Overlay And Pad C15-1(186.22mil,-877.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (158.72mil,-905.532mil)(158.72mil,-790.532mil) on Top Overlay And Pad C15-1(186.22mil,-877.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (158.72mil,-790.532mil)(213.72mil,-790.532mil) on Top Overlay And Pad C15-2(186.22mil,-818.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (213.72mil,-905.532mil)(213.72mil,-790.532mil) on Top Overlay And Pad C15-2(186.22mil,-818.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (158.72mil,-905.532mil)(158.72mil,-790.532mil) on Top Overlay And Pad C15-2(186.22mil,-818.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (818.228mil,-863.858mil)(818.228mil,-803.858mil) on Top Overlay And Pad R35-1(843.701mil,-833.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (818.228mil,-863.858mil)(928.228mil,-863.858mil) on Top Overlay And Pad R35-1(843.701mil,-833.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (818.228mil,-803.858mil)(928.228mil,-803.858mil) on Top Overlay And Pad R35-1(843.701mil,-833.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (928.228mil,-863.858mil)(928.228mil,-803.858mil) on Top Overlay And Pad R35-2(902.756mil,-833.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (818.228mil,-863.858mil)(928.228mil,-863.858mil) on Top Overlay And Pad R35-2(902.756mil,-833.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (818.228mil,-803.858mil)(928.228mil,-803.858mil) on Top Overlay And Pad R35-2(902.756mil,-833.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (794.37mil,-901.26mil)(794.37mil,-841.26mil) on Top Overlay And Pad R36-1(768.898mil,-871.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (684.37mil,-901.26mil)(794.37mil,-901.26mil) on Top Overlay And Pad R36-1(768.898mil,-871.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (684.37mil,-841.26mil)(794.37mil,-841.26mil) on Top Overlay And Pad R36-1(768.898mil,-871.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (684.37mil,-901.26mil)(684.37mil,-841.26mil) on Top Overlay And Pad R36-2(709.842mil,-871.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (684.37mil,-901.26mil)(794.37mil,-901.26mil) on Top Overlay And Pad R36-2(709.842mil,-871.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (684.37mil,-841.26mil)(794.37mil,-841.26mil) on Top Overlay And Pad R36-2(709.842mil,-871.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Text "T6" (739.37mil,-713.779mil) on Top Overlay And Pad T6-6(773.819mil,-737.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mil < 10mil) Between Text "R36" (676.378mil,-902.756mil) on Top Overlay And Pad T6-3(665.551mil,-812.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "No." (1049.213mil,-694.882mil) on Bottom Overlay And Pad CON3-NEG(851.575mil,-713.386mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (435.039mil,-700.787mil) (848.425mil,-564.961mil) on Bottom Overlay And Pad CON3-NEG(851.575mil,-713.386mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "CERN OHL" (1051.181mil,-799.213mil) on Bottom Overlay And Pad CON3-NEG(851.575mil,-713.386mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.998mil < 10mil) Between Text "T3" (819.641mil,-313.646mil) on Bottom Overlay And Pad CON3-POS(851.575mil,-288.189mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [3.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PiRA Smart" (1041.339mil,-271.654mil) on Bottom Overlay And Pad CON3-POS(851.575mil,-288.189mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.859mil < 10mil) Between Text "T2" (1232.677mil,-922.047mil) on Top Overlay And Pad P5-1(1303.15mil,-960.63mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Text "P6" (86.614mil,-118.11mil) on Top Overlay And Pad Free-0(0mil,0mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "CON4" (51.118mil,-100.213mil) on Bottom Overlay And Pad Free-0(0mil,0mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.35mil < 10mil) Between Text "R6" (2200.787mil,-145.669mil) on Top Overlay And Pad Free-0(2283.465mil,0mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "SW1" (363.606mil,-77.417mil) on Top Overlay And Pad P6-5(392.205mil,-48.307mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.418mil < 10mil) Between Text "irnas.eu" (1045.276mil,-421.26mil) on Bottom Overlay And Pad T3-1(795.669mil,-383.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "T3" (819.641mil,-313.646mil) on Bottom Overlay And Pad T4-1(760.63mil,-322.638mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "irnas.eu" (1045.276mil,-421.26mil) on Bottom Overlay And Pad T4-1(760.63mil,-322.638mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "T3" (819.641mil,-313.646mil) on Bottom Overlay And Pad T5-1(698.425mil,-312.795mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.051mil < 10mil) Between Text "irnas.eu" (1045.276mil,-421.26mil) on Bottom Overlay And Pad T5-1(698.425mil,-312.795mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.051mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "T3" (819.641mil,-313.646mil) on Bottom Overlay And Pad T7-1(742.126mil,-259.252mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "T4" (784.602mil,-252.622mil) on Bottom Overlay And Pad T7-1(742.126mil,-259.252mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PiRA Smart" (1041.339mil,-271.654mil) on Bottom Overlay And Pad T7-1(742.126mil,-259.252mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "T5" (722.979mil,-243.15mil) on Bottom Overlay And Pad T8-1(678.346mil,-249.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "T4" (784.602mil,-252.622mil) on Bottom Overlay And Pad T8-1(678.346mil,-249.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.732mil < 10mil) Between Text "PiRA Smart" (1041.339mil,-271.654mil) on Bottom Overlay And Pad T8-1(678.346mil,-249.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.732mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "irnas.eu" (1045.276mil,-421.26mil) on Bottom Overlay And Pad U4-3(157.874mil,-382.756mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.948mil < 10mil) Between Text "irnas.eu" (1045.276mil,-421.26mil) on Bottom Overlay And Pad U4-4(205.118mil,-382.756mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "irnas.eu" (1045.276mil,-421.26mil) on Bottom Overlay And Pad U4-5(252.362mil,-382.756mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "irnas.eu" (1045.276mil,-421.26mil) on Bottom Overlay And Pad U4-6(317.323mil,-431.969mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (-111.024mil,-256.614mil)(-71.654mil,-256.614mil) on Bottom Overlay And Pad CON4-1(-44.094mil,-252.677mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (-16.535mil,-256.614mil)(22.835mil,-256.614mil) on Bottom Overlay And Pad CON4-1(-44.094mil,-252.677mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PiRA Smart" (1041.339mil,-271.654mil) on Bottom Overlay And Pad CON4-1(-44.094mil,-252.677mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (-111.024mil,-256.614mil)(-111.024mil,-244.803mil) on Bottom Overlay And Pad CON4-2(-102.165mil,-193.622mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (-111.024mil,-142.441mil)(-111.024mil,-134.567mil) on Bottom Overlay And Pad CON4-2(-102.165mil,-193.622mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (22.835mil,-256.614mil)(22.835mil,-244.803mil) on Bottom Overlay And Pad CON4-2(13.976mil,-193.622mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (22.835mil,-142.441mil)(22.835mil,-134.567mil) on Bottom Overlay And Pad CON4-2(13.976mil,-193.622mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "PiRA Smart" (1041.339mil,-271.654mil) on Bottom Overlay And Pad CON4-2(13.976mil,-193.622mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
Rule Violations :477

Processing Rule : Silk to Silk (Clearance=0mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 773
Time Elapsed        : 00:00:05