// Seed: 2856316374
module module_0 (
    input wire id_0,
    input wire id_1
);
  wire id_3, id_4;
  wire id_5;
  assign id_3 = ~-1;
  parameter id_6 = 1;
endmodule
module module_1 (
    output wor   id_0,
    output tri0  id_1,
    input  uwire id_2,
    input  logic id_3,
    input  tri1  id_4,
    output wand  id_5,
    output tri0  id_6,
    output logic id_7
);
  always id_7 <= -1;
  assign id_7 = id_3;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output wire id_0,
    output tri1 id_1,
    inout tri1 id_2,
    output supply0 id_3
);
  assign id_3 = 1;
  assign id_0 = id_2;
endmodule
module module_3 (
    input uwire id_0,
    inout wire id_1,
    input tri id_2,
    input tri0 id_3,
    input supply1 id_4
);
  wire id_6;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
