

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_92_9'
================================================================
* Date:           Sun Sep 15 03:58:23 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.262 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45|  0.450 us|  0.450 us|   45|   45|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_9  |       43|       43|         8|          4|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tile_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %tile_1"   --->   Operation 12 'read' 'tile_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp131_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp131"   --->   Operation 13 'read' 'cmp131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body130"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [nn.cpp:92]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.77ns)   --->   "%icmp_ln92 = icmp_eq  i4 %i_1, i4 10" [nn.cpp:92]   --->   Operation 17 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.77ns)   --->   "%add_ln92 = add i4 %i_1, i4 1" [nn.cpp:92]   --->   Operation 18 'add' 'add_ln92' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %for.body130.split_ifconv, void %for.inc162.exitStub" [nn.cpp:92]   --->   Operation 19 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i4 %i_1" [nn.cpp:92]   --->   Operation 20 'zext' 'zext_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%layer2_bias_addr = getelementptr i11 %layer2_bias, i64 0, i64 %zext_ln92" [nn.cpp:94]   --->   Operation 21 'getelementptr' 'layer2_bias_addr' <Predicate = (!icmp_ln92 & cmp131_read)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.15ns)   --->   "%layer2_bias_load = load i4 %layer2_bias_addr" [nn.cpp:94]   --->   Operation 22 'load' 'layer2_bias_load' <Predicate = (!icmp_ln92 & cmp131_read)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer2_weight_tile_addr = getelementptr i13 %layer2_weight_tile, i64 0, i64 %zext_ln92" [nn.cpp:92]   --->   Operation 23 'getelementptr' 'layer2_weight_tile_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%layer2_weight_tile_1_addr = getelementptr i13 %layer2_weight_tile_1, i64 0, i64 %zext_ln92" [nn.cpp:92]   --->   Operation 24 'getelementptr' 'layer2_weight_tile_1_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%layer2_weight_tile_2_addr = getelementptr i13 %layer2_weight_tile_2, i64 0, i64 %zext_ln92" [nn.cpp:92]   --->   Operation 25 'getelementptr' 'layer2_weight_tile_2_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%layer2_weight_tile_3_addr = getelementptr i13 %layer2_weight_tile_3, i64 0, i64 %zext_ln92" [nn.cpp:92]   --->   Operation 26 'getelementptr' 'layer2_weight_tile_3_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.15ns)   --->   "%layer2_weight_tile_load = load i4 %layer2_weight_tile_addr" [nn.cpp:92]   --->   Operation 27 'load' 'layer2_weight_tile_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_1 : Operation 28 [2/2] (2.15ns)   --->   "%layer2_weight_tile_1_load = load i4 %layer2_weight_tile_1_addr" [nn.cpp:92]   --->   Operation 28 'load' 'layer2_weight_tile_1_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_1 : Operation 29 [2/2] (2.15ns)   --->   "%layer2_weight_tile_2_load = load i4 %layer2_weight_tile_2_addr" [nn.cpp:92]   --->   Operation 29 'load' 'layer2_weight_tile_2_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_1 : Operation 30 [2/2] (2.15ns)   --->   "%layer2_weight_tile_3_load = load i4 %layer2_weight_tile_3_addr" [nn.cpp:92]   --->   Operation 30 'load' 'layer2_weight_tile_3_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %tile_1_read, i32 2, i32 5" [nn.cpp:96]   --->   Operation 31 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i4 %lshr_ln1" [nn.cpp:96]   --->   Operation 32 'zext' 'zext_ln96' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 %zext_ln96" [nn.cpp:96]   --->   Operation 33 'getelementptr' 'layer1_output_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer1_output_1_addr = getelementptr i15 %layer1_output_1, i64 0, i64 %zext_ln96" [nn.cpp:96]   --->   Operation 34 'getelementptr' 'layer1_output_1_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer1_output_2_addr = getelementptr i15 %layer1_output_2, i64 0, i64 %zext_ln96" [nn.cpp:96]   --->   Operation 35 'getelementptr' 'layer1_output_2_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer1_output_3_addr = getelementptr i15 %layer1_output_3, i64 0, i64 %zext_ln96" [nn.cpp:96]   --->   Operation 36 'getelementptr' 'layer1_output_3_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.15ns)   --->   "%layer1_output_load = load i4 %layer1_output_addr" [nn.cpp:96]   --->   Operation 37 'load' 'layer1_output_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_1 : Operation 38 [2/2] (2.15ns)   --->   "%layer1_output_1_load = load i4 %layer1_output_1_addr" [nn.cpp:96]   --->   Operation 38 'load' 'layer1_output_1_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_1 : Operation 39 [2/2] (2.15ns)   --->   "%layer1_output_2_load = load i4 %layer1_output_2_addr" [nn.cpp:96]   --->   Operation 39 'load' 'layer1_output_2_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_1 : Operation 40 [2/2] (2.15ns)   --->   "%layer1_output_3_load = load i4 %layer1_output_3_addr" [nn.cpp:96]   --->   Operation 40 'load' 'layer1_output_3_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_1 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln92 = store i4 %add_ln92, i4 %i" [nn.cpp:92]   --->   Operation 41 'store' 'store_ln92' <Predicate = (!icmp_ln92)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.60>
ST_2 : Operation 42 [1/2] (2.15ns)   --->   "%layer2_bias_load = load i4 %layer2_bias_addr" [nn.cpp:94]   --->   Operation 42 'load' 'layer2_bias_load' <Predicate = (!icmp_ln92 & cmp131_read)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_2 : Operation 43 [1/2] (2.15ns)   --->   "%layer2_weight_tile_load = load i4 %layer2_weight_tile_addr" [nn.cpp:92]   --->   Operation 43 'load' 'layer2_weight_tile_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_2 : Operation 44 [1/2] (2.15ns)   --->   "%layer2_weight_tile_1_load = load i4 %layer2_weight_tile_1_addr" [nn.cpp:92]   --->   Operation 44 'load' 'layer2_weight_tile_1_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_2 : Operation 45 [1/2] (2.15ns)   --->   "%layer2_weight_tile_2_load = load i4 %layer2_weight_tile_2_addr" [nn.cpp:92]   --->   Operation 45 'load' 'layer2_weight_tile_2_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_2 : Operation 46 [1/2] (2.15ns)   --->   "%layer2_weight_tile_3_load = load i4 %layer2_weight_tile_3_addr" [nn.cpp:92]   --->   Operation 46 'load' 'layer2_weight_tile_3_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_2 : Operation 47 [1/2] (2.15ns)   --->   "%layer1_output_load = load i4 %layer1_output_addr" [nn.cpp:96]   --->   Operation 47 'load' 'layer1_output_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_2 : Operation 48 [1/2] (2.15ns)   --->   "%layer1_output_1_load = load i4 %layer1_output_1_addr" [nn.cpp:96]   --->   Operation 48 'load' 'layer1_output_1_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_2 : Operation 49 [1/2] (2.15ns)   --->   "%layer1_output_2_load = load i4 %layer1_output_2_addr" [nn.cpp:96]   --->   Operation 49 'load' 'layer1_output_2_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_2 : Operation 50 [1/2] (2.15ns)   --->   "%layer1_output_3_load = load i4 %layer1_output_3_addr" [nn.cpp:96]   --->   Operation 50 'load' 'layer1_output_3_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i15 %layer1_output_load" [nn.cpp:96]   --->   Operation 51 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i13 %layer2_weight_tile_load" [nn.cpp:96]   --->   Operation 52 'sext' 'sext_ln96' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 53 [3/3] (1.45ns) (grouped into DSP with root node add_ln96)   --->   "%mul_ln96 = mul i24 %sext_ln96, i24 %zext_ln96_1" [nn.cpp:96]   --->   Operation 53 'mul' 'mul_ln96' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 54 [2/3] (1.45ns) (grouped into DSP with root node add_ln96)   --->   "%mul_ln96 = mul i24 %sext_ln96, i24 %zext_ln96_1" [nn.cpp:96]   --->   Operation 54 'mul' 'mul_ln96' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i15 %layer1_output_1_load" [nn.cpp:96]   --->   Operation 55 'zext' 'zext_ln96_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln96_1 = sext i13 %layer2_weight_tile_1_load" [nn.cpp:96]   --->   Operation 56 'sext' 'sext_ln96_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 57 [3/3] (1.45ns) (grouped into DSP with root node add_ln96_1)   --->   "%mul_ln96_1 = mul i24 %sext_ln96_1, i24 %zext_ln96_2" [nn.cpp:96]   --->   Operation 57 'mul' 'mul_ln96_1' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.26>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%conv_i_i_le16_out_load = load i16 %conv_i_i_le16_out" [nn.cpp:98]   --->   Operation 58 'load' 'conv_i_i_le16_out_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%conv_i_i_le18_out_load = load i16 %conv_i_i_le18_out" [nn.cpp:98]   --->   Operation 59 'load' 'conv_i_i_le18_out_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%conv_i_i_le20_out_load = load i16 %conv_i_i_le20_out" [nn.cpp:98]   --->   Operation 60 'load' 'conv_i_i_le20_out_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%conv_i_i_le22_out_load = load i16 %conv_i_i_le22_out" [nn.cpp:98]   --->   Operation 61 'load' 'conv_i_i_le22_out_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%conv_i_i_le24_out_load = load i16 %conv_i_i_le24_out" [nn.cpp:98]   --->   Operation 62 'load' 'conv_i_i_le24_out_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%conv_i_i_le26_out_load = load i16 %conv_i_i_le26_out" [nn.cpp:98]   --->   Operation 63 'load' 'conv_i_i_le26_out_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%conv_i_i_le28_out_load = load i16 %conv_i_i_le28_out" [nn.cpp:98]   --->   Operation 64 'load' 'conv_i_i_le28_out_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%conv_i_i_le30_out_load = load i16 %conv_i_i_le30_out" [nn.cpp:98]   --->   Operation 65 'load' 'conv_i_i_le30_out_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%conv_i_i_le32_out_load = load i16 %conv_i_i_le32_out" [nn.cpp:98]   --->   Operation 66 'load' 'conv_i_i_le32_out_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%conv_i_i_le34_out_load = load i16 %conv_i_i_le34_out" [nn.cpp:98]   --->   Operation 67 'load' 'conv_i_i_le34_out_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i11 %layer2_bias_load" [nn.cpp:94]   --->   Operation 68 'sext' 'sext_ln94' <Predicate = (!icmp_ln92 & cmp131_read)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.86ns)   --->   "%tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.10i16.i4, i16 %conv_i_i_le16_out_load, i16 %conv_i_i_le18_out_load, i16 %conv_i_i_le20_out_load, i16 %conv_i_i_le22_out_load, i16 %conv_i_i_le24_out_load, i16 %conv_i_i_le26_out_load, i16 %conv_i_i_le28_out_load, i16 %conv_i_i_le30_out_load, i16 %conv_i_i_le32_out_load, i16 %conv_i_i_le34_out_load, i4 %i_1" [nn.cpp:94]   --->   Operation 69 'mux' 'tmp_4' <Predicate = (!icmp_ln92 & !cmp131_read)> <Delay = 1.86> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/3] (0.00ns) (grouped into DSP with root node add_ln96)   --->   "%mul_ln96 = mul i24 %sext_ln96, i24 %zext_ln96_1" [nn.cpp:96]   --->   Operation 70 'mul' 'mul_ln96' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (1.29ns)   --->   "%empty = select i1 %cmp131_read, i16 %sext_ln94, i16 %tmp_4" [nn.cpp:94]   --->   Operation 71 'select' 'empty' <Predicate = (!icmp_ln92)> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %empty, i8 0" [nn.cpp:96]   --->   Operation 72 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96 = add i24 %shl_ln1, i24 %mul_ln96" [nn.cpp:96]   --->   Operation 73 'add' 'add_ln96' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [2/3] (1.45ns) (grouped into DSP with root node add_ln96_1)   --->   "%mul_ln96_1 = mul i24 %sext_ln96_1, i24 %zext_ln96_2" [nn.cpp:96]   --->   Operation 74 'mul' 'mul_ln96_1' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln96_3 = zext i15 %layer1_output_2_load" [nn.cpp:96]   --->   Operation 75 'zext' 'zext_ln96_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln96_2 = sext i13 %layer2_weight_tile_2_load" [nn.cpp:96]   --->   Operation 76 'sext' 'sext_ln96_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 77 [3/3] (1.45ns) (grouped into DSP with root node add_ln96_2)   --->   "%mul_ln96_2 = mul i24 %sext_ln96_2, i24 %zext_ln96_3" [nn.cpp:96]   --->   Operation 77 'mul' 'mul_ln96_2' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 145 'ret' 'ret_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 78 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96 = add i24 %shl_ln1, i24 %mul_ln96" [nn.cpp:96]   --->   Operation 78 'add' 'add_ln96' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 79 [1/3] (0.00ns) (grouped into DSP with root node add_ln96_1)   --->   "%mul_ln96_1 = mul i24 %sext_ln96_1, i24 %zext_ln96_2" [nn.cpp:96]   --->   Operation 79 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln96, i32 8, i32 23" [nn.cpp:96]   --->   Operation 80 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln96_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:96]   --->   Operation 81 'bitconcatenate' 'shl_ln96_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96_1 = add i24 %shl_ln96_1, i24 %mul_ln96_1" [nn.cpp:96]   --->   Operation 82 'add' 'add_ln96_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [2/3] (1.45ns) (grouped into DSP with root node add_ln96_2)   --->   "%mul_ln96_2 = mul i24 %sext_ln96_2, i24 %zext_ln96_3" [nn.cpp:96]   --->   Operation 83 'mul' 'mul_ln96_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln96_4 = zext i15 %layer1_output_3_load" [nn.cpp:96]   --->   Operation 84 'zext' 'zext_ln96_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln96_3 = sext i13 %layer2_weight_tile_3_load" [nn.cpp:96]   --->   Operation 85 'sext' 'sext_ln96_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [3/3] (1.45ns) (grouped into DSP with root node add_ln96_3)   --->   "%mul_ln96_3 = mul i24 %sext_ln96_3, i24 %zext_ln96_4" [nn.cpp:96]   --->   Operation 86 'mul' 'mul_ln96_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 87 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96_1 = add i24 %shl_ln96_1, i24 %mul_ln96_1" [nn.cpp:96]   --->   Operation 87 'add' 'add_ln96_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 88 [1/3] (0.00ns) (grouped into DSP with root node add_ln96_2)   --->   "%mul_ln96_2 = mul i24 %sext_ln96_2, i24 %zext_ln96_3" [nn.cpp:96]   --->   Operation 88 'mul' 'mul_ln96_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln96_1, i32 8, i32 23" [nn.cpp:96]   --->   Operation 89 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln96_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0" [nn.cpp:96]   --->   Operation 90 'bitconcatenate' 'shl_ln96_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96_2 = add i24 %shl_ln96_2, i24 %mul_ln96_2" [nn.cpp:96]   --->   Operation 91 'add' 'add_ln96_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 92 [2/3] (1.45ns) (grouped into DSP with root node add_ln96_3)   --->   "%mul_ln96_3 = mul i24 %sext_ln96_3, i24 %zext_ln96_4" [nn.cpp:96]   --->   Operation 92 'mul' 'mul_ln96_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 93 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96_2 = add i24 %shl_ln96_2, i24 %mul_ln96_2" [nn.cpp:96]   --->   Operation 93 'add' 'add_ln96_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [1/3] (0.00ns) (grouped into DSP with root node add_ln96_3)   --->   "%mul_ln96_3 = mul i24 %sext_ln96_3, i24 %zext_ln96_4" [nn.cpp:96]   --->   Operation 94 'mul' 'mul_ln96_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln96_2, i32 8, i32 23" [nn.cpp:96]   --->   Operation 95 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln96_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0" [nn.cpp:96]   --->   Operation 96 'bitconcatenate' 'shl_ln96_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96_3 = add i24 %shl_ln96_3, i24 %mul_ln96_3" [nn.cpp:96]   --->   Operation 97 'add' 'add_ln96_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 5.02>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%p_0_0_0114_i3_out_load = load i16 %p_0_0_0114_i3_out"   --->   Operation 98 'load' 'p_0_0_0114_i3_out_load' <Predicate = (cmp131_read)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [nn.cpp:93]   --->   Operation 99 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln92 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [nn.cpp:92]   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [nn.cpp:92]   --->   Operation 101 'specloopname' 'specloopname_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node max_val)   --->   "%layer2_output_1 = select i1 %cmp131_read, i16 %p_0_0_0114_i3_out_load, i16 %conv_i_i_le16_out_load" [nn.cpp:98]   --->   Operation 102 'select' 'layer2_output_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 103 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96_3 = add i24 %shl_ln96_3, i24 %mul_ln96_3" [nn.cpp:96]   --->   Operation 103 'add' 'add_ln96_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln96_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln96_3, i32 8, i32 23" [nn.cpp:96]   --->   Operation 104 'partselect' 'trunc_ln96_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (1.77ns)   --->   "%icmp_ln98 = icmp_eq  i4 %i_1, i4 0" [nn.cpp:98]   --->   Operation 105 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (1.77ns)   --->   "%icmp_ln98_1 = icmp_eq  i4 %i_1, i4 1" [nn.cpp:98]   --->   Operation 106 'icmp' 'icmp_ln98_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (1.77ns)   --->   "%icmp_ln98_2 = icmp_eq  i4 %i_1, i4 2" [nn.cpp:98]   --->   Operation 107 'icmp' 'icmp_ln98_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (1.77ns)   --->   "%icmp_ln98_3 = icmp_eq  i4 %i_1, i4 3" [nn.cpp:98]   --->   Operation 108 'icmp' 'icmp_ln98_3' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.77ns)   --->   "%icmp_ln98_4 = icmp_eq  i4 %i_1, i4 4" [nn.cpp:98]   --->   Operation 109 'icmp' 'icmp_ln98_4' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (1.77ns)   --->   "%icmp_ln98_5 = icmp_eq  i4 %i_1, i4 5" [nn.cpp:98]   --->   Operation 110 'icmp' 'icmp_ln98_5' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (1.77ns)   --->   "%icmp_ln98_6 = icmp_eq  i4 %i_1, i4 6" [nn.cpp:98]   --->   Operation 111 'icmp' 'icmp_ln98_6' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (1.77ns)   --->   "%icmp_ln98_7 = icmp_eq  i4 %i_1, i4 7" [nn.cpp:98]   --->   Operation 112 'icmp' 'icmp_ln98_7' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (1.77ns)   --->   "%icmp_ln98_8 = icmp_eq  i4 %i_1, i4 8" [nn.cpp:98]   --->   Operation 113 'icmp' 'icmp_ln98_8' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_7)   --->   "%or_ln98 = or i1 %icmp_ln98, i1 %icmp_ln98_1" [nn.cpp:98]   --->   Operation 114 'or' 'or_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_7)   --->   "%or_ln98_1 = or i1 %icmp_ln98_2, i1 %icmp_ln98_3" [nn.cpp:98]   --->   Operation 115 'or' 'or_ln98_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_7)   --->   "%or_ln98_2 = or i1 %or_ln98_1, i1 %or_ln98" [nn.cpp:98]   --->   Operation 116 'or' 'or_ln98_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_6)   --->   "%or_ln98_3 = or i1 %icmp_ln98_4, i1 %icmp_ln98_5" [nn.cpp:98]   --->   Operation 117 'or' 'or_ln98_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_6)   --->   "%or_ln98_4 = or i1 %icmp_ln98_7, i1 %icmp_ln98_8" [nn.cpp:98]   --->   Operation 118 'or' 'or_ln98_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_6)   --->   "%or_ln98_5 = or i1 %or_ln98_4, i1 %icmp_ln98_6" [nn.cpp:98]   --->   Operation 119 'or' 'or_ln98_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln98_6 = or i1 %or_ln98_5, i1 %or_ln98_3" [nn.cpp:98]   --->   Operation 120 'or' 'or_ln98_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln98_7 = or i1 %or_ln98_6, i1 %or_ln98_2" [nn.cpp:98]   --->   Operation 121 'or' 'or_ln98_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (1.29ns) (out node of the LUT)   --->   "%layer2_output = select i1 %or_ln98_7, i16 %conv_i_i_le34_out_load, i16 %trunc_ln96_3" [nn.cpp:98]   --->   Operation 122 'select' 'layer2_output' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (1.29ns)   --->   "%layer2_output_2 = select i1 %icmp_ln98_8, i16 %trunc_ln96_3, i16 %conv_i_i_le32_out_load" [nn.cpp:98]   --->   Operation 123 'select' 'layer2_output_2' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (1.29ns)   --->   "%layer2_output_3 = select i1 %icmp_ln98_7, i16 %trunc_ln96_3, i16 %conv_i_i_le30_out_load" [nn.cpp:98]   --->   Operation 124 'select' 'layer2_output_3' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (1.29ns)   --->   "%layer2_output_4 = select i1 %icmp_ln98_6, i16 %trunc_ln96_3, i16 %conv_i_i_le28_out_load" [nn.cpp:98]   --->   Operation 125 'select' 'layer2_output_4' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (1.29ns)   --->   "%layer2_output_5 = select i1 %icmp_ln98_5, i16 %trunc_ln96_3, i16 %conv_i_i_le26_out_load" [nn.cpp:98]   --->   Operation 126 'select' 'layer2_output_5' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (1.29ns)   --->   "%layer2_output_6 = select i1 %icmp_ln98_4, i16 %trunc_ln96_3, i16 %conv_i_i_le24_out_load" [nn.cpp:98]   --->   Operation 127 'select' 'layer2_output_6' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (1.29ns)   --->   "%layer2_output_7 = select i1 %icmp_ln98_3, i16 %trunc_ln96_3, i16 %conv_i_i_le22_out_load" [nn.cpp:98]   --->   Operation 128 'select' 'layer2_output_7' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (1.29ns)   --->   "%layer2_output_8 = select i1 %icmp_ln98_2, i16 %trunc_ln96_3, i16 %conv_i_i_le20_out_load" [nn.cpp:98]   --->   Operation 129 'select' 'layer2_output_8' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (1.29ns)   --->   "%layer2_output_9 = select i1 %icmp_ln98_1, i16 %trunc_ln96_3, i16 %conv_i_i_le18_out_load" [nn.cpp:98]   --->   Operation 130 'select' 'layer2_output_9' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (1.29ns)   --->   "%layer2_output_10 = select i1 %icmp_ln98, i16 %trunc_ln96_3, i16 %conv_i_i_le16_out_load" [nn.cpp:98]   --->   Operation 131 'select' 'layer2_output_10' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (1.29ns) (out node of the LUT)   --->   "%max_val = select i1 %icmp_ln98, i16 %trunc_ln96_3, i16 %layer2_output_1" [nn.cpp:98]   --->   Operation 132 'select' 'max_val' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %layer2_output, i16 %conv_i_i_le34_out" [nn.cpp:92]   --->   Operation 133 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %layer2_output_2, i16 %conv_i_i_le32_out" [nn.cpp:92]   --->   Operation 134 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %layer2_output_3, i16 %conv_i_i_le30_out" [nn.cpp:92]   --->   Operation 135 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %layer2_output_4, i16 %conv_i_i_le28_out" [nn.cpp:92]   --->   Operation 136 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %layer2_output_5, i16 %conv_i_i_le26_out" [nn.cpp:92]   --->   Operation 137 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %layer2_output_6, i16 %conv_i_i_le24_out" [nn.cpp:92]   --->   Operation 138 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %layer2_output_7, i16 %conv_i_i_le22_out" [nn.cpp:92]   --->   Operation 139 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %layer2_output_8, i16 %conv_i_i_le20_out" [nn.cpp:92]   --->   Operation 140 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %layer2_output_9, i16 %conv_i_i_le18_out" [nn.cpp:92]   --->   Operation 141 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %layer2_output_10, i16 %conv_i_i_le16_out" [nn.cpp:92]   --->   Operation 142 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %max_val, i16 %p_0_0_0114_i3_out" [nn.cpp:92]   --->   Operation 143 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln92 = br void %for.body130" [nn.cpp:92]   --->   Operation 144 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cmp131]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_weight_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weight_tile_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weight_tile_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weight_tile_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tile_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_output_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_output_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_i_i_le34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ conv_i_i_le32_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ conv_i_i_le30_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ conv_i_i_le28_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ conv_i_i_le26_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ conv_i_i_le24_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ conv_i_i_le22_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ conv_i_i_le20_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ conv_i_i_le18_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ conv_i_i_le16_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_0_0114_i3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ layer2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                         (alloca           ) [ 010000000]
tile_1_read               (read             ) [ 000000000]
cmp131_read               (read             ) [ 011111111]
store_ln0                 (store            ) [ 000000000]
br_ln0                    (br               ) [ 000000000]
i_1                       (load             ) [ 011111111]
icmp_ln92                 (icmp             ) [ 011110000]
add_ln92                  (add              ) [ 000000000]
br_ln92                   (br               ) [ 000000000]
zext_ln92                 (zext             ) [ 000000000]
layer2_bias_addr          (getelementptr    ) [ 001000000]
layer2_weight_tile_addr   (getelementptr    ) [ 001000000]
layer2_weight_tile_1_addr (getelementptr    ) [ 001000000]
layer2_weight_tile_2_addr (getelementptr    ) [ 001000000]
layer2_weight_tile_3_addr (getelementptr    ) [ 001000000]
lshr_ln1                  (partselect       ) [ 000000000]
zext_ln96                 (zext             ) [ 000000000]
layer1_output_addr        (getelementptr    ) [ 001000000]
layer1_output_1_addr      (getelementptr    ) [ 001000000]
layer1_output_2_addr      (getelementptr    ) [ 001000000]
layer1_output_3_addr      (getelementptr    ) [ 001000000]
store_ln92                (store            ) [ 000000000]
layer2_bias_load          (load             ) [ 000110000]
layer2_weight_tile_load   (load             ) [ 000000000]
layer2_weight_tile_1_load (load             ) [ 000100000]
layer2_weight_tile_2_load (load             ) [ 000110000]
layer2_weight_tile_3_load (load             ) [ 010111000]
layer1_output_load        (load             ) [ 000000000]
layer1_output_1_load      (load             ) [ 000100000]
layer1_output_2_load      (load             ) [ 000110000]
layer1_output_3_load      (load             ) [ 010111000]
zext_ln96_1               (zext             ) [ 000110000]
sext_ln96                 (sext             ) [ 000110000]
zext_ln96_2               (zext             ) [ 010011000]
sext_ln96_1               (sext             ) [ 010011000]
conv_i_i_le16_out_load    (load             ) [ 011111111]
conv_i_i_le18_out_load    (load             ) [ 011111111]
conv_i_i_le20_out_load    (load             ) [ 011111111]
conv_i_i_le22_out_load    (load             ) [ 011111111]
conv_i_i_le24_out_load    (load             ) [ 011111111]
conv_i_i_le26_out_load    (load             ) [ 011111111]
conv_i_i_le28_out_load    (load             ) [ 011111111]
conv_i_i_le30_out_load    (load             ) [ 011111111]
conv_i_i_le32_out_load    (load             ) [ 011111111]
conv_i_i_le34_out_load    (load             ) [ 011111111]
sext_ln94                 (sext             ) [ 000000000]
tmp_4                     (mux              ) [ 000000000]
mul_ln96                  (mul              ) [ 010001000]
empty                     (select           ) [ 000000000]
shl_ln1                   (bitconcatenate   ) [ 010001000]
zext_ln96_3               (zext             ) [ 011001100]
sext_ln96_2               (sext             ) [ 011001100]
add_ln96                  (add              ) [ 000000000]
mul_ln96_1                (mul              ) [ 001000100]
tmp_s                     (partselect       ) [ 000000000]
shl_ln96_1                (bitconcatenate   ) [ 001000100]
zext_ln96_4               (zext             ) [ 001100110]
sext_ln96_3               (sext             ) [ 001100110]
add_ln96_1                (add              ) [ 000000000]
mul_ln96_2                (mul              ) [ 000100010]
tmp_1                     (partselect       ) [ 000000000]
shl_ln96_2                (bitconcatenate   ) [ 000100010]
add_ln96_2                (add              ) [ 000000000]
mul_ln96_3                (mul              ) [ 000010001]
tmp_2                     (partselect       ) [ 000000000]
shl_ln96_3                (bitconcatenate   ) [ 000010001]
p_0_0_0114_i3_out_load    (load             ) [ 000000000]
specpipeline_ln93         (specpipeline     ) [ 000000000]
speclooptripcount_ln92    (speclooptripcount) [ 000000000]
specloopname_ln92         (specloopname     ) [ 000000000]
layer2_output_1           (select           ) [ 000000000]
add_ln96_3                (add              ) [ 000000000]
trunc_ln96_3              (partselect       ) [ 000000000]
icmp_ln98                 (icmp             ) [ 000000000]
icmp_ln98_1               (icmp             ) [ 000000000]
icmp_ln98_2               (icmp             ) [ 000000000]
icmp_ln98_3               (icmp             ) [ 000000000]
icmp_ln98_4               (icmp             ) [ 000000000]
icmp_ln98_5               (icmp             ) [ 000000000]
icmp_ln98_6               (icmp             ) [ 000000000]
icmp_ln98_7               (icmp             ) [ 000000000]
icmp_ln98_8               (icmp             ) [ 000000000]
or_ln98                   (or               ) [ 000000000]
or_ln98_1                 (or               ) [ 000000000]
or_ln98_2                 (or               ) [ 000000000]
or_ln98_3                 (or               ) [ 000000000]
or_ln98_4                 (or               ) [ 000000000]
or_ln98_5                 (or               ) [ 000000000]
or_ln98_6                 (or               ) [ 000000000]
or_ln98_7                 (or               ) [ 000000000]
layer2_output             (select           ) [ 000000000]
layer2_output_2           (select           ) [ 000000000]
layer2_output_3           (select           ) [ 000000000]
layer2_output_4           (select           ) [ 000000000]
layer2_output_5           (select           ) [ 000000000]
layer2_output_6           (select           ) [ 000000000]
layer2_output_7           (select           ) [ 000000000]
layer2_output_8           (select           ) [ 000000000]
layer2_output_9           (select           ) [ 000000000]
layer2_output_10          (select           ) [ 000000000]
max_val                   (select           ) [ 000000000]
store_ln92                (store            ) [ 000000000]
store_ln92                (store            ) [ 000000000]
store_ln92                (store            ) [ 000000000]
store_ln92                (store            ) [ 000000000]
store_ln92                (store            ) [ 000000000]
store_ln92                (store            ) [ 000000000]
store_ln92                (store            ) [ 000000000]
store_ln92                (store            ) [ 000000000]
store_ln92                (store            ) [ 000000000]
store_ln92                (store            ) [ 000000000]
store_ln92                (store            ) [ 000000000]
br_ln92                   (br               ) [ 000000000]
ret_ln0                   (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cmp131">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp131"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_weight_tile">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weight_tile"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_weight_tile_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weight_tile_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer2_weight_tile_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weight_tile_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer2_weight_tile_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weight_tile_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tile_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer1_output">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer1_output_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer1_output_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer1_output_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_i_i_le34_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_le34_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_i_i_le32_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_le32_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_i_i_le30_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_le30_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_i_i_le28_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_le28_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_i_i_le26_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_le26_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_i_i_le24_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_le24_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_i_i_le22_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_le22_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_i_i_le20_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_le20_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_i_i_le18_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_le18_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_i_i_le16_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_le16_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_0_0_0114_i3_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0114_i3_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="layer2_bias">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10i16.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tile_1_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="6" slack="0"/>
<pin id="111" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tile_1_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="cmp131_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp131_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="layer2_bias_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_bias_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_bias_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="layer2_weight_tile_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="13" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weight_tile_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="layer2_weight_tile_1_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="13" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weight_tile_1_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="layer2_weight_tile_2_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="13" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weight_tile_2_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="layer2_weight_tile_3_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="13" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weight_tile_3_addr/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_weight_tile_load/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_weight_tile_1_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_weight_tile_2_load/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_weight_tile_3_load/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="layer1_output_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="15" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="layer1_output_1_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="15" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_1_addr/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="layer1_output_2_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="15" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_2_addr/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="layer1_output_3_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="15" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_3_addr/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_load/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_1_load/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_2_load/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_3_load/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln0_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_1_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln92_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln92_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln92_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="lshr_ln1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="6" slack="0"/>
<pin id="269" dir="0" index="2" bw="3" slack="0"/>
<pin id="270" dir="0" index="3" bw="4" slack="0"/>
<pin id="271" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln96_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln92_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln96_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="15" slack="0"/>
<pin id="291" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sext_ln96_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="13" slack="0"/>
<pin id="295" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln96_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="15" slack="1"/>
<pin id="299" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_2/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sext_ln96_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="13" slack="1"/>
<pin id="302" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96_1/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="conv_i_i_le16_out_load_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le16_out_load/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="conv_i_i_le18_out_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le18_out_load/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="conv_i_i_le20_out_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le20_out_load/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="conv_i_i_le22_out_load_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le22_out_load/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="conv_i_i_le24_out_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le24_out_load/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="conv_i_i_le26_out_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le26_out_load/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="conv_i_i_le28_out_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le28_out_load/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="conv_i_i_le30_out_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le30_out_load/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="conv_i_i_le32_out_load_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le32_out_load/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="conv_i_i_le34_out_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le34_out_load/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln94_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="2"/>
<pin id="345" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="0" index="2" bw="16" slack="0"/>
<pin id="350" dir="0" index="3" bw="16" slack="0"/>
<pin id="351" dir="0" index="4" bw="16" slack="0"/>
<pin id="352" dir="0" index="5" bw="16" slack="0"/>
<pin id="353" dir="0" index="6" bw="16" slack="0"/>
<pin id="354" dir="0" index="7" bw="16" slack="0"/>
<pin id="355" dir="0" index="8" bw="16" slack="0"/>
<pin id="356" dir="0" index="9" bw="16" slack="0"/>
<pin id="357" dir="0" index="10" bw="16" slack="0"/>
<pin id="358" dir="0" index="11" bw="4" slack="3"/>
<pin id="359" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="empty_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="3"/>
<pin id="373" dir="0" index="1" bw="11" slack="0"/>
<pin id="374" dir="0" index="2" bw="16" slack="0"/>
<pin id="375" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="shl_ln1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="24" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln96_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="15" slack="2"/>
<pin id="388" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_3/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sext_ln96_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="13" slack="2"/>
<pin id="391" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96_2/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_s_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="24" slack="0"/>
<pin id="395" dir="0" index="2" bw="5" slack="0"/>
<pin id="396" dir="0" index="3" bw="6" slack="0"/>
<pin id="397" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="shl_ln96_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="24" slack="0"/>
<pin id="403" dir="0" index="1" bw="16" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln96_1/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln96_4_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="15" slack="3"/>
<pin id="411" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_4/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln96_3_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="13" slack="3"/>
<pin id="414" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96_3/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="24" slack="0"/>
<pin id="418" dir="0" index="2" bw="5" slack="0"/>
<pin id="419" dir="0" index="3" bw="6" slack="0"/>
<pin id="420" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="shl_ln96_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="24" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln96_2/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="0" index="1" bw="24" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="0" index="3" bw="6" slack="0"/>
<pin id="437" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="shl_ln96_3_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="24" slack="0"/>
<pin id="443" dir="0" index="1" bw="16" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln96_3/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_0_0_0114_i3_out_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="0"/>
<pin id="451" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0114_i3_out_load/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="layer2_output_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="7"/>
<pin id="455" dir="0" index="1" bw="16" slack="0"/>
<pin id="456" dir="0" index="2" bw="16" slack="4"/>
<pin id="457" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layer2_output_1/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln96_3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="0" index="1" bw="24" slack="0"/>
<pin id="462" dir="0" index="2" bw="5" slack="0"/>
<pin id="463" dir="0" index="3" bw="6" slack="0"/>
<pin id="464" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln96_3/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln98_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="7"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln98_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="7"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98_1/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln98_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="7"/>
<pin id="480" dir="0" index="1" bw="3" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98_2/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln98_3_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="7"/>
<pin id="485" dir="0" index="1" bw="3" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98_3/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln98_4_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="7"/>
<pin id="490" dir="0" index="1" bw="4" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98_4/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="icmp_ln98_5_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="7"/>
<pin id="495" dir="0" index="1" bw="4" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98_5/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln98_6_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="7"/>
<pin id="500" dir="0" index="1" bw="4" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98_6/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln98_7_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="7"/>
<pin id="505" dir="0" index="1" bw="4" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98_7/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln98_8_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="7"/>
<pin id="510" dir="0" index="1" bw="4" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98_8/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="or_ln98_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln98/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="or_ln98_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln98_1/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="or_ln98_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln98_2/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="or_ln98_3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln98_3/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_ln98_4_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln98_4/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="or_ln98_5_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln98_5/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="or_ln98_6_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln98_6/8 "/>
</bind>
</comp>

<comp id="555" class="1004" name="or_ln98_7_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln98_7/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="layer2_output_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="16" slack="4"/>
<pin id="564" dir="0" index="2" bw="16" slack="0"/>
<pin id="565" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layer2_output/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="layer2_output_2_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="16" slack="0"/>
<pin id="571" dir="0" index="2" bw="16" slack="4"/>
<pin id="572" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layer2_output_2/8 "/>
</bind>
</comp>

<comp id="575" class="1004" name="layer2_output_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="16" slack="0"/>
<pin id="578" dir="0" index="2" bw="16" slack="4"/>
<pin id="579" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layer2_output_3/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="layer2_output_4_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="16" slack="0"/>
<pin id="585" dir="0" index="2" bw="16" slack="4"/>
<pin id="586" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layer2_output_4/8 "/>
</bind>
</comp>

<comp id="589" class="1004" name="layer2_output_5_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="16" slack="0"/>
<pin id="592" dir="0" index="2" bw="16" slack="4"/>
<pin id="593" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layer2_output_5/8 "/>
</bind>
</comp>

<comp id="596" class="1004" name="layer2_output_6_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="16" slack="0"/>
<pin id="599" dir="0" index="2" bw="16" slack="4"/>
<pin id="600" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layer2_output_6/8 "/>
</bind>
</comp>

<comp id="603" class="1004" name="layer2_output_7_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="16" slack="0"/>
<pin id="606" dir="0" index="2" bw="16" slack="4"/>
<pin id="607" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layer2_output_7/8 "/>
</bind>
</comp>

<comp id="610" class="1004" name="layer2_output_8_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="16" slack="0"/>
<pin id="613" dir="0" index="2" bw="16" slack="4"/>
<pin id="614" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layer2_output_8/8 "/>
</bind>
</comp>

<comp id="617" class="1004" name="layer2_output_9_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="16" slack="0"/>
<pin id="620" dir="0" index="2" bw="16" slack="4"/>
<pin id="621" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layer2_output_9/8 "/>
</bind>
</comp>

<comp id="624" class="1004" name="layer2_output_10_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="16" slack="0"/>
<pin id="627" dir="0" index="2" bw="16" slack="4"/>
<pin id="628" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layer2_output_10/8 "/>
</bind>
</comp>

<comp id="631" class="1004" name="max_val_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="16" slack="0"/>
<pin id="634" dir="0" index="2" bw="16" slack="0"/>
<pin id="635" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val/8 "/>
</bind>
</comp>

<comp id="639" class="1004" name="store_ln92_store_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="0"/>
<pin id="641" dir="0" index="1" bw="16" slack="0"/>
<pin id="642" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/8 "/>
</bind>
</comp>

<comp id="645" class="1004" name="store_ln92_store_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="0"/>
<pin id="647" dir="0" index="1" bw="16" slack="0"/>
<pin id="648" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/8 "/>
</bind>
</comp>

<comp id="651" class="1004" name="store_ln92_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="0"/>
<pin id="653" dir="0" index="1" bw="16" slack="0"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/8 "/>
</bind>
</comp>

<comp id="657" class="1004" name="store_ln92_store_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="0"/>
<pin id="659" dir="0" index="1" bw="16" slack="0"/>
<pin id="660" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/8 "/>
</bind>
</comp>

<comp id="663" class="1004" name="store_ln92_store_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="0"/>
<pin id="665" dir="0" index="1" bw="16" slack="0"/>
<pin id="666" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/8 "/>
</bind>
</comp>

<comp id="669" class="1004" name="store_ln92_store_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="0"/>
<pin id="671" dir="0" index="1" bw="16" slack="0"/>
<pin id="672" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/8 "/>
</bind>
</comp>

<comp id="675" class="1004" name="store_ln92_store_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="16" slack="0"/>
<pin id="677" dir="0" index="1" bw="16" slack="0"/>
<pin id="678" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/8 "/>
</bind>
</comp>

<comp id="681" class="1004" name="store_ln92_store_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="0"/>
<pin id="683" dir="0" index="1" bw="16" slack="0"/>
<pin id="684" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/8 "/>
</bind>
</comp>

<comp id="687" class="1004" name="store_ln92_store_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="0"/>
<pin id="689" dir="0" index="1" bw="16" slack="0"/>
<pin id="690" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/8 "/>
</bind>
</comp>

<comp id="693" class="1004" name="store_ln92_store_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="16" slack="0"/>
<pin id="695" dir="0" index="1" bw="16" slack="0"/>
<pin id="696" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/8 "/>
</bind>
</comp>

<comp id="699" class="1004" name="store_ln92_store_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="0"/>
<pin id="701" dir="0" index="1" bw="16" slack="0"/>
<pin id="702" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/8 "/>
</bind>
</comp>

<comp id="705" class="1007" name="grp_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="13" slack="0"/>
<pin id="707" dir="0" index="1" bw="15" slack="0"/>
<pin id="708" dir="0" index="2" bw="24" slack="0"/>
<pin id="709" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln96/2 add_ln96/4 "/>
</bind>
</comp>

<comp id="714" class="1007" name="grp_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="13" slack="0"/>
<pin id="716" dir="0" index="1" bw="15" slack="0"/>
<pin id="717" dir="0" index="2" bw="24" slack="0"/>
<pin id="718" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln96_1/3 add_ln96_1/5 "/>
</bind>
</comp>

<comp id="723" class="1007" name="grp_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="13" slack="0"/>
<pin id="725" dir="0" index="1" bw="15" slack="0"/>
<pin id="726" dir="0" index="2" bw="24" slack="0"/>
<pin id="727" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln96_2/4 add_ln96_2/6 "/>
</bind>
</comp>

<comp id="732" class="1007" name="grp_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="13" slack="0"/>
<pin id="734" dir="0" index="1" bw="15" slack="0"/>
<pin id="735" dir="0" index="2" bw="24" slack="0"/>
<pin id="736" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln96_3/5 add_ln96_3/7 "/>
</bind>
</comp>

<comp id="741" class="1005" name="i_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="0"/>
<pin id="743" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="748" class="1005" name="cmp131_read_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp131_read "/>
</bind>
</comp>

<comp id="754" class="1005" name="i_1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="4" slack="3"/>
<pin id="756" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="768" class="1005" name="icmp_ln92_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="1"/>
<pin id="770" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="772" class="1005" name="layer2_bias_addr_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="4" slack="1"/>
<pin id="774" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer2_bias_addr "/>
</bind>
</comp>

<comp id="777" class="1005" name="layer2_weight_tile_addr_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="4" slack="1"/>
<pin id="779" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weight_tile_addr "/>
</bind>
</comp>

<comp id="782" class="1005" name="layer2_weight_tile_1_addr_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="4" slack="1"/>
<pin id="784" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weight_tile_1_addr "/>
</bind>
</comp>

<comp id="787" class="1005" name="layer2_weight_tile_2_addr_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="4" slack="1"/>
<pin id="789" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weight_tile_2_addr "/>
</bind>
</comp>

<comp id="792" class="1005" name="layer2_weight_tile_3_addr_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="4" slack="1"/>
<pin id="794" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weight_tile_3_addr "/>
</bind>
</comp>

<comp id="797" class="1005" name="layer1_output_addr_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="4" slack="1"/>
<pin id="799" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr "/>
</bind>
</comp>

<comp id="802" class="1005" name="layer1_output_1_addr_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="4" slack="1"/>
<pin id="804" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_1_addr "/>
</bind>
</comp>

<comp id="807" class="1005" name="layer1_output_2_addr_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="4" slack="1"/>
<pin id="809" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_2_addr "/>
</bind>
</comp>

<comp id="812" class="1005" name="layer1_output_3_addr_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="4" slack="1"/>
<pin id="814" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_3_addr "/>
</bind>
</comp>

<comp id="817" class="1005" name="layer2_bias_load_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="11" slack="2"/>
<pin id="819" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="layer2_bias_load "/>
</bind>
</comp>

<comp id="822" class="1005" name="layer2_weight_tile_1_load_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="13" slack="1"/>
<pin id="824" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weight_tile_1_load "/>
</bind>
</comp>

<comp id="827" class="1005" name="layer2_weight_tile_2_load_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="13" slack="2"/>
<pin id="829" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="layer2_weight_tile_2_load "/>
</bind>
</comp>

<comp id="832" class="1005" name="layer2_weight_tile_3_load_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="13" slack="3"/>
<pin id="834" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="layer2_weight_tile_3_load "/>
</bind>
</comp>

<comp id="837" class="1005" name="layer1_output_1_load_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="15" slack="1"/>
<pin id="839" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_1_load "/>
</bind>
</comp>

<comp id="842" class="1005" name="layer1_output_2_load_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="15" slack="2"/>
<pin id="844" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="layer1_output_2_load "/>
</bind>
</comp>

<comp id="847" class="1005" name="layer1_output_3_load_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="15" slack="3"/>
<pin id="849" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="layer1_output_3_load "/>
</bind>
</comp>

<comp id="852" class="1005" name="zext_ln96_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="24" slack="1"/>
<pin id="854" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln96_1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="sext_ln96_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="24" slack="1"/>
<pin id="859" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln96 "/>
</bind>
</comp>

<comp id="862" class="1005" name="zext_ln96_2_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="24" slack="1"/>
<pin id="864" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln96_2 "/>
</bind>
</comp>

<comp id="867" class="1005" name="sext_ln96_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="24" slack="1"/>
<pin id="869" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln96_1 "/>
</bind>
</comp>

<comp id="872" class="1005" name="conv_i_i_le16_out_load_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="4"/>
<pin id="874" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv_i_i_le16_out_load "/>
</bind>
</comp>

<comp id="878" class="1005" name="conv_i_i_le18_out_load_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="16" slack="4"/>
<pin id="880" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv_i_i_le18_out_load "/>
</bind>
</comp>

<comp id="883" class="1005" name="conv_i_i_le20_out_load_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="16" slack="4"/>
<pin id="885" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv_i_i_le20_out_load "/>
</bind>
</comp>

<comp id="888" class="1005" name="conv_i_i_le22_out_load_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="4"/>
<pin id="890" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv_i_i_le22_out_load "/>
</bind>
</comp>

<comp id="893" class="1005" name="conv_i_i_le24_out_load_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="4"/>
<pin id="895" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv_i_i_le24_out_load "/>
</bind>
</comp>

<comp id="898" class="1005" name="conv_i_i_le26_out_load_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="16" slack="4"/>
<pin id="900" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv_i_i_le26_out_load "/>
</bind>
</comp>

<comp id="903" class="1005" name="conv_i_i_le28_out_load_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="16" slack="4"/>
<pin id="905" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv_i_i_le28_out_load "/>
</bind>
</comp>

<comp id="908" class="1005" name="conv_i_i_le30_out_load_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="16" slack="4"/>
<pin id="910" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv_i_i_le30_out_load "/>
</bind>
</comp>

<comp id="913" class="1005" name="conv_i_i_le32_out_load_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="4"/>
<pin id="915" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv_i_i_le32_out_load "/>
</bind>
</comp>

<comp id="918" class="1005" name="conv_i_i_le34_out_load_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="16" slack="4"/>
<pin id="920" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv_i_i_le34_out_load "/>
</bind>
</comp>

<comp id="923" class="1005" name="shl_ln1_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="24" slack="1"/>
<pin id="925" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="928" class="1005" name="zext_ln96_3_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="24" slack="1"/>
<pin id="930" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln96_3 "/>
</bind>
</comp>

<comp id="933" class="1005" name="sext_ln96_2_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="24" slack="1"/>
<pin id="935" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln96_2 "/>
</bind>
</comp>

<comp id="938" class="1005" name="shl_ln96_1_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="24" slack="1"/>
<pin id="940" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln96_1 "/>
</bind>
</comp>

<comp id="943" class="1005" name="zext_ln96_4_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="24" slack="1"/>
<pin id="945" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln96_4 "/>
</bind>
</comp>

<comp id="948" class="1005" name="sext_ln96_3_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="24" slack="1"/>
<pin id="950" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln96_3 "/>
</bind>
</comp>

<comp id="953" class="1005" name="shl_ln96_2_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="24" slack="1"/>
<pin id="955" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln96_2 "/>
</bind>
</comp>

<comp id="958" class="1005" name="shl_ln96_3_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="24" slack="1"/>
<pin id="960" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln96_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="44" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="46" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="56" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="56" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="56" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="56" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="56" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="133" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="140" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="147" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="154" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="56" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="56" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="185" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="192" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="199" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="206" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="242" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="54" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="242" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="272"><net_src comp="58" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="108" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="62" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="279"><net_src comp="266" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="288"><net_src comp="251" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="213" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="161" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="306"><net_src comp="38" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="34" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="28" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="26" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="24" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="22" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="20" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="360"><net_src comp="64" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="361"><net_src comp="303" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="362"><net_src comp="307" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="363"><net_src comp="311" pin="1"/><net_sink comp="346" pin=3"/></net>

<net id="364"><net_src comp="315" pin="1"/><net_sink comp="346" pin=4"/></net>

<net id="365"><net_src comp="319" pin="1"/><net_sink comp="346" pin=5"/></net>

<net id="366"><net_src comp="323" pin="1"/><net_sink comp="346" pin=6"/></net>

<net id="367"><net_src comp="327" pin="1"/><net_sink comp="346" pin=7"/></net>

<net id="368"><net_src comp="331" pin="1"/><net_sink comp="346" pin=8"/></net>

<net id="369"><net_src comp="335" pin="1"/><net_sink comp="346" pin=9"/></net>

<net id="370"><net_src comp="339" pin="1"/><net_sink comp="346" pin=10"/></net>

<net id="376"><net_src comp="343" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="377"><net_src comp="346" pin="12"/><net_sink comp="371" pin=2"/></net>

<net id="383"><net_src comp="66" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="371" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="68" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="398"><net_src comp="70" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="72" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="400"><net_src comp="74" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="406"><net_src comp="66" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="392" pin="4"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="68" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="421"><net_src comp="70" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="72" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="423"><net_src comp="74" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="429"><net_src comp="66" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="415" pin="4"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="68" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="438"><net_src comp="70" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="72" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="440"><net_src comp="74" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="446"><net_src comp="66" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="432" pin="4"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="68" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="40" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="449" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="70" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="72" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="467"><net_src comp="74" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="472"><net_src comp="50" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="54" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="90" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="92" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="94" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="96" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="98" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="100" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="102" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="468" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="473" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="478" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="483" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="513" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="488" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="493" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="503" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="508" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="498" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="531" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="525" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="459" pin="4"/><net_sink comp="561" pin=2"/></net>

<net id="573"><net_src comp="508" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="459" pin="4"/><net_sink comp="568" pin=1"/></net>

<net id="580"><net_src comp="503" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="459" pin="4"/><net_sink comp="575" pin=1"/></net>

<net id="587"><net_src comp="498" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="459" pin="4"/><net_sink comp="582" pin=1"/></net>

<net id="594"><net_src comp="493" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="459" pin="4"/><net_sink comp="589" pin=1"/></net>

<net id="601"><net_src comp="488" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="459" pin="4"/><net_sink comp="596" pin=1"/></net>

<net id="608"><net_src comp="483" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="459" pin="4"/><net_sink comp="603" pin=1"/></net>

<net id="615"><net_src comp="478" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="459" pin="4"/><net_sink comp="610" pin=1"/></net>

<net id="622"><net_src comp="473" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="459" pin="4"/><net_sink comp="617" pin=1"/></net>

<net id="629"><net_src comp="468" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="459" pin="4"/><net_sink comp="624" pin=1"/></net>

<net id="636"><net_src comp="468" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="459" pin="4"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="453" pin="3"/><net_sink comp="631" pin=2"/></net>

<net id="643"><net_src comp="561" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="20" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="568" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="22" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="575" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="24" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="582" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="26" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="589" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="28" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="596" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="30" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="603" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="32" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="610" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="34" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="617" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="36" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="624" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="38" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="631" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="40" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="710"><net_src comp="293" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="289" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="378" pin="3"/><net_sink comp="705" pin=2"/></net>

<net id="713"><net_src comp="705" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="719"><net_src comp="300" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="297" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="401" pin="3"/><net_sink comp="714" pin=2"/></net>

<net id="722"><net_src comp="714" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="728"><net_src comp="389" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="386" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="424" pin="3"/><net_sink comp="723" pin=2"/></net>

<net id="731"><net_src comp="723" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="737"><net_src comp="412" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="409" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="441" pin="3"/><net_sink comp="732" pin=2"/></net>

<net id="740"><net_src comp="732" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="744"><net_src comp="104" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="747"><net_src comp="741" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="751"><net_src comp="114" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="757"><net_src comp="242" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="346" pin=11"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="760"><net_src comp="754" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="761"><net_src comp="754" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="763"><net_src comp="754" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="764"><net_src comp="754" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="765"><net_src comp="754" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="766"><net_src comp="754" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="767"><net_src comp="754" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="771"><net_src comp="245" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="120" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="780"><net_src comp="133" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="785"><net_src comp="140" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="790"><net_src comp="147" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="795"><net_src comp="154" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="800"><net_src comp="185" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="805"><net_src comp="192" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="810"><net_src comp="199" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="815"><net_src comp="206" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="820"><net_src comp="127" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="825"><net_src comp="167" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="830"><net_src comp="173" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="835"><net_src comp="179" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="840"><net_src comp="219" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="845"><net_src comp="225" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="850"><net_src comp="231" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="855"><net_src comp="289" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="860"><net_src comp="293" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="865"><net_src comp="297" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="870"><net_src comp="300" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="875"><net_src comp="303" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="881"><net_src comp="307" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="617" pin=2"/></net>

<net id="886"><net_src comp="311" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="891"><net_src comp="315" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="896"><net_src comp="319" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="901"><net_src comp="323" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="906"><net_src comp="327" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="911"><net_src comp="331" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="916"><net_src comp="335" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="921"><net_src comp="339" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="926"><net_src comp="378" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="931"><net_src comp="386" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="936"><net_src comp="389" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="941"><net_src comp="401" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="946"><net_src comp="409" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="951"><net_src comp="412" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="956"><net_src comp="424" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="961"><net_src comp="441" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="732" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_i_i_le34_out | {8 }
	Port: conv_i_i_le32_out | {8 }
	Port: conv_i_i_le30_out | {8 }
	Port: conv_i_i_le28_out | {8 }
	Port: conv_i_i_le26_out | {8 }
	Port: conv_i_i_le24_out | {8 }
	Port: conv_i_i_le22_out | {8 }
	Port: conv_i_i_le20_out | {8 }
	Port: conv_i_i_le18_out | {8 }
	Port: conv_i_i_le16_out | {8 }
	Port: p_0_0_0114_i3_out | {8 }
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : cmp131 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : layer2_weight_tile | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : layer2_weight_tile_1 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : layer2_weight_tile_2 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : layer2_weight_tile_3 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : tile_1 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : layer1_output | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : layer1_output_1 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : layer1_output_2 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : layer1_output_3 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : conv_i_i_le34_out | {4 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : conv_i_i_le32_out | {4 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : conv_i_i_le30_out | {4 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : conv_i_i_le28_out | {4 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : conv_i_i_le26_out | {4 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : conv_i_i_le24_out | {4 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : conv_i_i_le22_out | {4 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : conv_i_i_le20_out | {4 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : conv_i_i_le18_out | {4 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : conv_i_i_le16_out | {4 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : p_0_0_0114_i3_out | {8 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : layer2_bias | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln92 : 2
		add_ln92 : 2
		br_ln92 : 3
		zext_ln92 : 2
		layer2_bias_addr : 3
		layer2_bias_load : 4
		layer2_weight_tile_addr : 3
		layer2_weight_tile_1_addr : 3
		layer2_weight_tile_2_addr : 3
		layer2_weight_tile_3_addr : 3
		layer2_weight_tile_load : 4
		layer2_weight_tile_1_load : 4
		layer2_weight_tile_2_load : 4
		layer2_weight_tile_3_load : 4
		zext_ln96 : 1
		layer1_output_addr : 2
		layer1_output_1_addr : 2
		layer1_output_2_addr : 2
		layer1_output_3_addr : 2
		layer1_output_load : 3
		layer1_output_1_load : 3
		layer1_output_2_load : 3
		layer1_output_3_load : 3
		store_ln92 : 3
	State 2
		zext_ln96_1 : 1
		sext_ln96 : 1
		mul_ln96 : 2
	State 3
		mul_ln96_1 : 1
	State 4
		tmp_4 : 1
		empty : 2
		shl_ln1 : 3
		add_ln96 : 4
		mul_ln96_2 : 1
	State 5
		tmp_s : 1
		shl_ln96_1 : 2
		add_ln96_1 : 3
		mul_ln96_3 : 1
	State 6
		tmp_1 : 1
		shl_ln96_2 : 2
		add_ln96_2 : 3
	State 7
		tmp_2 : 1
		shl_ln96_3 : 2
		add_ln96_3 : 3
	State 8
		layer2_output_1 : 1
		trunc_ln96_3 : 1
		or_ln98 : 1
		or_ln98_1 : 1
		or_ln98_2 : 1
		or_ln98_3 : 1
		or_ln98_4 : 1
		or_ln98_5 : 1
		or_ln98_6 : 1
		or_ln98_7 : 1
		layer2_output : 1
		layer2_output_2 : 2
		layer2_output_3 : 2
		layer2_output_4 : 2
		layer2_output_5 : 2
		layer2_output_6 : 2
		layer2_output_7 : 2
		layer2_output_8 : 2
		layer2_output_9 : 2
		layer2_output_10 : 2
		max_val : 2
		store_ln92 : 2
		store_ln92 : 3
		store_ln92 : 3
		store_ln92 : 3
		store_ln92 : 3
		store_ln92 : 3
		store_ln92 : 3
		store_ln92 : 3
		store_ln92 : 3
		store_ln92 : 3
		store_ln92 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |       empty_fu_371      |    0    |    0    |    16   |
|          |  layer2_output_1_fu_453 |    0    |    0    |    16   |
|          |   layer2_output_fu_561  |    0    |    0    |    16   |
|          |  layer2_output_2_fu_568 |    0    |    0    |    16   |
|          |  layer2_output_3_fu_575 |    0    |    0    |    16   |
|          |  layer2_output_4_fu_582 |    0    |    0    |    16   |
|  select  |  layer2_output_5_fu_589 |    0    |    0    |    16   |
|          |  layer2_output_6_fu_596 |    0    |    0    |    16   |
|          |  layer2_output_7_fu_603 |    0    |    0    |    16   |
|          |  layer2_output_8_fu_610 |    0    |    0    |    16   |
|          |  layer2_output_9_fu_617 |    0    |    0    |    16   |
|          | layer2_output_10_fu_624 |    0    |    0    |    16   |
|          |      max_val_fu_631     |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln92_fu_245    |    0    |    0    |    13   |
|          |     icmp_ln98_fu_468    |    0    |    0    |    13   |
|          |    icmp_ln98_1_fu_473   |    0    |    0    |    13   |
|          |    icmp_ln98_2_fu_478   |    0    |    0    |    13   |
|   icmp   |    icmp_ln98_3_fu_483   |    0    |    0    |    13   |
|          |    icmp_ln98_4_fu_488   |    0    |    0    |    13   |
|          |    icmp_ln98_5_fu_493   |    0    |    0    |    13   |
|          |    icmp_ln98_6_fu_498   |    0    |    0    |    13   |
|          |    icmp_ln98_7_fu_503   |    0    |    0    |    13   |
|          |    icmp_ln98_8_fu_508   |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|    mux   |       tmp_4_fu_346      |    0    |    0    |    41   |
|----------|-------------------------|---------|---------|---------|
|          |      or_ln98_fu_513     |    0    |    0    |    2    |
|          |     or_ln98_1_fu_519    |    0    |    0    |    2    |
|          |     or_ln98_2_fu_525    |    0    |    0    |    2    |
|    or    |     or_ln98_3_fu_531    |    0    |    0    |    2    |
|          |     or_ln98_4_fu_537    |    0    |    0    |    2    |
|          |     or_ln98_5_fu_543    |    0    |    0    |    2    |
|          |     or_ln98_6_fu_549    |    0    |    0    |    2    |
|          |     or_ln98_7_fu_555    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln92_fu_251     |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_705       |    1    |    0    |    0    |
|  muladd  |        grp_fu_714       |    1    |    0    |    0    |
|          |        grp_fu_723       |    1    |    0    |    0    |
|          |        grp_fu_732       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   | tile_1_read_read_fu_108 |    0    |    0    |    0    |
|          | cmp131_read_read_fu_114 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln92_fu_257    |    0    |    0    |    0    |
|          |     zext_ln96_fu_276    |    0    |    0    |    0    |
|   zext   |    zext_ln96_1_fu_289   |    0    |    0    |    0    |
|          |    zext_ln96_2_fu_297   |    0    |    0    |    0    |
|          |    zext_ln96_3_fu_386   |    0    |    0    |    0    |
|          |    zext_ln96_4_fu_409   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     lshr_ln1_fu_266     |    0    |    0    |    0    |
|          |       tmp_s_fu_392      |    0    |    0    |    0    |
|partselect|       tmp_1_fu_415      |    0    |    0    |    0    |
|          |       tmp_2_fu_432      |    0    |    0    |    0    |
|          |   trunc_ln96_3_fu_459   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     sext_ln96_fu_293    |    0    |    0    |    0    |
|          |    sext_ln96_1_fu_300   |    0    |    0    |    0    |
|   sext   |     sext_ln94_fu_343    |    0    |    0    |    0    |
|          |    sext_ln96_2_fu_389   |    0    |    0    |    0    |
|          |    sext_ln96_3_fu_412   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      shl_ln1_fu_378     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln96_1_fu_401    |    0    |    0    |    0    |
|          |    shl_ln96_2_fu_424    |    0    |    0    |    0    |
|          |    shl_ln96_3_fu_441    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    4    |    0    |   408   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|       cmp131_read_reg_748       |    1   |
|  conv_i_i_le16_out_load_reg_872 |   16   |
|  conv_i_i_le18_out_load_reg_878 |   16   |
|  conv_i_i_le20_out_load_reg_883 |   16   |
|  conv_i_i_le22_out_load_reg_888 |   16   |
|  conv_i_i_le24_out_load_reg_893 |   16   |
|  conv_i_i_le26_out_load_reg_898 |   16   |
|  conv_i_i_le28_out_load_reg_903 |   16   |
|  conv_i_i_le30_out_load_reg_908 |   16   |
|  conv_i_i_le32_out_load_reg_913 |   16   |
|  conv_i_i_le34_out_load_reg_918 |   16   |
|           i_1_reg_754           |    4   |
|            i_reg_741            |    4   |
|        icmp_ln92_reg_768        |    1   |
|   layer1_output_1_addr_reg_802  |    4   |
|   layer1_output_1_load_reg_837  |   15   |
|   layer1_output_2_addr_reg_807  |    4   |
|   layer1_output_2_load_reg_842  |   15   |
|   layer1_output_3_addr_reg_812  |    4   |
|   layer1_output_3_load_reg_847  |   15   |
|    layer1_output_addr_reg_797   |    4   |
|     layer2_bias_addr_reg_772    |    4   |
|     layer2_bias_load_reg_817    |   11   |
|layer2_weight_tile_1_addr_reg_782|    4   |
|layer2_weight_tile_1_load_reg_822|   13   |
|layer2_weight_tile_2_addr_reg_787|    4   |
|layer2_weight_tile_2_load_reg_827|   13   |
|layer2_weight_tile_3_addr_reg_792|    4   |
|layer2_weight_tile_3_load_reg_832|   13   |
| layer2_weight_tile_addr_reg_777 |    4   |
|       sext_ln96_1_reg_867       |   24   |
|       sext_ln96_2_reg_933       |   24   |
|       sext_ln96_3_reg_948       |   24   |
|        sext_ln96_reg_857        |   24   |
|         shl_ln1_reg_923         |   24   |
|        shl_ln96_1_reg_938       |   24   |
|        shl_ln96_2_reg_953       |   24   |
|        shl_ln96_3_reg_958       |   24   |
|       zext_ln96_1_reg_852       |   24   |
|       zext_ln96_2_reg_862       |   24   |
|       zext_ln96_3_reg_928       |   24   |
|       zext_ln96_4_reg_943       |   24   |
+---------------------------------+--------+
|              Total              |   589  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_127 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_161 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_167 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_173 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_179 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_213 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_219 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_225 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_231 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_705    |  p0  |   3  |  13  |   39   ||    13   |
|     grp_fu_705    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_714    |  p0  |   3  |  13  |   39   ||    13   |
|     grp_fu_714    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_723    |  p0  |   3  |  13  |   39   ||    13   |
|     grp_fu_723    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_732    |  p0  |   3  |  13  |   39   ||    13   |
|     grp_fu_732    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   348  || 27.4997 ||   169   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   408  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   27   |    -   |   169  |
|  Register |    -   |    -   |   589  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   27   |   589  |   577  |
+-----------+--------+--------+--------+--------+
