
---------- Begin Simulation Statistics ----------
final_tick                               312977489886                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76732                       # Simulator instruction rate (inst/s)
host_mem_usage                                1750372                       # Number of bytes of host memory used
host_op_rate                                   136945                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                122889.09                       # Real time elapsed on the host
host_tick_rate                                1649432                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  9429533119                       # Number of instructions simulated
sim_ops                                   16829052696                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.202697                       # Number of seconds simulated
sim_ticks                                202697158275                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu00.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu00.branchPred.BTBLookups          237700155                       # Number of BTB lookups
system.cpu00.branchPred.RASInCorrect               46                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.condIncorrect        20033289                       # Number of conditional branches incorrect
system.cpu00.branchPred.condPredicted       306610636                       # Number of conditional branches predicted
system.cpu00.branchPred.indirectHits         94147888                       # Number of indirect target hits.
system.cpu00.branchPred.indirectLookups     237700155                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectMisses      143552267                       # Number of indirect misses.
system.cpu00.branchPred.lookups             306610636                       # Number of BP lookups
system.cpu00.branchPred.usedRAS                241346                       # Number of times the RAS was used to get a target.
system.cpu00.branchPredindirectMispredicted      5106660                       # Number of mispredicted indirect branches.
system.cpu00.cc_regfile_reads               956692868                       # number of cc regfile reads
system.cpu00.cc_regfile_writes              683244912                       # number of cc regfile writes
system.cpu00.commit.amos                            0                       # Number of atomic instructions committed
system.cpu00.commit.branchMispredicts        20033289                       # The number of times a branch was mispredicted
system.cpu00.commit.branches                144898045                       # Number of branches committed
system.cpu00.commit.bw_lim_events            44958369                       # number cycles where commit BW limit reached
system.cpu00.commit.commitNonSpecStalls           466                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.commitSquashedInsts     804900722                       # The number of squashed insts skipped by commit
system.cpu00.commit.committedInsts          559290914                       # Number of instructions committed
system.cpu00.commit.committedOps            996203767                       # Number of ops (including micro ops) committed
system.cpu00.commit.committed_per_cycle::samples    495277524                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.011405                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.483326                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0    199937140     40.37%     40.37% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1     94385107     19.06%     59.43% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2     30816972      6.22%     65.65% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3     54142516     10.93%     76.58% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4     50779264     10.25%     86.83% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5      9775606      1.97%     88.81% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6      7282720      1.47%     90.28% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7      3199830      0.65%     90.92% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8     44958369      9.08%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total    495277524                       # Number of insts commited each cycle
system.cpu00.commit.fp_insts                     2091                       # Number of committed floating point instructions.
system.cpu00.commit.function_calls                208                       # Number of function calls committed.
system.cpu00.commit.int_insts               988626656                       # Number of committed integer instructions.
system.cpu00.commit.loads                    86262685                       # Number of loads committed
system.cpu00.commit.membars                       278                       # Number of memory barriers committed
system.cpu00.commit.op_class_0::No_OpClass      7575515      0.76%      0.76% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu      879973644     88.33%     89.09% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult      20215938      2.03%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd           31      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd           132      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             4      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc          212      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            6      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      86262325      8.66%     99.78% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite      2174281      0.22%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemRead          360      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemWrite         1312      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total       996203767                       # Class of committed instruction
system.cpu00.commit.refs                     88438278                       # Number of memory references committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu00.committedInsts                 559290914                       # Number of Instructions Simulated
system.cpu00.committedOps                   996203767                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.088343                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.088343                       # CPI: Total CPI of All Threads
system.cpu00.decode.BlockedCycles           116055782                       # Number of cycles decode is blocked
system.cpu00.decode.DecodedInsts           2085794913                       # Number of instructions handled by decode
system.cpu00.decode.IdleCycles              155766236                       # Number of cycles decode is idle
system.cpu00.decode.RunCycles               298754661                       # Number of cycles decode is running
system.cpu00.decode.SquashCycles             20033754                       # Number of cycles decode is squashing
system.cpu00.decode.UnblockCycles            18060275                       # Number of cycles decode is unblocking
system.cpu00.dtb.rdAccesses                 133469781                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                         305                       # TLB misses on read requests
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.wrAccesses                   3499557                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                          51                       # TLB misses on write requests
system.cpu00.fetch.Branches                 306610636                       # Number of branches that fetch encountered
system.cpu00.fetch.CacheLines               190073862                       # Number of cache lines fetched
system.cpu00.fetch.Cycles                   387944781                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.IcacheSquashes             7103175                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.IcacheWaitRetryStallCycles         1967                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.Insts                   1215511004                       # Number of instructions fetch has processed
system.cpu00.fetch.MiscStallCycles               2455                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.SquashCycles              40067508                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.branchRate                0.503714                       # Number of branch fetches per cycle
system.cpu00.fetch.icacheStallCycles        200687751                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.predictedBranches         94389234                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.rate                      1.996896                       # Number of inst fetches per cycle
system.cpu00.fetch.rateDist::samples        608670708                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            3.601339                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           3.500950                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0              254413050     41.80%     41.80% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                5449292      0.90%     42.69% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2               32796440      5.39%     48.08% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3               31229935      5.13%     53.21% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4               24917952      4.09%     57.31% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5               16230200      2.67%     59.97% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6               39367272      6.47%     66.44% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7               23861399      3.92%     70.36% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8              180405168     29.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total          608670708                       # Number of instructions fetched each cycle (Total)
system.cpu00.fp_regfile_reads                    3079                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 140526                       # number of floating regfile writes
system.cpu00.idleCycles                         29467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.iew.branchMispredicts           23029775                       # Number of branch mispredicts detected at execute
system.cpu00.iew.exec_branches              203236710                       # Number of branches executed
system.cpu00.iew.exec_nop                           0                       # number of nop insts executed
system.cpu00.iew.exec_rate                   2.601267                       # Inst execution rate
system.cpu00.iew.exec_refs                  166984136                       # number of memory reference insts executed
system.cpu00.iew.exec_stores                  3499557                       # Number of stores executed
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.iewBlockCycles              95555947                       # Number of cycles IEW is blocking
system.cpu00.iew.iewDispLoadInsts           158236803                       # Number of dispatched load instructions
system.cpu00.iew.iewDispNonSpecInsts             2770                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewDispSquashedInsts          657823                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispStoreInsts           13155634                       # Number of dispatched store instructions
system.cpu00.iew.iewDispatchedInsts        1801110451                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewExecLoadInsts           163484579                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts        49122965                       # Number of squashed instructions skipped in execute
system.cpu00.iew.iewExecutedInsts          1583391817                       # Number of executed instructions
system.cpu00.iew.iewIQFullEvents                51722                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewLSQFullEvents               11828                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.iewSquashCycles             20033754                       # Number of cycles IEW is squashing
system.cpu00.iew.iewUnblockCycles               74677                       # Number of cycles IEW is unblocking
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.cacheBlocked     29386162                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.lsq.thread0.forwLoads        1835146                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.ignoredResponses         2463                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.memOrderViolation          364                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.squashedLoads     71974122                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.squashedStores     10980043                       # Number of stores squashed
system.cpu00.iew.memOrderViolationEvents          364                       # Number of memory order violations
system.cpu00.iew.predictedNotTakenIncorrect     14191220                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.predictedTakenIncorrect      8838555                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.wb_consumers              1717732013                       # num instructions consuming a value
system.cpu00.iew.wb_count                  1536714785                       # cumulative count of insts written-back
system.cpu00.iew.wb_fanout                   0.667067                       # average fanout of values written-back
system.cpu00.iew.wb_producers              1145841925                       # num instructions producing a value
system.cpu00.iew.wb_rate                     2.524584                       # insts written-back per cycle
system.cpu00.iew.wb_sent                   1542783613                       # cumulative count of insts sent to commit
system.cpu00.int_regfile_reads             2095331509                       # number of integer regfile reads
system.cpu00.int_regfile_writes            1344744530                       # number of integer regfile writes
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu00.ipc                             0.918828                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.918828                       # IPC: Total IPC of All Threads
system.cpu00.iq.FU_type_0::No_OpClass        19170172      1.17%      1.17% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu          1406504911     86.16%     87.33% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult           27187407      1.67%     89.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   7      0.00%     89.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd            741768      0.05%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMultAcc             0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMisc                0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                135      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                 13      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc               215      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                9      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdDiv                  0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAes                  0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAesMix               0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdPredAlu              0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead          173156020     10.61%     99.65% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite           5612850      0.34%     99.99% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemRead        139940      0.01%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemWrite         1337      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total           1632514784                       # Type of FU issued
system.cpu00.iq.fp_alu_accesses                883842                       # Number of floating point alu accesses
system.cpu00.iq.fp_inst_queue_reads           1767811                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_wakeup_accesses       141854                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_writes          2971003                       # Number of floating instruction queue writes
system.cpu00.iq.fu_busy_cnt                  53698188                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032893                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu              53571720     99.76%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMultAcc               0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMisc                  0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdDiv                    0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAdd              0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAlu              0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceCmp              0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAes                    0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAesMix                 0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash               0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash2              0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash             0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash2            0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma2              0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma3              0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdPredAlu                0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead               124841      0.23%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                1241      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemRead             265      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemWrite            121      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.int_alu_accesses           1666158958                       # Number of integer alu accesses
system.cpu00.iq.int_inst_queue_reads       3935238320                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_wakeup_accesses   1536572931                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.int_inst_queue_writes      2603046488                       # Number of integer instruction queue writes
system.cpu00.iq.iqInstsAdded               1801102905                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqInstsIssued              1632514784                       # Number of instructions issued
system.cpu00.iq.iqNonSpecInstsAdded              7546                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqSquashedInstsExamined     804906684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedInstsIssued         9607669                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedNonSpecRemoved         7080                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.iqSquashedOperandsExamined    829048243                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.issued_per_cycle::samples    608670708                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       2.682098                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      2.621476                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0         227145371     37.32%     37.32% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1          44106442      7.25%     44.56% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2          39449261      6.48%     51.05% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3          66394183     10.91%     61.95% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4          51143903      8.40%     70.36% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5          49841212      8.19%     78.54% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6          81262273     13.35%     91.90% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7          25652543      4.21%     96.11% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8          23675520      3.89%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total     608670708                       # Number of insts issued each cycle
system.cpu00.iq.rate                         2.681969                       # Inst issue rate
system.cpu00.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu00.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu00.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu00.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.wrAccesses                 190073862                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                           6                       # TLB misses on write requests
system.cpu00.memDep0.conflictingLoads         6694433                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores           5487                       # Number of conflicting stores.
system.cpu00.memDep0.insertedLoads          158236803                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores          13155634                       # Number of stores inserted to the mem dependence unit.
system.cpu00.misc_regfile_reads             614194555                       # number of misc regfile reads
system.cpu00.numCycles                      608700175                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.pwrStateResidencyTicks::ON  312977489886                       # Cumulative time (in ticks) in various power states
system.cpu00.rename.BlockCycles             115464188                       # Number of cycles rename is blocking
system.cpu00.rename.CommittedMaps          1330473770                       # Number of HB maps that are committed
system.cpu00.rename.IQFullEvents               539239                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.IdleCycles              169813459                       # Number of cycles rename is idle
system.cpu00.rename.ROBFullEvents              287223                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.RenameLookups          4871243250                       # Number of register rename lookups that rename has made
system.cpu00.rename.RenamedInsts           1990244741                       # Number of instructions processed by rename
system.cpu00.rename.RenamedOperands        2629532735                       # Number of destination operands rename has renamed
system.cpu00.rename.RunCycles               300323748                       # Number of cycles rename is running
system.cpu00.rename.SQFullEvents                39377                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.SquashCycles             20033754                       # Number of cycles rename is squashing
system.cpu00.rename.UnblockCycles             3020300                       # Number of cycles rename is unblocking
system.cpu00.rename.UndoneMaps             1299058950                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.fp_rename_lookups          304498                       # Number of floating rename lookups
system.cpu00.rename.int_rename_lookups     2749356789                       # Number of integer rename lookups
system.cpu00.rename.serializeStallCycles        15259                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.serializingInsts               61                       # count of serializing insts renamed
system.cpu00.rename.skidInsts                12439684                       # count of insts added to the skid buffer
system.cpu00.rename.tempSerializingInsts           62                       # count of temporary serializing insts renamed
system.cpu00.rob.rob_reads                 2251422175                       # The number of ROB reads
system.cpu00.rob.rob_writes                3716052086                       # The number of ROB writes
system.cpu00.timesIdled                           103                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.workload.numSyscalls                  48                       # Number of system calls
system.cpu01.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu01.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu01.branchPred.BTBLookups          234635906                       # Number of BTB lookups
system.cpu01.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.condIncorrect        19590531                       # Number of conditional branches incorrect
system.cpu01.branchPred.condPredicted       303645429                       # Number of conditional branches predicted
system.cpu01.branchPred.indirectHits         94071098                       # Number of indirect target hits.
system.cpu01.branchPred.indirectLookups     234635906                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectMisses      140564808                       # Number of indirect misses.
system.cpu01.branchPred.lookups             303645429                       # Number of BP lookups
system.cpu01.branchPred.usedRAS                 85316                       # Number of times the RAS was used to get a target.
system.cpu01.branchPredindirectMispredicted      4772761                       # Number of mispredicted indirect branches.
system.cpu01.cc_regfile_reads               955003228                       # number of cc regfile reads
system.cpu01.cc_regfile_writes              680193388                       # number of cc regfile writes
system.cpu01.commit.amos                            0                       # Number of atomic instructions committed
system.cpu01.commit.branchMispredicts        19590950                       # The number of times a branch was mispredicted
system.cpu01.commit.branches                145185220                       # Number of branches committed
system.cpu01.commit.bw_lim_events            44956420                       # number cycles where commit BW limit reached
system.cpu01.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.commitSquashedInsts     789718243                       # The number of squashed insts skipped by commit
system.cpu01.commit.committedInsts          560091102                       # Number of instructions committed
system.cpu01.commit.committedOps            997434978                       # Number of ops (including micro ops) committed
system.cpu01.commit.committed_per_cycle::samples    491578684                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.029044                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.490427                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0    196630687     40.00%     40.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1     93948023     19.11%     59.11% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2     30697232      6.24%     65.36% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3     54059119     11.00%     76.35% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4     50470513     10.27%     86.62% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5     10025793      2.04%     88.66% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6      7283522      1.48%     90.14% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7      3507375      0.71%     90.85% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8     44956420      9.15%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total    491578684                       # Number of insts commited each cycle
system.cpu01.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu01.commit.function_calls                 10                       # Number of function calls committed.
system.cpu01.commit.int_insts               989526404                       # Number of committed integer instructions.
system.cpu01.commit.loads                    86354038                       # Number of loads committed
system.cpu01.commit.membars                        10                       # Number of memory barriers committed
system.cpu01.commit.op_class_0::No_OpClass      7560058      0.76%      0.76% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu      881126281     88.34%     89.10% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult      20222570      2.03%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead      86354030      8.66%     99.78% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      2172015      0.22%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total       997434978                       # Class of committed instruction
system.cpu01.commit.refs                     88526061                       # Number of memory references committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu01.committedInsts                 560091102                       # Number of Instructions Simulated
system.cpu01.committedOps                   997434978                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.075971                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.075971                       # CPI: Total CPI of All Threads
system.cpu01.decode.BlockedCycles           114120940                       # Number of cycles decode is blocked
system.cpu01.decode.DecodedInsts           2064583509                       # Number of instructions handled by decode
system.cpu01.decode.IdleCycles              154732241                       # Number of cycles decode is idle
system.cpu01.decode.RunCycles               296564764                       # Number of cycles decode is running
system.cpu01.decode.SquashCycles             19591352                       # Number of cycles decode is squashing
system.cpu01.decode.UnblockCycles            17619899                       # Number of cycles decode is unblocking
system.cpu01.dtb.rdAccesses                 132728951                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                         276                       # TLB misses on read requests
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.wrAccesses                   3424752                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                           2                       # TLB misses on write requests
system.cpu01.fetch.Branches                 303645429                       # Number of branches that fetch encountered
system.cpu01.fetch.CacheLines               188528528                       # Number of cache lines fetched
system.cpu01.fetch.Cycles                   383878924                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.IcacheSquashes             6940102                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.IcacheWaitRetryStallCycles          225                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.Insts                   1203121265                       # Number of instructions fetch has processed
system.cpu01.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu01.fetch.MiscStallCycles               2665                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles       232846                       # Number of stall cycles due to pending traps
system.cpu01.fetch.SquashCycles              39182704                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.TlbCycles                        3                       # Number of cycles fetch has spent waiting for tlb
system.cpu01.fetch.branchRate                0.503857                       # Number of branch fetches per cycle
system.cpu01.fetch.icacheStallCycles        198923181                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.predictedBranches         94156414                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.rate                      1.996411                       # Number of inst fetches per cycle
system.cpu01.fetch.rateDist::samples        602629196                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            3.596199                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.497962                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0              251945315     41.81%     41.81% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                5335339      0.89%     42.69% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2               32537148      5.40%     48.09% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3               31101442      5.16%     53.25% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4               25227889      4.19%     57.44% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5               15772315      2.62%     60.06% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6               39144774      6.50%     66.55% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7               23701039      3.93%     70.49% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8              177863935     29.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total          602629196                       # Number of instructions fetched each cycle (Total)
system.cpu01.fp_regfile_reads                      10                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                 134889                       # number of floating regfile writes
system.cpu01.idleCycles                         12802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.iew.branchMispredicts           22442470                       # Number of branch mispredicts detected at execute
system.cpu01.iew.exec_branches              202834332                       # Number of branches executed
system.cpu01.iew.exec_nop                           0                       # number of nop insts executed
system.cpu01.iew.exec_rate                   2.615609                       # Inst execution rate
system.cpu01.iew.exec_refs                  166941881                       # number of memory reference insts executed
system.cpu01.iew.exec_stores                  3424752                       # Number of stores executed
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.iewBlockCycles              93607620                       # Number of cycles IEW is blocking
system.cpu01.iew.iewDispLoadInsts           156778835                       # Number of dispatched load instructions
system.cpu01.iew.iewDispNonSpecInsts              795                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewDispSquashedInsts          634024                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispStoreInsts           12666490                       # Number of dispatched store instructions
system.cpu01.iew.iewDispatchedInsts        1787160053                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewExecLoadInsts           163517129                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts        48018714                       # Number of squashed instructions skipped in execute
system.cpu01.iew.iewExecutedInsts          1576276021                       # Number of executed instructions
system.cpu01.iew.iewIQFullEvents                43530                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.iewSquashCycles             19591352                       # Number of cycles IEW is squashing
system.cpu01.iew.iewUnblockCycles               51155                       # Number of cycles IEW is unblocking
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.cacheBlocked     30599338                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.lsq.thread0.forwLoads        1832392                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.ignoredResponses         2344                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.memOrderViolation          566                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.squashedLoads     70424794                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.squashedStores     10494467                       # Number of stores squashed
system.cpu01.iew.memOrderViolationEvents          566                       # Number of memory order violations
system.cpu01.iew.predictedNotTakenIncorrect     13716390                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.predictedTakenIncorrect      8726080                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.wb_consumers              1709733077                       # num instructions consuming a value
system.cpu01.iew.wb_count                  1529062416                       # cumulative count of insts written-back
system.cpu01.iew.wb_fanout                   0.666861                       # average fanout of values written-back
system.cpu01.iew.wb_producers              1140154347                       # num instructions producing a value
system.cpu01.iew.wb_rate                     2.537265                       # insts written-back per cycle
system.cpu01.iew.wb_sent                   1534983047                       # cumulative count of insts sent to commit
system.cpu01.int_regfile_reads             2088515573                       # number of integer regfile reads
system.cpu01.int_regfile_writes            1337330646                       # number of integer regfile writes
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu01.ipc                             0.929393                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.929393                       # IPC: Total IPC of All Threads
system.cpu01.iq.FU_type_0::No_OpClass        18818401      1.16%      1.16% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu          1399117494     86.14%     87.30% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult           27105730      1.67%     88.96% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   7      0.00%     88.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd            703717      0.04%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMultAcc             0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMisc                0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 1      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdDiv                  0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAes                  0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAesMix               0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdPredAlu              0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead          172947124     10.65%     99.66% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           5468478      0.34%     99.99% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemRead        133779      0.01%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total           1624294740                       # Type of FU issued
system.cpu01.iq.fp_alu_accesses                837512                       # Number of floating point alu accesses
system.cpu01.iq.fp_inst_queue_reads           1675309                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_wakeup_accesses       134841                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_writes          2816095                       # Number of floating instruction queue writes
system.cpu01.iq.fu_busy_cnt                  53186385                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.032744                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu              53089766     99.82%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMultAcc               0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMisc                  0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdDiv                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAdd              0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAlu              0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceCmp              0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAes                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAesMix                 0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash               0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash2              0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash             0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash2            0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma2              0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma3              0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdPredAlu                0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                95779      0.18%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 834      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemRead               6      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.int_alu_accesses           1657825212                       # Number of integer alu accesses
system.cpu01.iq.int_inst_queue_reads       3912272586                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_wakeup_accesses   1528927575                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.int_inst_queue_writes      2574069286                       # Number of integer instruction queue writes
system.cpu01.iq.iqInstsAdded               1787157938                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqInstsIssued              1624294740                       # Number of instructions issued
system.cpu01.iq.iqNonSpecInstsAdded              2115                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqSquashedInstsExamined     789725045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedInstsIssued         9542839                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedNonSpecRemoved         2098                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.iqSquashedOperandsExamined    808164745                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.issued_per_cycle::samples    602629196                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       2.695347                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.620487                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0         223296039     37.05%     37.05% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1          43649934      7.24%     44.30% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2          39110434      6.49%     50.79% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3          65296952     10.84%     61.62% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4          51914518      8.61%     70.24% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5          49577454      8.23%     78.46% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6          80756077     13.40%     91.86% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7          25771026      4.28%     96.14% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8          23256762      3.86%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total     602629196                       # Number of insts issued each cycle
system.cpu01.iq.rate                         2.695290                       # Inst issue rate
system.cpu01.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu01.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu01.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu01.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.wrAccesses                 188613996                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                       85478                       # TLB misses on write requests
system.cpu01.memDep0.conflictingLoads         6487012                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            908                       # Number of conflicting stores.
system.cpu01.memDep0.insertedLoads          156778835                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores          12666490                       # Number of stores inserted to the mem dependence unit.
system.cpu01.misc_regfile_reads             612391580                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu01.numCycles                      602641998                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean     2006831160                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value   2006831160                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value   2006831160                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON  310970658726                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED   2006831160                       # Cumulative time (in ticks) in various power states
system.cpu01.quiesceCycles                  337230344                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.rename.BlockCycles             113694935                       # Number of cycles rename is blocking
system.cpu01.rename.CommittedMaps          1331728410                       # Number of HB maps that are committed
system.cpu01.rename.IQFullEvents               459328                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.IdleCycles              168422920                       # Number of cycles rename is idle
system.cpu01.rename.ROBFullEvents              235256                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenameLookups          4825347467                       # Number of register rename lookups that rename has made
system.cpu01.rename.RenamedInsts           1971398839                       # Number of instructions processed by rename
system.cpu01.rename.RenamedOperands        2605582764                       # Number of destination operands rename has renamed
system.cpu01.rename.RunCycles               298139041                       # Number of cycles rename is running
system.cpu01.rename.SquashCycles             19591352                       # Number of cycles rename is squashing
system.cpu01.rename.UnblockCycles             2780452                       # Number of cycles rename is unblocking
system.cpu01.rename.UndoneMaps             1273854294                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.fp_rename_lookups          289110                       # Number of floating rename lookups
system.cpu01.rename.int_rename_lookups     2722610258                       # Number of integer rename lookups
system.cpu01.rename.serializeStallCycles          496                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.serializingInsts               45                       # count of serializing insts renamed
system.cpu01.rename.skidInsts                11539647                       # count of insts added to the skid buffer
system.cpu01.rename.tempSerializingInsts           41                       # count of temporary serializing insts renamed
system.cpu01.rob.rob_reads                 2233773886                       # The number of ROB reads
system.cpu01.rob.rob_writes                3685786850                       # The number of ROB writes
system.cpu01.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu02.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu02.branchPred.BTBLookups          235355062                       # Number of BTB lookups
system.cpu02.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.condIncorrect        19716151                       # Number of conditional branches incorrect
system.cpu02.branchPred.condPredicted       304462474                       # Number of conditional branches predicted
system.cpu02.branchPred.indirectHits         94183989                       # Number of indirect target hits.
system.cpu02.branchPred.indirectLookups     235355062                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectMisses      141171073                       # Number of indirect misses.
system.cpu02.branchPred.lookups             304462474                       # Number of BP lookups
system.cpu02.branchPred.usedRAS                 89156                       # Number of times the RAS was used to get a target.
system.cpu02.branchPredindirectMispredicted      4847225                       # Number of mispredicted indirect branches.
system.cpu02.cc_regfile_reads               956026903                       # number of cc regfile reads
system.cpu02.cc_regfile_writes              681187780                       # number of cc regfile writes
system.cpu02.commit.amos                            0                       # Number of atomic instructions committed
system.cpu02.commit.branchMispredicts        19716536                       # The number of times a branch was mispredicted
system.cpu02.commit.branches                145150781                       # Number of branches committed
system.cpu02.commit.bw_lim_events            44831522                       # number cycles where commit BW limit reached
system.cpu02.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.commitSquashedInsts     793825188                       # The number of squashed insts skipped by commit
system.cpu02.commit.committedInsts          559963129                       # Number of instructions committed
system.cpu02.commit.committedOps            997213969                       # Number of ops (including micro ops) committed
system.cpu02.commit.committed_per_cycle::samples    492504057                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.024783                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.487835                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0    197368457     40.07%     40.07% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1     94090035     19.10%     59.18% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2     30719734      6.24%     65.42% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3     54079827     10.98%     76.40% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4     50594977     10.27%     86.67% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5     10017685      2.03%     88.70% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6      7288264      1.48%     90.18% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7      3513556      0.71%     90.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8     44831522      9.10%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total    492504057                       # Number of insts commited each cycle
system.cpu02.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu02.commit.function_calls                 10                       # Number of function calls committed.
system.cpu02.commit.int_insts               989309112                       # Number of committed integer instructions.
system.cpu02.commit.loads                    86335545                       # Number of loads committed
system.cpu02.commit.membars                        10                       # Number of memory barriers committed
system.cpu02.commit.op_class_0::No_OpClass      7559246      0.76%      0.76% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu      880928274     88.34%     89.10% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult      20219025      2.03%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead      86335537      8.66%     99.78% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      2171863      0.22%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total       997213969                       # Class of committed instruction
system.cpu02.commit.refs                     88507416                       # Number of memory references committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu02.committedInsts                 559963129                       # Number of Instructions Simulated
system.cpu02.committedOps                   997213969                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.079019                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.079019                       # CPI: Total CPI of All Threads
system.cpu02.decode.BlockedCycles           114412243                       # Number of cycles decode is blocked
system.cpu02.decode.DecodedInsts           2070316142                       # Number of instructions handled by decode
system.cpu02.decode.IdleCycles              155098274                       # Number of cycles decode is idle
system.cpu02.decode.RunCycles               297250395                       # Number of cycles decode is running
system.cpu02.decode.SquashCycles             19717046                       # Number of cycles decode is squashing
system.cpu02.decode.UnblockCycles            17722525                       # Number of cycles decode is unblocking
system.cpu02.dtb.rdAccesses                 132947934                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.wrAccesses                   3444391                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                           2                       # TLB misses on write requests
system.cpu02.fetch.Branches                 304462474                       # Number of branches that fetch encountered
system.cpu02.fetch.CacheLines               188966322                       # Number of cache lines fetched
system.cpu02.fetch.Cycles                   384796196                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.IcacheSquashes             6971663                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.IcacheWaitRetryStallCycles          246                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.Insts                   1206451698                       # Number of instructions fetch has processed
system.cpu02.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu02.fetch.MiscStallCycles               3446                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles       243081                       # Number of stall cycles due to pending traps
system.cpu02.fetch.SquashCycles              39434092                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.branchRate                0.503901                       # Number of branch fetches per cycle
system.cpu02.fetch.icacheStallCycles        199440468                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.predictedBranches         94273145                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.rate                      1.996740                       # Number of inst fetches per cycle
system.cpu02.fetch.rateDist::samples        604200483                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            3.597687                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.498495                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0              252519426     41.79%     41.79% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                5373695      0.89%     42.68% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2               32626148      5.40%     48.08% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3               31127336      5.15%     53.24% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4               25276017      4.18%     57.42% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5               15839611      2.62%     60.04% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6               39186007      6.49%     66.53% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7               23719952      3.93%     70.45% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8              178532291     29.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total          604200483                       # Number of instructions fetched each cycle (Total)
system.cpu02.fp_regfile_reads                      23                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                 137451                       # number of floating regfile writes
system.cpu02.idleCycles                         10323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.iew.branchMispredicts           22616711                       # Number of branch mispredicts detected at execute
system.cpu02.iew.exec_branches              203087480                       # Number of branches executed
system.cpu02.iew.exec_nop                           0                       # number of nop insts executed
system.cpu02.iew.exec_rate                   2.613165                       # Inst execution rate
system.cpu02.iew.exec_refs                  167168302                       # number of memory reference insts executed
system.cpu02.iew.exec_stores                  3444391                       # Number of stores executed
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.iewBlockCycles              93939821                       # Number of cycles IEW is blocking
system.cpu02.iew.iewDispLoadInsts           157139406                       # Number of dispatched load instructions
system.cpu02.iew.iewDispNonSpecInsts              883                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewDispSquashedInsts          649039                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispStoreInsts           12783898                       # Number of dispatched store instructions
system.cpu02.iew.iewDispatchedInsts        1791051624                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewExecLoadInsts           163723911                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts        48298107                       # Number of squashed instructions skipped in execute
system.cpu02.iew.iewExecutedInsts          1578902629                       # Number of executed instructions
system.cpu02.iew.iewIQFullEvents                41926                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.iewSquashCycles             19717046                       # Number of cycles IEW is squashing
system.cpu02.iew.iewUnblockCycles               50163                       # Number of cycles IEW is unblocking
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.cacheBlocked     30631032                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.lsq.thread0.forwLoads        1830651                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.ignoredResponses         2239                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.memOrderViolation          547                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.squashedLoads     70803858                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.squashedStores     10612027                       # Number of stores squashed
system.cpu02.iew.memOrderViolationEvents          547                       # Number of memory order violations
system.cpu02.iew.predictedNotTakenIncorrect     13848490                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.predictedTakenIncorrect      8768221                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.wb_consumers              1712027435                       # num instructions consuming a value
system.cpu02.iew.wb_count                  1531600894                       # cumulative count of insts written-back
system.cpu02.iew.wb_fanout                   0.667010                       # average fanout of values written-back
system.cpu02.iew.wb_producers              1141939355                       # num instructions producing a value
system.cpu02.iew.wb_rate                     2.534878                       # insts written-back per cycle
system.cpu02.iew.wb_sent                   1537551055                       # cumulative count of insts sent to commit
system.cpu02.int_regfile_reads             2091362143                       # number of integer regfile reads
system.cpu02.int_regfile_writes            1339573442                       # number of integer regfile writes
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu02.ipc                             0.926768                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.926768                       # IPC: Total IPC of All Threads
system.cpu02.iq.FU_type_0::No_OpClass        18902422      1.16%      1.16% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu          1401602328     86.14%     87.30% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult           27129136      1.67%     88.96% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   7      0.00%     88.96% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd            712978      0.04%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMultAcc             0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMisc                0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  4      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 1      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdDiv                  0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAes                  0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAesMix               0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdPredAlu              0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead          173210157     10.64%     99.65% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           5507374      0.34%     99.99% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemRead        136321      0.01%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemWrite           15      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total           1627200743                       # Type of FU issued
system.cpu02.iq.fp_alu_accesses                849334                       # Number of floating point alu accesses
system.cpu02.iq.fp_inst_queue_reads           1698970                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_wakeup_accesses       137406                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_writes          2853235                       # Number of floating instruction queue writes
system.cpu02.iq.fu_busy_cnt                  53345677                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.032784                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu              53248137     99.82%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMultAcc               0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMisc                  0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdDiv                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAdd              0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAlu              0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceCmp              0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAes                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAesMix                 0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash               0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash2              0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash             0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash2            0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma2              0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma3              0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdPredAlu                0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                96710      0.18%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 815      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemRead              14      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemWrite              1      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.int_alu_accesses           1660794664                       # Number of integer alu accesses
system.cpu02.iq.int_inst_queue_reads       3919900101                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_wakeup_accesses   1531463488                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.int_inst_queue_writes      2582036306                       # Number of integer instruction queue writes
system.cpu02.iq.iqInstsAdded               1791049260                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqInstsIssued              1627200743                       # Number of instructions issued
system.cpu02.iq.iqNonSpecInstsAdded              2364                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqSquashedInstsExamined     793837622                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedInstsIssued         9651432                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedNonSpecRemoved         2347                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.iqSquashedOperandsExamined    812340628                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.issued_per_cycle::samples    604200483                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       2.693147                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.620845                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0         224204603     37.11%     37.11% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1          43755830      7.24%     44.35% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2          39193368      6.49%     50.84% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3          65384945     10.82%     61.66% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4          51918599      8.59%     70.25% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5          49667222      8.22%     78.47% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6          80964257     13.40%     91.87% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7          25785978      4.27%     96.14% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8          23325681      3.86%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total     604200483                       # Number of insts issued each cycle
system.cpu02.iq.rate                         2.693101                       # Inst issue rate
system.cpu02.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu02.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu02.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu02.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.wrAccesses                 189055579                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                       89267                       # TLB misses on write requests
system.cpu02.memDep0.conflictingLoads         6523727                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           1035                       # Number of conflicting stores.
system.cpu02.memDep0.insertedLoads          157139406                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores          12783898                       # Number of stores inserted to the mem dependence unit.
system.cpu02.misc_regfile_reads             613303689                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu02.numCycles                      604210806                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean     1481956560                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value   1481956560                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value   1481956560                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON  311495533326                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED   1481956560                       # Cumulative time (in ticks) in various power states
system.cpu02.quiesceCycles                  335661536                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.rename.BlockCycles             113973007                       # Number of cycles rename is blocking
system.cpu02.rename.CommittedMaps          1331437804                       # Number of HB maps that are committed
system.cpu02.rename.IQFullEvents               469131                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.IdleCycles              168878180                       # Number of cycles rename is idle
system.cpu02.rename.ROBFullEvents              242922                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.RenameLookups          4837400000                       # Number of register rename lookups that rename has made
system.cpu02.rename.RenamedInsts           1976512982                       # Number of instructions processed by rename
system.cpu02.rename.RenamedOperands        2612005670                       # Number of destination operands rename has renamed
system.cpu02.rename.RunCycles               298825819                       # Number of cycles rename is running
system.cpu02.rename.SquashCycles             19717046                       # Number of cycles rename is squashing
system.cpu02.rename.UnblockCycles             2804705                       # Number of cycles rename is unblocking
system.cpu02.rename.UndoneMaps             1280567805                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.fp_rename_lookups          294775                       # Number of floating rename lookups
system.cpu02.rename.int_rename_lookups     2729473519                       # Number of integer rename lookups
system.cpu02.rename.serializeStallCycles         1726                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.serializingInsts               38                       # count of serializing insts renamed
system.cpu02.rename.skidInsts                11626728                       # count of insts added to the skid buffer
system.cpu02.rename.tempSerializingInsts           37                       # count of temporary serializing insts renamed
system.cpu02.rob.rob_reads                 2238708819                       # The number of ROB reads
system.cpu02.rob.rob_writes                3694214083                       # The number of ROB writes
system.cpu02.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu03.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu03.branchPred.BTBLookups          234682186                       # Number of BTB lookups
system.cpu03.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.condIncorrect        19651985                       # Number of conditional branches incorrect
system.cpu03.branchPred.condPredicted       303961231                       # Number of conditional branches predicted
system.cpu03.branchPred.indirectHits         94142754                       # Number of indirect target hits.
system.cpu03.branchPred.indirectLookups     234682186                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectMisses      140539432                       # Number of indirect misses.
system.cpu03.branchPred.lookups             303961231                       # Number of BP lookups
system.cpu03.branchPred.usedRAS                 88529                       # Number of times the RAS was used to get a target.
system.cpu03.branchPredindirectMispredicted      4796214                       # Number of mispredicted indirect branches.
system.cpu03.cc_regfile_reads               955271823                       # number of cc regfile reads
system.cpu03.cc_regfile_writes              680484668                       # number of cc regfile writes
system.cpu03.commit.amos                            0                       # Number of atomic instructions committed
system.cpu03.commit.branchMispredicts        19652313                       # The number of times a branch was mispredicted
system.cpu03.commit.branches                145163823                       # Number of branches committed
system.cpu03.commit.bw_lim_events            44863338                       # number cycles where commit BW limit reached
system.cpu03.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.commitSquashedInsts     791227248                       # The number of squashed insts skipped by commit
system.cpu03.commit.committedInsts          560010561                       # Number of instructions committed
system.cpu03.commit.committedOps            997305065                       # Number of ops (including micro ops) committed
system.cpu03.commit.committed_per_cycle::samples    491987870                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     2.027093                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.488704                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0    196884943     40.02%     40.02% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1     94051386     19.12%     59.13% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2     30726042      6.25%     65.38% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3     54087215     10.99%     76.37% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4     50548558     10.27%     86.65% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5     10029132      2.04%     88.69% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6      7287438      1.48%     90.17% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7      3509818      0.71%     90.88% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8     44863338      9.12%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total    491987870                       # Number of insts commited each cycle
system.cpu03.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu03.commit.function_calls                 10                       # Number of function calls committed.
system.cpu03.commit.int_insts               989400037                       # Number of committed integer instructions.
system.cpu03.commit.loads                    86342575                       # Number of loads committed
system.cpu03.commit.membars                        10                       # Number of memory barriers committed
system.cpu03.commit.op_class_0::No_OpClass      7563006      0.76%      0.76% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu      881005852     88.34%     89.10% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult      20221719      2.03%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead      86342567      8.66%     99.78% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      2171897      0.22%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total       997305065                       # Class of committed instruction
system.cpu03.commit.refs                     88514480                       # Number of memory references committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu03.committedInsts                 560010561                       # Number of Instructions Simulated
system.cpu03.committedOps                   997305065                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.077300                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.077300                       # CPI: Total CPI of All Threads
system.cpu03.decode.BlockedCycles           114201898                       # Number of cycles decode is blocked
system.cpu03.decode.DecodedInsts           2066718420                       # Number of instructions handled by decode
system.cpu03.decode.IdleCycles              154939519                       # Number of cycles decode is idle
system.cpu03.decode.RunCycles               296832976                       # Number of cycles decode is running
system.cpu03.decode.SquashCycles             19652694                       # Number of cycles decode is squashing
system.cpu03.decode.UnblockCycles            17664767                       # Number of cycles decode is unblocking
system.cpu03.dtb.rdAccesses                 132806863                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                         275                       # TLB misses on read requests
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.wrAccesses                   3433581                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                           2                       # TLB misses on write requests
system.cpu03.fetch.Branches                 303961231                       # Number of branches that fetch encountered
system.cpu03.fetch.CacheLines               188756024                       # Number of cache lines fetched
system.cpu03.fetch.Cycles                   384203264                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.IcacheSquashes             6955612                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.IcacheWaitRetryStallCycles          261                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.Insts                   1204428038                       # Number of instructions fetch has processed
system.cpu03.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu03.fetch.MiscStallCycles               4033                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles       242625                       # Number of stall cycles due to pending traps
system.cpu03.fetch.SquashCycles              39305388                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.branchRate                0.503831                       # Number of branch fetches per cycle
system.cpu03.fetch.icacheStallCycles        199188977                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.predictedBranches         94231283                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.rate                      1.996401                       # Number of inst fetches per cycle
system.cpu03.fetch.rateDist::samples        603291854                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            3.596651                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.498106                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0              252186899     41.80%     41.80% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                5356081      0.89%     42.69% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2               32583815      5.40%     48.09% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3               31122628      5.16%     53.25% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4               25231215      4.18%     57.43% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5               15809890      2.62%     60.05% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6               39158302      6.49%     66.54% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7               23729405      3.93%     70.48% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8              178113619     29.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total          603291854                       # Number of instructions fetched each cycle (Total)
system.cpu03.fp_regfile_reads                      17                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                 134618                       # number of floating regfile writes
system.cpu03.idleCycles                          7798                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.iew.branchMispredicts           22525452                       # Number of branch mispredicts detected at execute
system.cpu03.iew.exec_branches              202925373                       # Number of branches executed
system.cpu03.iew.exec_nop                           0                       # number of nop insts executed
system.cpu03.iew.exec_rate                   2.614489                       # Inst execution rate
system.cpu03.iew.exec_refs                  167161102                       # number of memory reference insts executed
system.cpu03.iew.exec_stores                  3433581                       # Number of stores executed
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.iewBlockCycles              93757677                       # Number of cycles IEW is blocking
system.cpu03.iew.iewDispLoadInsts           156923384                       # Number of dispatched load instructions
system.cpu03.iew.iewDispNonSpecInsts             1071                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewDispSquashedInsts          637264                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispStoreInsts           12733165                       # Number of dispatched store instructions
system.cpu03.iew.iewDispatchedInsts        1788537971                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewExecLoadInsts           163727521                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts        48139600                       # Number of squashed instructions skipped in execute
system.cpu03.iew.iewExecutedInsts          1577320048                       # Number of executed instructions
system.cpu03.iew.iewIQFullEvents                45465                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.iewSquashCycles             19652694                       # Number of cycles IEW is squashing
system.cpu03.iew.iewUnblockCycles               54497                       # Number of cycles IEW is unblocking
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.cacheBlocked     30646886                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.lsq.thread0.forwLoads        1830449                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.ignoredResponses         2077                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.memOrderViolation          499                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.squashedLoads     70580806                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.squashedStores     10561260                       # Number of stores squashed
system.cpu03.iew.memOrderViolationEvents          499                       # Number of memory order violations
system.cpu03.iew.predictedNotTakenIncorrect     13765518                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.predictedTakenIncorrect      8759934                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.wb_consumers              1710371618                       # num instructions consuming a value
system.cpu03.iew.wb_count                  1529932863                       # cumulative count of insts written-back
system.cpu03.iew.wb_fanout                   0.666963                       # average fanout of values written-back
system.cpu03.iew.wb_producers              1140754584                       # num instructions producing a value
system.cpu03.iew.wb_rate                     2.535942                       # insts written-back per cycle
system.cpu03.iew.wb_sent                   1535871797                       # cumulative count of insts sent to commit
system.cpu03.int_regfile_reads             2089600667                       # number of integer regfile reads
system.cpu03.int_regfile_writes            1338091439                       # number of integer regfile writes
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu03.ipc                             0.928246                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.928246                       # IPC: Total IPC of All Threads
system.cpu03.iq.FU_type_0::No_OpClass        18865057      1.16%      1.16% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu          1399986335     86.13%     87.29% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult           27111163      1.67%     88.96% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   7      0.00%     88.96% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd            708457      0.04%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMultAcc             0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMisc                0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  4      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 1      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdDiv                  0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAes                  0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAesMix               0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdPredAlu              0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead          173177549     10.65%     99.65% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           5477572      0.34%     99.99% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemRead        133498      0.01%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemWrite           12      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total           1625459655                       # Type of FU issued
system.cpu03.iq.fp_alu_accesses                841982                       # Number of floating point alu accesses
system.cpu03.iq.fp_inst_queue_reads           1684289                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_wakeup_accesses       134574                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_writes          2835183                       # Number of floating instruction queue writes
system.cpu03.iq.fu_busy_cnt                  53200640                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.032730                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu              53099397     99.81%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMultAcc               0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMisc                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdDiv                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAdd              0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAlu              0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceCmp              0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAes                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAesMix                 0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash               0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash2              0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash             0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash2            0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma2              0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma3              0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdPredAlu                0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead               100395      0.19%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 838      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemRead              10      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.int_alu_accesses           1658953256                       # Number of integer alu accesses
system.cpu03.iq.int_inst_queue_reads       3915292583                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_wakeup_accesses   1529798289                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.int_inst_queue_writes      2576935941                       # Number of integer instruction queue writes
system.cpu03.iq.iqInstsAdded               1788535043                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqInstsIssued              1625459655                       # Number of instructions issued
system.cpu03.iq.iqNonSpecInstsAdded              2928                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqSquashedInstsExamined     791232873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedInstsIssued         9565075                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedNonSpecRemoved         2911                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.iqSquashedOperandsExamined    809748158                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.issued_per_cycle::samples    603291854                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       2.694317                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.620295                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0         223635283     37.07%     37.07% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1          43711526      7.25%     44.31% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2          39157841      6.49%     50.81% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3          65359028     10.83%     61.64% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4          51945876      8.61%     70.25% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5          49631399      8.23%     78.48% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6          80803638     13.39%     91.87% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7          25785068      4.27%     96.14% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8          23262195      3.86%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total     603291854                       # Number of insts issued each cycle
system.cpu03.iq.rate                         2.694282                       # Inst issue rate
system.cpu03.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu03.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu03.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu03.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.wrAccesses                 188844555                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                       88541                       # TLB misses on write requests
system.cpu03.memDep0.conflictingLoads         6514475                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           1206                       # Number of conflicting stores.
system.cpu03.memDep0.insertedLoads          156923384                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores          12733165                       # Number of stores inserted to the mem dependence unit.
system.cpu03.misc_regfile_reads             612870410                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu03.numCycles                      603299652                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean     1783265283                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value   1783265283                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value   1783265283                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON  311194224603                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED   1783265283                       # Cumulative time (in ticks) in various power states
system.cpu03.quiesceCycles                  336572690                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.rename.BlockCycles             113759260                       # Number of cycles rename is blocking
system.cpu03.rename.CommittedMaps          1331562523                       # Number of HB maps that are committed
system.cpu03.rename.IQFullEvents               477143                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.IdleCycles              168662432                       # Number of cycles rename is idle
system.cpu03.rename.ROBFullEvents              236910                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenameLookups          4829667864                       # Number of register rename lookups that rename has made
system.cpu03.rename.RenamedInsts           1973276361                       # Number of instructions processed by rename
system.cpu03.rename.RenamedOperands        2607809165                       # Number of destination operands rename has renamed
system.cpu03.rename.RunCycles               298408871                       # Number of cycles rename is running
system.cpu03.rename.SquashCycles             19652694                       # Number of cycles rename is squashing
system.cpu03.rename.UnblockCycles             2803597                       # Number of cycles rename is unblocking
system.cpu03.rename.UndoneMaps             1276246581                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.fp_rename_lookups          290439                       # Number of floating rename lookups
system.cpu03.rename.int_rename_lookups     2725146574                       # Number of integer rename lookups
system.cpu03.rename.serializeStallCycles         5000                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.serializingInsts               32                       # count of serializing insts renamed
system.cpu03.rename.skidInsts                11599410                       # count of insts added to the skid buffer
system.cpu03.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.cpu03.rob.rob_reads                 2235655454                       # The number of ROB reads
system.cpu03.rob.rob_writes                3688803061                       # The number of ROB writes
system.cpu03.timesIdled                            30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu04.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu04.branchPred.BTBLookups          235655333                       # Number of BTB lookups
system.cpu04.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.condIncorrect        19942081                       # Number of conditional branches incorrect
system.cpu04.branchPred.condPredicted       305763161                       # Number of conditional branches predicted
system.cpu04.branchPred.indirectHits         94188227                       # Number of indirect target hits.
system.cpu04.branchPred.indirectLookups     235655333                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectMisses      141467106                       # Number of indirect misses.
system.cpu04.branchPred.lookups             305763161                       # Number of BP lookups
system.cpu04.branchPred.usedRAS                 91848                       # Number of times the RAS was used to get a target.
system.cpu04.branchPredindirectMispredicted      5017028                       # Number of mispredicted indirect branches.
system.cpu04.cc_regfile_reads               957168267                       # number of cc regfile reads
system.cpu04.cc_regfile_writes              682409134                       # number of cc regfile writes
system.cpu04.commit.amos                            0                       # Number of atomic instructions committed
system.cpu04.commit.branchMispredicts        19942429                       # The number of times a branch was mispredicted
system.cpu04.commit.branches                145178634                       # Number of branches committed
system.cpu04.commit.bw_lim_events            44764246                       # number cycles where commit BW limit reached
system.cpu04.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.commitSquashedInsts     799630377                       # The number of squashed insts skipped by commit
system.cpu04.commit.committedInsts          560070047                       # Number of instructions committed
system.cpu04.commit.committedOps            997409043                       # Number of ops (including micro ops) committed
system.cpu04.commit.committed_per_cycle::samples    494419911                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     2.017332                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.485162                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0    199049025     40.26%     40.26% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1     94244474     19.06%     59.32% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2     30736280      6.22%     65.54% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3     54073415     10.94%     76.47% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4     50738664     10.26%     86.74% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5     10007894      2.02%     88.76% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6      7277721      1.47%     90.23% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7      3528192      0.71%     90.95% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8     44764246      9.05%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total    494419911                       # Number of insts commited each cycle
system.cpu04.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu04.commit.function_calls                 10                       # Number of function calls committed.
system.cpu04.commit.int_insts               989506096                       # Number of committed integer instructions.
system.cpu04.commit.loads                    86351410                       # Number of loads committed
system.cpu04.commit.membars                        10                       # Number of memory barriers committed
system.cpu04.commit.op_class_0::No_OpClass      7562924      0.76%      0.76% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu      881098797     88.34%     89.10% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult      20224179      2.03%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead      86351402      8.66%     99.78% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      2171717      0.22%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total       997409043                       # Class of committed instruction
system.cpu04.commit.refs                     88523135                       # Number of memory references committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu04.committedInsts                 560070047                       # Number of Instructions Simulated
system.cpu04.committedOps                   997409043                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.083905                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.083905                       # CPI: Total CPI of All Threads
system.cpu04.decode.BlockedCycles           115242842                       # Number of cycles decode is blocked
system.cpu04.decode.DecodedInsts           2079962529                       # Number of instructions handled by decode
system.cpu04.decode.IdleCycles              155620616                       # Number of cycles decode is idle
system.cpu04.decode.RunCycles               298322005                       # Number of cycles decode is running
system.cpu04.decode.SquashCycles             19942933                       # Number of cycles decode is squashing
system.cpu04.decode.UnblockCycles            17924704                       # Number of cycles decode is unblocking
system.cpu04.dtb.rdAccesses                 133324855                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.wrAccesses                   3486486                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu04.fetch.Branches                 305763161                       # Number of branches that fetch encountered
system.cpu04.fetch.CacheLines               189576930                       # Number of cache lines fetched
system.cpu04.fetch.Cycles                   386652289                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.IcacheSquashes             7011319                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.IcacheWaitRetryStallCycles          262                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.Insts                   1212467727                       # Number of instructions fetch has processed
system.cpu04.fetch.ItlbSquashes                     4                       # Number of outstanding ITLB misses that were squashed
system.cpu04.fetch.MiscStallCycles               1781                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles       249074                       # Number of stall cycles due to pending traps
system.cpu04.fetch.SquashCycles              39885866                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.TlbCycles                       62                       # Number of cycles fetch has spent waiting for tlb
system.cpu04.fetch.branchRate                0.503677                       # Number of branch fetches per cycle
system.cpu04.fetch.icacheStallCycles        200206699                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.predictedBranches         94280075                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.rate                      1.997270                       # Number of inst fetches per cycle
system.cpu04.fetch.rateDist::samples        607053100                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            3.600039                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.500072                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0              253685453     41.79%     41.79% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                5458926      0.90%     42.69% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2               32739181      5.39%     48.08% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3               31157630      5.13%     53.21% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4               25248168      4.16%     57.37% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5               15912766      2.62%     60.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6               39297675      6.47%     66.47% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7               23764496      3.91%     70.38% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8              179788805     29.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total          607053100                       # Number of instructions fetched each cycle (Total)
system.cpu04.fp_regfile_reads                      32                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                 140572                       # number of floating regfile writes
system.cpu04.idleCycles                          9427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.iew.branchMispredicts           22949378                       # Number of branch mispredicts detected at execute
system.cpu04.iew.exec_branches              203409577                       # Number of branches executed
system.cpu04.iew.exec_nop                           0                       # number of nop insts executed
system.cpu04.iew.exec_rate                   2.607075                       # Inst execution rate
system.cpu04.iew.exec_refs                  167740096                       # number of memory reference insts executed
system.cpu04.iew.exec_stores                  3486486                       # Number of stores executed
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.iewBlockCycles              94767921                       # Number of cycles IEW is blocking
system.cpu04.iew.iewDispLoadInsts           157844344                       # Number of dispatched load instructions
system.cpu04.iew.iewDispNonSpecInsts             1201                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewDispSquashedInsts          663750                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispStoreInsts           13148529                       # Number of dispatched store instructions
system.cpu04.iew.iewDispatchedInsts        1797051074                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewExecLoadInsts           164253610                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts        48910760                       # Number of squashed instructions skipped in execute
system.cpu04.iew.iewExecutedInsts          1582657436                       # Number of executed instructions
system.cpu04.iew.iewIQFullEvents                42928                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewLSQFullEvents                 112                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.iewSquashCycles             19942933                       # Number of cycles IEW is squashing
system.cpu04.iew.iewUnblockCycles               54064                       # Number of cycles IEW is unblocking
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.cacheBlocked     30716532                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.lsq.thread0.forwLoads        1841278                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.ignoredResponses         2254                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.memOrderViolation          476                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.squashedLoads     71492931                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.squashedStores     10976804                       # Number of stores squashed
system.cpu04.iew.memOrderViolationEvents          476                       # Number of memory order violations
system.cpu04.iew.predictedNotTakenIncorrect     14144711                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.predictedTakenIncorrect      8804667                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.wb_consumers              1714717034                       # num instructions consuming a value
system.cpu04.iew.wb_count                  1535023535                       # cumulative count of insts written-back
system.cpu04.iew.wb_fanout                   0.667303                       # average fanout of values written-back
system.cpu04.iew.wb_producers              1144235424                       # num instructions producing a value
system.cpu04.iew.wb_rate                     2.528609                       # insts written-back per cycle
system.cpu04.iew.wb_sent                   1541046191                       # cumulative count of insts sent to commit
system.cpu04.int_regfile_reads             2095177760                       # number of integer regfile reads
system.cpu04.int_regfile_writes            1342526953                       # number of integer regfile writes
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu04.ipc                             0.922590                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.922590                       # IPC: Total IPC of All Threads
system.cpu04.iq.FU_type_0::No_OpClass        19119375      1.17%      1.17% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu          1404949917     86.11%     87.28% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult           27151617      1.66%     88.95% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   7      0.00%     88.95% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd            737627      0.05%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMultAcc             0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMisc                0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  1      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  6      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 1      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdDiv                  0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAes                  0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAesMix               0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdPredAlu              0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead          173850927     10.66%     99.65% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           5619290      0.34%     99.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemRead        139417      0.01%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemWrite           16      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total           1631568201                       # Type of FU issued
system.cpu04.iq.fp_alu_accesses                877084                       # Number of floating point alu accesses
system.cpu04.iq.fp_inst_queue_reads           1754482                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_wakeup_accesses       140528                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_writes          2951921                       # Number of floating instruction queue writes
system.cpu04.iq.fu_busy_cnt                  53369990                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.032711                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu              53266210     99.81%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMultAcc               0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMisc                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdDiv                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAdd              0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAlu              0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceCmp              0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAes                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAesMix                 0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash               0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash2              0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash             0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash2            0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma2              0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma3              0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdPredAlu                0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead               102920      0.19%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 845      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemRead              15      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.int_alu_accesses           1664941732                       # Number of integer alu accesses
system.cpu04.iq.int_inst_queue_reads       3931512241                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_wakeup_accesses   1534883007                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.int_inst_queue_writes      2593741453                       # Number of integer instruction queue writes
system.cpu04.iq.iqInstsAdded               1797047761                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqInstsIssued              1631568201                       # Number of instructions issued
system.cpu04.iq.iqNonSpecInstsAdded              3313                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqSquashedInstsExamined     799642001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedInstsIssued         9707236                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedNonSpecRemoved         3296                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.iqSquashedOperandsExamined    820153257                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.issued_per_cycle::samples    607053100                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       2.687686                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.620701                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0         225885360     37.21%     37.21% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1          44011419      7.25%     44.46% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2          39387001      6.49%     50.95% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3          65518335     10.79%     61.74% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4          52059985      8.58%     70.32% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5          49814175      8.21%     78.52% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6          81119176     13.36%     91.89% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7          25859288      4.26%     96.15% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8          23398361      3.85%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total     607053100                       # Number of insts issued each cycle
system.cpu04.iq.rate                         2.687644                       # Inst issue rate
system.cpu04.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu04.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu04.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu04.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.wrAccesses                 189668819                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                       91899                       # TLB misses on write requests
system.cpu04.memDep0.conflictingLoads         6645948                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           1453                       # Number of conflicting stores.
system.cpu04.memDep0.insertedLoads          157844344                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores          13148529                       # Number of stores inserted to the mem dependence unit.
system.cpu04.misc_regfile_reads             614772752                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu04.numCycles                      607062527                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      528333804                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    528333804                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    528333804                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON  312449156082                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    528333804                       # Cumulative time (in ticks) in various power states
system.cpu04.quiesceCycles                  332809815                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.rename.BlockCycles             114729006                       # Number of cycles rename is blocking
system.cpu04.rename.CommittedMaps          1331704272                       # Number of HB maps that are committed
system.cpu04.rename.IQFullEvents               490231                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.IdleCycles              169576530                       # Number of cycles rename is idle
system.cpu04.rename.ROBFullEvents              312870                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.RenameLookups          4857563172                       # Number of register rename lookups that rename has made
system.cpu04.rename.RenamedInsts           1984954406                       # Number of instructions processed by rename
system.cpu04.rename.RenamedOperands        2621991873                       # Number of destination operands rename has renamed
system.cpu04.rename.RunCycles               299879419                       # Number of cycles rename is running
system.cpu04.rename.SQFullEvents                   16                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.SquashCycles             19942933                       # Number of cycles rename is squashing
system.cpu04.rename.UnblockCycles             2920434                       # Number of cycles rename is unblocking
system.cpu04.rename.UndoneMaps             1290287541                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.fp_rename_lookups          300967                       # Number of floating rename lookups
system.cpu04.rename.int_rename_lookups     2741217370                       # Number of integer rename lookups
system.cpu04.rename.serializeStallCycles         4778                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.serializingInsts               33                       # count of serializing insts renamed
system.cpu04.rename.skidInsts                12045265                       # count of insts added to the skid buffer
system.cpu04.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.cpu04.rob.rob_reads                 2246692329                       # The number of ROB reads
system.cpu04.rob.rob_writes                3707163985                       # The number of ROB writes
system.cpu04.timesIdled                            29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu05.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu05.branchPred.BTBLookups          235414285                       # Number of BTB lookups
system.cpu05.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.condIncorrect        19748160                       # Number of conditional branches incorrect
system.cpu05.branchPred.condPredicted       304564148                       # Number of conditional branches predicted
system.cpu05.branchPred.indirectHits         94172448                       # Number of indirect target hits.
system.cpu05.branchPred.indirectLookups     235414285                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectMisses      141241837                       # Number of indirect misses.
system.cpu05.branchPred.lookups             304564148                       # Number of BP lookups
system.cpu05.branchPred.usedRAS                 88897                       # Number of times the RAS was used to get a target.
system.cpu05.branchPredindirectMispredicted      4887274                       # Number of mispredicted indirect branches.
system.cpu05.cc_regfile_reads               955750491                       # number of cc regfile reads
system.cpu05.cc_regfile_writes              681059034                       # number of cc regfile writes
system.cpu05.commit.amos                            0                       # Number of atomic instructions committed
system.cpu05.commit.branchMispredicts        19748572                       # The number of times a branch was mispredicted
system.cpu05.commit.branches                145146510                       # Number of branches committed
system.cpu05.commit.bw_lim_events            44827234                       # number cycles where commit BW limit reached
system.cpu05.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.commitSquashedInsts     794165362                       # The number of squashed insts skipped by commit
system.cpu05.commit.committedInsts          559950441                       # Number of instructions committed
system.cpu05.commit.committedOps            997194786                       # Number of ops (including micro ops) committed
system.cpu05.commit.committed_per_cycle::samples    492560277                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     2.024513                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.487606                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0    197391544     40.07%     40.07% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1     94127806     19.11%     59.18% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2     30715420      6.24%     65.42% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3     54067742     10.98%     76.40% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4     50638963     10.28%     86.68% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5      9998677      2.03%     88.71% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6      7284432      1.48%     90.19% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7      3508459      0.71%     90.90% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8     44827234      9.10%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total    492560277                       # Number of insts commited each cycle
system.cpu05.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu05.commit.function_calls                 10                       # Number of function calls committed.
system.cpu05.commit.int_insts               989296265                       # Number of committed integer instructions.
system.cpu05.commit.loads                    86335638                       # Number of loads committed
system.cpu05.commit.membars                        10                       # Number of memory barriers committed
system.cpu05.commit.op_class_0::No_OpClass      7561886      0.76%      0.76% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu      880904493     88.34%     89.10% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult      20220774      2.03%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead      86335630      8.66%     99.78% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      2171979      0.22%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total       997194786                       # Class of committed instruction
system.cpu05.commit.refs                     88507625                       # Number of memory references committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu05.committedInsts                 559950441                       # Number of Instructions Simulated
system.cpu05.committedOps                   997194786                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.079189                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.079189                       # CPI: Total CPI of All Threads
system.cpu05.decode.BlockedCycles           114242739                       # Number of cycles decode is blocked
system.cpu05.decode.DecodedInsts           2071203437                       # Number of instructions handled by decode
system.cpu05.decode.IdleCycles              155197755                       # Number of cycles decode is idle
system.cpu05.decode.RunCycles               297348677                       # Number of cycles decode is running
system.cpu05.decode.SquashCycles             19748975                       # Number of cycles decode is squashing
system.cpu05.decode.UnblockCycles            17746297                       # Number of cycles decode is unblocking
system.cpu05.dtb.rdAccesses                 132974364                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.wrAccesses                   3450994                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu05.fetch.Branches                 304564148                       # Number of branches that fetch encountered
system.cpu05.fetch.CacheLines               189039534                       # Number of cache lines fetched
system.cpu05.fetch.Cycles                   384752558                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.IcacheSquashes             6972129                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.IcacheWaitRetryStallCycles          230                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.Insts                   1207154920                       # Number of instructions fetch has processed
system.cpu05.fetch.MiscStallCycles               3897                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles       242695                       # Number of stall cycles due to pending traps
system.cpu05.fetch.SquashCycles              39497950                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.TlbCycles                        2                       # Number of cycles fetch has spent waiting for tlb
system.cpu05.fetch.branchRate                0.504001                       # Number of branch fetches per cycle
system.cpu05.fetch.icacheStallCycles        199536086                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.predictedBranches         94261345                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.rate                      1.997633                       # Number of inst fetches per cycle
system.cpu05.fetch.rateDist::samples        604284443                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            3.599422                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.498731                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0              252425605     41.77%     41.77% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                5393859      0.89%     42.67% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2               32624502      5.40%     48.06% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3               31113595      5.15%     53.21% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4               25252728      4.18%     57.39% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5               15848801      2.62%     60.01% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6               39214196      6.49%     66.50% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7               23738383      3.93%     70.43% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8              178672774     29.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total          604284443                       # Number of instructions fetched each cycle (Total)
system.cpu05.fp_regfile_reads                      10                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                 136189                       # number of floating regfile writes
system.cpu05.idleCycles                          8147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.iew.branchMispredicts           22672144                       # Number of branch mispredicts detected at execute
system.cpu05.iew.exec_branches              203062800                       # Number of branches executed
system.cpu05.iew.exec_nop                           0                       # number of nop insts executed
system.cpu05.iew.exec_rate                   2.612968                       # Inst execution rate
system.cpu05.iew.exec_refs                  167359713                       # number of memory reference insts executed
system.cpu05.iew.exec_stores                  3450994                       # Number of stores executed
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.iewBlockCycles              94008640                       # Number of cycles IEW is blocking
system.cpu05.iew.iewDispLoadInsts           157240617                       # Number of dispatched load instructions
system.cpu05.iew.iewDispNonSpecInsts              982                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewDispSquashedInsts          648100                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispStoreInsts           12881090                       # Number of dispatched store instructions
system.cpu05.iew.iewDispatchedInsts        1791366668                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewExecLoadInsts           163908719                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts        48433521                       # Number of squashed instructions skipped in execute
system.cpu05.iew.iewExecutedInsts          1578997362                       # Number of executed instructions
system.cpu05.iew.iewIQFullEvents                45081                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.iewSquashCycles             19748975                       # Number of cycles IEW is squashing
system.cpu05.iew.iewUnblockCycles               54546                       # Number of cycles IEW is unblocking
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.cacheBlocked     30674674                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.lsq.thread0.forwLoads        1835095                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.ignoredResponses         2340                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.memOrderViolation          532                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.squashedLoads     70904976                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.squashedStores     10709103                       # Number of stores squashed
system.cpu05.iew.memOrderViolationEvents          532                       # Number of memory order violations
system.cpu05.iew.predictedNotTakenIncorrect     13899586                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.predictedTakenIncorrect      8772558                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.wb_consumers              1711586445                       # num instructions consuming a value
system.cpu05.iew.wb_count                  1531513644                       # cumulative count of insts written-back
system.cpu05.iew.wb_fanout                   0.667108                       # average fanout of values written-back
system.cpu05.iew.wb_producers              1141813599                       # num instructions producing a value
system.cpu05.iew.wb_rate                     2.534391                       # insts written-back per cycle
system.cpu05.iew.wb_sent                   1537485508                       # cumulative count of insts sent to commit
system.cpu05.int_regfile_reads             2091362790                       # number of integer regfile reads
system.cpu05.int_regfile_writes            1339491849                       # number of integer regfile writes
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu05.ipc                             0.926621                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.926621                       # IPC: Total IPC of All Threads
system.cpu05.iq.FU_type_0::No_OpClass        18943641      1.16%      1.16% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu          1401563053     86.12%     87.29% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult           27121116      1.67%     88.95% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   7      0.00%     88.95% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd            719066      0.04%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMultAcc             0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMisc                0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  1      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 1      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdDiv                  0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAes                  0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAesMix               0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdPredAlu              0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead          173419559     10.66%     99.65% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           5529383      0.34%     99.99% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemRead        135049      0.01%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemWrite           12      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total           1627430888                       # Type of FU issued
system.cpu05.iq.fp_alu_accesses                854145                       # Number of floating point alu accesses
system.cpu05.iq.fp_inst_queue_reads           1708574                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_wakeup_accesses       136140                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_writes          2877459                       # Number of floating instruction queue writes
system.cpu05.iq.fu_busy_cnt                  53271637                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.032734                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu              53169466     99.81%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMultAcc               0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMisc                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdDiv                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAdd              0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAlu              0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceCmp              0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAes                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAesMix                 0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash               0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash2              0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash             0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash2            0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma2              0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma3              0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdPredAlu                0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead               101272      0.19%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 883      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemRead              16      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.int_alu_accesses           1660904739                       # Number of integer alu accesses
system.cpu05.iq.int_inst_queue_reads       3920313281                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_wakeup_accesses   1531377504                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.int_inst_queue_writes      2582661357                       # Number of integer instruction queue writes
system.cpu05.iq.iqInstsAdded               1791363983                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqInstsIssued              1627430888                       # Number of instructions issued
system.cpu05.iq.iqNonSpecInstsAdded              2685                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqSquashedInstsExamined     794171852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedInstsIssued         9604004                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedNonSpecRemoved         2668                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.iqSquashedOperandsExamined    813528301                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.issued_per_cycle::samples    604284443                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       2.693154                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.620416                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0         224133215     37.09%     37.09% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1          43813269      7.25%     44.34% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2          39234573      6.49%     50.83% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3          65426693     10.83%     61.66% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4          51974060      8.60%     70.26% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5          49676469      8.22%     78.48% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6          80909466     13.39%     91.87% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7          25800571      4.27%     96.14% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8          23316127      3.86%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total     604284443                       # Number of insts issued each cycle
system.cpu05.iq.rate                         2.693117                       # Inst issue rate
system.cpu05.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu05.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu05.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu05.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.wrAccesses                 189128528                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                       89004                       # TLB misses on write requests
system.cpu05.memDep0.conflictingLoads         6555155                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           1168                       # Number of conflicting stores.
system.cpu05.memDep0.insertedLoads          157240617                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores          12881090                       # Number of stores inserted to the mem dependence unit.
system.cpu05.misc_regfile_reads             613470066                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu05.numCycles                      604292590                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean     1448527023                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value   1448527023                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value   1448527023                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON  311528962863                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED   1448527023                       # Cumulative time (in ticks) in various power states
system.cpu05.quiesceCycles                  335579752                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.rename.BlockCycles             113788431                       # Number of cycles rename is blocking
system.cpu05.rename.CommittedMaps          1331412919                       # Number of HB maps that are committed
system.cpu05.rename.IQFullEvents               479140                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.IdleCycles              169000817                       # Number of cycles rename is idle
system.cpu05.rename.ROBFullEvents              254338                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.RenameLookups          4839214988                       # Number of register rename lookups that rename has made
system.cpu05.rename.RenamedInsts           1977231868                       # Number of instructions processed by rename
system.cpu05.rename.RenamedOperands        2612599752                       # Number of destination operands rename has renamed
system.cpu05.rename.RunCycles               298909981                       # Number of cycles rename is running
system.cpu05.rename.SquashCycles             19748975                       # Number of cycles rename is squashing
system.cpu05.rename.UnblockCycles             2835258                       # Number of cycles rename is unblocking
system.cpu05.rename.UndoneMaps             1281186773                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.fp_rename_lookups          292789                       # Number of floating rename lookups
system.cpu05.rename.int_rename_lookups     2730703309                       # Number of integer rename lookups
system.cpu05.rename.serializeStallCycles          981                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.serializingInsts               40                       # count of serializing insts renamed
system.cpu05.rename.skidInsts                11737981                       # count of insts added to the skid buffer
system.cpu05.rename.tempSerializingInsts           39                       # count of temporary serializing insts renamed
system.cpu05.rob.rob_reads                 2239091722                       # The number of ROB reads
system.cpu05.rob.rob_writes                3694882481                       # The number of ROB writes
system.cpu05.timesIdled                            31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu06.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu06.branchPred.BTBLookups          235211145                       # Number of BTB lookups
system.cpu06.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.condIncorrect        19730856                       # Number of conditional branches incorrect
system.cpu06.branchPred.condPredicted       304562794                       # Number of conditional branches predicted
system.cpu06.branchPred.indirectHits         94192822                       # Number of indirect target hits.
system.cpu06.branchPred.indirectLookups     235211145                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectMisses      141018323                       # Number of indirect misses.
system.cpu06.branchPred.lookups             304562794                       # Number of BP lookups
system.cpu06.branchPred.usedRAS                 89628                       # Number of times the RAS was used to get a target.
system.cpu06.branchPredindirectMispredicted      4858701                       # Number of mispredicted indirect branches.
system.cpu06.cc_regfile_reads               956063159                       # number of cc regfile reads
system.cpu06.cc_regfile_writes              681223267                       # number of cc regfile writes
system.cpu06.commit.amos                            0                       # Number of atomic instructions committed
system.cpu06.commit.branchMispredicts        19731166                       # The number of times a branch was mispredicted
system.cpu06.commit.branches                145112917                       # Number of branches committed
system.cpu06.commit.bw_lim_events            44794140                       # number cycles where commit BW limit reached
system.cpu06.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.commitSquashedInsts     794482653                       # The number of squashed insts skipped by commit
system.cpu06.commit.committedInsts          559823545                       # Number of instructions committed
system.cpu06.commit.committedOps            996965729                       # Number of ops (including micro ops) committed
system.cpu06.commit.committed_per_cycle::samples    492469346                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     2.024422                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.487323                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0    197338831     40.07%     40.07% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1     94103571     19.11%     59.18% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2     30737626      6.24%     65.42% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3     54073965     10.98%     76.40% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4     50606562     10.28%     86.68% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5     10014201      2.03%     88.71% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6      7288512      1.48%     90.19% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7      3511938      0.71%     90.90% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8     44794140      9.10%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total    492469346                       # Number of insts commited each cycle
system.cpu06.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu06.commit.function_calls                 10                       # Number of function calls committed.
system.cpu06.commit.int_insts               989072132                       # Number of committed integer instructions.
system.cpu06.commit.loads                    86315417                       # Number of loads committed
system.cpu06.commit.membars                        10                       # Number of memory barriers committed
system.cpu06.commit.op_class_0::No_OpClass      7560447      0.76%      0.76% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu      880701198     88.34%     89.10% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult      20216715      2.03%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead      86315409      8.66%     99.78% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      2171936      0.22%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total       996965729                       # Class of committed instruction
system.cpu06.commit.refs                     88487361                       # Number of memory references committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu06.committedInsts                 559823545                       # Number of Instructions Simulated
system.cpu06.committedOps                   996965729                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.079398                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.079398                       # CPI: Total CPI of All Threads
system.cpu06.decode.BlockedCycles           114350263                       # Number of cycles decode is blocked
system.cpu06.decode.DecodedInsts           2070974136                       # Number of instructions handled by decode
system.cpu06.decode.IdleCycles              155122903                       # Number of cycles decode is idle
system.cpu06.decode.RunCycles               297310137                       # Number of cycles decode is running
system.cpu06.decode.SquashCycles             19731680                       # Number of cycles decode is squashing
system.cpu06.decode.UnblockCycles            17748076                       # Number of cycles decode is unblocking
system.cpu06.dtb.rdAccesses                 132974324                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                         274                       # TLB misses on read requests
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.wrAccesses                   3446199                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu06.fetch.Branches                 304562794                       # Number of branches that fetch encountered
system.cpu06.fetch.CacheLines               189044269                       # Number of cache lines fetched
system.cpu06.fetch.Cycles                   384761411                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.IcacheSquashes             6973713                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.IcacheWaitRetryStallCycles          229                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.Insts                   1206994252                       # Number of instructions fetch has processed
system.cpu06.fetch.MiscStallCycles               1798                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles       244823                       # Number of stall cycles due to pending traps
system.cpu06.fetch.SquashCycles              39463360                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.TlbCycles                        3                       # Number of cycles fetch has spent waiting for tlb
system.cpu06.fetch.branchRate                0.504016                       # Number of branch fetches per cycle
system.cpu06.fetch.icacheStallCycles        199523115                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.predictedBranches         94282450                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.rate                      1.997435                       # Number of inst fetches per cycle
system.cpu06.fetch.rateDist::samples        604263059                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            3.598852                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.498521                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0              252438089     41.78%     41.78% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                5389440      0.89%     42.67% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2               32625117      5.40%     48.07% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3               31141923      5.15%     53.22% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4               25263241      4.18%     57.40% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5               15846360      2.62%     60.02% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6               39219004      6.49%     66.51% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7               23730273      3.93%     70.44% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8              178609612     29.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total          604263059                       # Number of instructions fetched each cycle (Total)
system.cpu06.fp_regfile_reads                      21                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                 137058                       # number of floating regfile writes
system.cpu06.idleCycles                          9167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.iew.branchMispredicts           22635020                       # Number of branch mispredicts detected at execute
system.cpu06.iew.exec_branches              203110011                       # Number of branches executed
system.cpu06.iew.exec_nop                           0                       # number of nop insts executed
system.cpu06.iew.exec_rate                   2.613405                       # Inst execution rate
system.cpu06.iew.exec_refs                  167307160                       # number of memory reference insts executed
system.cpu06.iew.exec_stores                  3446199                       # Number of stores executed
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.iewBlockCycles              94157091                       # Number of cycles IEW is blocking
system.cpu06.iew.iewDispLoadInsts           157209943                       # Number of dispatched load instructions
system.cpu06.iew.iewDispNonSpecInsts             1055                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewDispSquashedInsts          640959                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispStoreInsts           12822947                       # Number of dispatched store instructions
system.cpu06.iew.iewDispatchedInsts        1791460232                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewExecLoadInsts           163860961                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts        48366818                       # Number of squashed instructions skipped in execute
system.cpu06.iew.iewExecutedInsts          1579208356                       # Number of executed instructions
system.cpu06.iew.iewIQFullEvents                43562                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.iewSquashCycles             19731680                       # Number of cycles IEW is squashing
system.cpu06.iew.iewUnblockCycles               53713                       # Number of cycles IEW is unblocking
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.cacheBlocked     30657507                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.lsq.thread0.forwLoads        1833467                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.ignoredResponses         2079                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.memOrderViolation          544                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.squashedLoads     70894523                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.squashedStores     10651003                       # Number of stores squashed
system.cpu06.iew.memOrderViolationEvents          544                       # Number of memory order violations
system.cpu06.iew.predictedNotTakenIncorrect     13864486                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.predictedTakenIncorrect      8770534                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.wb_consumers              1712170176                       # num instructions consuming a value
system.cpu06.iew.wb_count                  1531789282                       # cumulative count of insts written-back
system.cpu06.iew.wb_fanout                   0.667024                       # average fanout of values written-back
system.cpu06.iew.wb_producers              1142058566                       # num instructions producing a value
system.cpu06.iew.wb_rate                     2.534932                       # insts written-back per cycle
system.cpu06.iew.wb_sent                   1537748783                       # cumulative count of insts sent to commit
system.cpu06.int_regfile_reads             2091755445                       # number of integer regfile reads
system.cpu06.int_regfile_writes            1339739596                       # number of integer regfile writes
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu06.ipc                             0.926443                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.926443                       # IPC: Total IPC of All Threads
system.cpu06.iq.FU_type_0::No_OpClass        18927113      1.16%      1.16% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu          1401786361     86.13%     87.29% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult           27132009      1.67%     88.96% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   7      0.00%     88.96% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd            713818      0.04%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMultAcc             0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMisc                0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  4      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 1      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdDiv                  0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAes                  0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAesMix               0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdPredAlu              0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead          173362015     10.65%     99.65% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           5517844      0.34%     99.99% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemRead        135995      0.01%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemWrite           12      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total           1627575179                       # Type of FU issued
system.cpu06.iq.fp_alu_accesses                849845                       # Number of floating point alu accesses
system.cpu06.iq.fp_inst_queue_reads           1700014                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_wakeup_accesses       137012                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_writes          2856693                       # Number of floating instruction queue writes
system.cpu06.iq.fu_busy_cnt                  53292596                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.032744                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu              53188655     99.80%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead               103104      0.19%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 822      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemRead              15      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.int_alu_accesses           1661090817                       # Number of integer alu accesses
system.cpu06.iq.int_inst_queue_reads       3920629342                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_wakeup_accesses   1531652270                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.int_inst_queue_writes      2583098313                       # Number of integer instruction queue writes
system.cpu06.iq.iqInstsAdded               1791457333                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqInstsIssued              1627575179                       # Number of instructions issued
system.cpu06.iq.iqNonSpecInstsAdded              2899                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqSquashedInstsExamined     794494473                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedInstsIssued         9623348                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedNonSpecRemoved         2882                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.iqSquashedOperandsExamined    813023890                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.issued_per_cycle::samples    604263059                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       2.693488                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.620520                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0         224128288     37.09%     37.09% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1          43777224      7.24%     44.34% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2          39222067      6.49%     50.83% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3          65417869     10.83%     61.65% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4          51963193      8.60%     70.25% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5          49696427      8.22%     78.48% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6          80962623     13.40%     91.88% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7          25773375      4.27%     96.14% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8          23321993      3.86%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total     604263059                       # Number of insts issued each cycle
system.cpu06.iq.rate                         2.693447                       # Inst issue rate
system.cpu06.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu06.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu06.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu06.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.wrAccesses                 189133912                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                       89653                       # TLB misses on write requests
system.cpu06.memDep0.conflictingLoads         6542287                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           1288                       # Number of conflicting stores.
system.cpu06.memDep0.insertedLoads          157209943                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores          12822947                       # Number of stores inserted to the mem dependence unit.
system.cpu06.misc_regfile_reads             613504742                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu06.numCycles                      604272226                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean     1453289256                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value   1453289256                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value   1453289256                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON  311524200630                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED   1453289256                       # Cumulative time (in ticks) in various power states
system.cpu06.quiesceCycles                  335600116                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.rename.BlockCycles             113870461                       # Number of cycles rename is blocking
system.cpu06.rename.CommittedMaps          1331112256                       # Number of HB maps that are committed
system.cpu06.rename.IQFullEvents               485109                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.IdleCycles              168914472                       # Number of cycles rename is idle
system.cpu06.rename.ROBFullEvents              267075                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.RenameLookups          4838973278                       # Number of register rename lookups that rename has made
system.cpu06.rename.RenamedInsts           1977131272                       # Number of instructions processed by rename
system.cpu06.rename.RenamedOperands        2612712729                       # Number of destination operands rename has renamed
system.cpu06.rename.RunCycles               298885016                       # Number of cycles rename is running
system.cpu06.rename.SquashCycles             19731680                       # Number of cycles rename is squashing
system.cpu06.rename.UnblockCycles             2855735                       # Number of cycles rename is unblocking
system.cpu06.rename.UndoneMaps             1281600413                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.fp_rename_lookups          295292                       # Number of floating rename lookups
system.cpu06.rename.int_rename_lookups     2730475113                       # Number of integer rename lookups
system.cpu06.rename.serializeStallCycles         5695                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.serializingInsts               37                       # count of serializing insts renamed
system.cpu06.rename.skidInsts                11781422                       # count of insts added to the skid buffer
system.cpu06.rename.tempSerializingInsts           37                       # count of temporary serializing insts renamed
system.cpu06.rob.rob_reads                 2239120806                       # The number of ROB reads
system.cpu06.rob.rob_writes                3695128990                       # The number of ROB writes
system.cpu06.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu07.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu07.branchPred.BTBLookups          234880371                       # Number of BTB lookups
system.cpu07.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.condIncorrect        19668886                       # Number of conditional branches incorrect
system.cpu07.branchPred.condPredicted       304187336                       # Number of conditional branches predicted
system.cpu07.branchPred.indirectHits         94061871                       # Number of indirect target hits.
system.cpu07.branchPred.indirectLookups     234880371                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectMisses      140818500                       # Number of indirect misses.
system.cpu07.branchPred.lookups             304187336                       # Number of BP lookups
system.cpu07.branchPred.usedRAS                 88796                       # Number of times the RAS was used to get a target.
system.cpu07.branchPredindirectMispredicted      4837738                       # Number of mispredicted indirect branches.
system.cpu07.cc_regfile_reads               955362011                       # number of cc regfile reads
system.cpu07.cc_regfile_writes              680720479                       # number of cc regfile writes
system.cpu07.commit.amos                            0                       # Number of atomic instructions committed
system.cpu07.commit.branchMispredicts        19669233                       # The number of times a branch was mispredicted
system.cpu07.commit.branches                145130311                       # Number of branches committed
system.cpu07.commit.bw_lim_events            44905168                       # number cycles where commit BW limit reached
system.cpu07.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.commitSquashedInsts     792598465                       # The number of squashed insts skipped by commit
system.cpu07.commit.committedInsts          559889429                       # Number of instructions committed
system.cpu07.commit.committedOps            997103066                       # Number of ops (including micro ops) committed
system.cpu07.commit.committed_per_cycle::samples    492054774                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.026407                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.489161                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0    197086507     40.05%     40.05% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1     94012377     19.11%     59.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2     30674795      6.23%     65.39% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3     54055673     10.99%     76.38% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4     50545149     10.27%     86.65% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5      9990593      2.03%     88.68% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6      7292409      1.48%     90.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7      3492103      0.71%     90.87% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8     44905168      9.13%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total    492054774                       # Number of insts commited each cycle
system.cpu07.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu07.commit.function_calls                 10                       # Number of function calls committed.
system.cpu07.commit.int_insts               989210097                       # Number of committed integer instructions.
system.cpu07.commit.loads                    86325178                       # Number of loads committed
system.cpu07.commit.membars                        10                       # Number of memory barriers committed
system.cpu07.commit.op_class_0::No_OpClass      7563350      0.76%      0.76% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu      880821241     88.34%     89.10% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult      20221342      2.03%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead      86325170      8.66%     99.78% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      2171939      0.22%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total       997103066                       # Class of committed instruction
system.cpu07.commit.refs                     88497125                       # Number of memory references committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu07.committedInsts                 559889429                       # Number of Instructions Simulated
system.cpu07.committedOps                   997103066                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.077953                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.077953                       # CPI: Total CPI of All Threads
system.cpu07.decode.BlockedCycles           114310716                       # Number of cycles decode is blocked
system.cpu07.decode.DecodedInsts           2068373787                       # Number of instructions handled by decode
system.cpu07.decode.IdleCycles              154901771                       # Number of cycles decode is idle
system.cpu07.decode.RunCycles               296952546                       # Number of cycles decode is running
system.cpu07.decode.SquashCycles             19669622                       # Number of cycles decode is squashing
system.cpu07.decode.UnblockCycles            17690736                       # Number of cycles decode is unblocking
system.cpu07.dtb.rdAccesses                 132875079                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.wrAccesses                   3441278                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu07.fetch.Branches                 304187336                       # Number of branches that fetch encountered
system.cpu07.fetch.CacheLines               188753211                       # Number of cache lines fetched
system.cpu07.fetch.Cycles                   384406777                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.IcacheSquashes             6955079                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.IcacheWaitRetryStallCycles          265                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.Insts                   1205458537                       # Number of instructions fetch has processed
system.cpu07.fetch.MiscStallCycles               1952                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles       241484                       # Number of stall cycles due to pending traps
system.cpu07.fetch.SquashCycles              39339244                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.branchRate                0.504010                       # Number of branch fetches per cycle
system.cpu07.fetch.icacheStallCycles        199205291                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.predictedBranches         94150667                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.rate                      1.997331                       # Number of inst fetches per cycle
system.cpu07.fetch.rateDist::samples        603525391                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            3.598459                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.498618                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0              252205435     41.79%     41.79% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                5366741      0.89%     42.68% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2               32551621      5.39%     48.07% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3               31094688      5.15%     53.22% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4               25232792      4.18%     57.40% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5               15800360      2.62%     60.02% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6               39197437      6.49%     66.52% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7               23720539      3.93%     70.45% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8              178355778     29.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total          603525391                       # Number of instructions fetched each cycle (Total)
system.cpu07.fp_regfile_reads                      11                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                 135201                       # number of floating regfile writes
system.cpu07.idleCycles                          9240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.iew.branchMispredicts           22565923                       # Number of branch mispredicts detected at execute
system.cpu07.iew.exec_branches              202931275                       # Number of branches executed
system.cpu07.iew.exec_nop                           0                       # number of nop insts executed
system.cpu07.iew.exec_rate                   2.614708                       # Inst execution rate
system.cpu07.iew.exec_refs                  167363243                       # number of memory reference insts executed
system.cpu07.iew.exec_stores                  3441278                       # Number of stores executed
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.iewBlockCycles              93856961                       # Number of cycles IEW is blocking
system.cpu07.iew.iewDispLoadInsts           157035153                       # Number of dispatched load instructions
system.cpu07.iew.iewDispNonSpecInsts             1173                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewDispSquashedInsts          644895                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispStoreInsts           12769397                       # Number of dispatched store instructions
system.cpu07.iew.iewDispatchedInsts        1789707069                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewExecLoadInsts           163921965                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts        48210598                       # Number of squashed instructions skipped in execute
system.cpu07.iew.iewExecutedInsts          1578067079                       # Number of executed instructions
system.cpu07.iew.iewIQFullEvents                46497                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.iewSquashCycles             19669622                       # Number of cycles IEW is squashing
system.cpu07.iew.iewUnblockCycles               56675                       # Number of cycles IEW is unblocking
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.cacheBlocked     30710896                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.lsq.thread0.forwLoads        1832019                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.ignoredResponses         2312                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.memOrderViolation          547                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.squashedLoads     70709972                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.squashedStores     10597450                       # Number of stores squashed
system.cpu07.iew.memOrderViolationEvents          547                       # Number of memory order violations
system.cpu07.iew.predictedNotTakenIncorrect     13822241                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.predictedTakenIncorrect      8743682                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.wb_consumers              1710918033                       # num instructions consuming a value
system.cpu07.iew.wb_count                  1530512839                       # cumulative count of insts written-back
system.cpu07.iew.wb_fanout                   0.666978                       # average fanout of values written-back
system.cpu07.iew.wb_producers              1141144072                       # num instructions producing a value
system.cpu07.iew.wb_rate                     2.535916                       # insts written-back per cycle
system.cpu07.iew.wb_sent                   1536462500                       # cumulative count of insts sent to commit
system.cpu07.int_regfile_reads             2090578831                       # number of integer regfile reads
system.cpu07.int_regfile_writes            1338670338                       # number of integer regfile writes
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu07.ipc                             0.927684                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.927684                       # IPC: Total IPC of All Threads
system.cpu07.iq.FU_type_0::No_OpClass        18885071      1.16%      1.16% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu          1400545871     86.12%     87.28% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult           27124043      1.67%     88.95% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   7      0.00%     88.95% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd            710920      0.04%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMultAcc             0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMisc                0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 1      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdDiv                  0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAes                  0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAesMix               0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdPredAlu              0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead          173382091     10.66%     99.65% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           5495540      0.34%     99.99% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemRead        134128      0.01%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total           1626277682                       # Type of FU issued
system.cpu07.iq.fp_alu_accesses                845076                       # Number of floating point alu accesses
system.cpu07.iq.fp_inst_queue_reads           1690458                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_wakeup_accesses       135156                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_writes          2844965                       # Number of floating instruction queue writes
system.cpu07.iq.fu_busy_cnt                  53333529                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.032795                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu              53227937     99.80%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead               104659      0.20%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 916      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemRead              17      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.int_alu_accesses           1659881064                       # Number of integer alu accesses
system.cpu07.iq.int_inst_queue_reads       3917317065                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_wakeup_accesses   1530377683                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.int_inst_queue_writes      2579466371                       # Number of integer instruction queue writes
system.cpu07.iq.iqInstsAdded               1789703853                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqInstsIssued              1626277682                       # Number of instructions issued
system.cpu07.iq.iqNonSpecInstsAdded              3216                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqSquashedInstsExamined     792603973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedInstsIssued         9593244                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedNonSpecRemoved         3199                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.iqSquashedOperandsExamined    811698406                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.issued_per_cycle::samples    603525391                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       2.694630                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.621059                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0         223799952     37.08%     37.08% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1          43712093      7.24%     44.32% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2          39131054      6.48%     50.81% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3          65317703     10.82%     61.63% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4          51938221      8.61%     70.24% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5          49599551      8.22%     78.46% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6          80908086     13.41%     91.86% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7          25798631      4.27%     96.14% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8          23320100      3.86%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total     603525391                       # Number of insts issued each cycle
system.cpu07.iq.rate                         2.694589                       # Inst issue rate
system.cpu07.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu07.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu07.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu07.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.wrAccesses                 188842015                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                       88814                       # TLB misses on write requests
system.cpu07.memDep0.conflictingLoads         6523063                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           1343                       # Number of conflicting stores.
system.cpu07.memDep0.insertedLoads          157035153                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores          12769397                       # Number of stores inserted to the mem dependence unit.
system.cpu07.misc_regfile_reads             613161212                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu07.numCycles                      603534631                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean     1696759875                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value   1696759875                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value   1696759875                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON  311280730011                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED   1696759875                       # Cumulative time (in ticks) in various power states
system.cpu07.quiesceCycles                  336337711                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.rename.BlockCycles             113833736                       # Number of cycles rename is blocking
system.cpu07.rename.CommittedMaps          1331307746                       # Number of HB maps that are committed
system.cpu07.rename.IQFullEvents               489571                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.IdleCycles              168652930                       # Number of cycles rename is idle
system.cpu07.rename.ROBFullEvents              257188                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.RenameLookups          4833449773                       # Number of register rename lookups that rename has made
system.cpu07.rename.RenamedInsts           1974790467                       # Number of instructions processed by rename
system.cpu07.rename.RenamedOperands        2609814998                       # Number of destination operands rename has renamed
system.cpu07.rename.RunCycles               298528214                       # Number of cycles rename is running
system.cpu07.rename.SquashCycles             19669622                       # Number of cycles rename is squashing
system.cpu07.rename.UnblockCycles             2834885                       # Number of cycles rename is unblocking
system.cpu07.rename.UndoneMaps             1278507192                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.fp_rename_lookups          291153                       # Number of floating rename lookups
system.cpu07.rename.int_rename_lookups     2727330742                       # Number of integer rename lookups
system.cpu07.rename.serializeStallCycles         6004                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.serializingInsts               46                       # count of serializing insts renamed
system.cpu07.rename.skidInsts                11688442                       # count of insts added to the skid buffer
system.cpu07.rename.tempSerializingInsts           46                       # count of temporary serializing insts renamed
system.cpu07.rob.rob_reads                 2236849837                       # The number of ROB reads
system.cpu07.rob.rob_writes                3691308208                       # The number of ROB writes
system.cpu07.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu08.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu08.branchPred.BTBLookups          235200191                       # Number of BTB lookups
system.cpu08.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.condIncorrect        19732756                       # Number of conditional branches incorrect
system.cpu08.branchPred.condPredicted       304681671                       # Number of conditional branches predicted
system.cpu08.branchPred.indirectHits         94111813                       # Number of indirect target hits.
system.cpu08.branchPred.indirectLookups     235200191                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectMisses      141088378                       # Number of indirect misses.
system.cpu08.branchPred.lookups             304681671                       # Number of BP lookups
system.cpu08.branchPred.usedRAS                 88423                       # Number of times the RAS was used to get a target.
system.cpu08.branchPredindirectMispredicted      4848138                       # Number of mispredicted indirect branches.
system.cpu08.cc_regfile_reads               956145592                       # number of cc regfile reads
system.cpu08.cc_regfile_writes              681368097                       # number of cc regfile writes
system.cpu08.commit.amos                            0                       # Number of atomic instructions committed
system.cpu08.commit.branchMispredicts        19733134                       # The number of times a branch was mispredicted
system.cpu08.commit.branches                145137428                       # Number of branches committed
system.cpu08.commit.bw_lim_events            44958004                       # number cycles where commit BW limit reached
system.cpu08.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.commitSquashedInsts     794502763                       # The number of squashed insts skipped by commit
system.cpu08.commit.committedInsts          559913982                       # Number of instructions committed
system.cpu08.commit.committedOps            997153065                       # Number of ops (including micro ops) committed
system.cpu08.commit.committed_per_cycle::samples    482431684                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.066931                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.497742                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0    187505366     38.87%     38.87% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1     93997203     19.48%     58.35% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2     30664322      6.36%     64.71% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3     54031228     11.20%     75.91% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4     50543750     10.48%     86.38% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5      9980148      2.07%     88.45% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6      7267879      1.51%     89.96% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7      3483784      0.72%     90.68% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8     44958004      9.32%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total    482431684                       # Number of insts commited each cycle
system.cpu08.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu08.commit.function_calls                 10                       # Number of function calls committed.
system.cpu08.commit.int_insts               989260764                       # Number of committed integer instructions.
system.cpu08.commit.loads                    86325251                       # Number of loads committed
system.cpu08.commit.membars                        10                       # Number of memory barriers committed
system.cpu08.commit.op_class_0::No_OpClass      7564741      0.76%      0.76% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu      880867800     88.34%     89.10% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult      20223082      2.03%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead      86325243      8.66%     99.78% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      2172175      0.22%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total       997153065                       # Class of committed instruction
system.cpu08.commit.refs                     88497434                       # Number of memory references committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu08.committedInsts                 559913982                       # Number of Instructions Simulated
system.cpu08.committedOps                   997153065                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.061291                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.061291                       # CPI: Total CPI of All Threads
system.cpu08.decode.BlockedCycles           104370888                       # Number of cycles decode is blocked
system.cpu08.decode.DecodedInsts           2071398411                       # Number of instructions handled by decode
system.cpu08.decode.IdleCycles              155066580                       # Number of cycles decode is idle
system.cpu08.decode.RunCycles               297276013                       # Number of cycles decode is running
system.cpu08.decode.SquashCycles             19733591                       # Number of cycles decode is squashing
system.cpu08.decode.UnblockCycles            17775585                       # Number of cycles decode is unblocking
system.cpu08.dtb.rdAccesses                 132986052                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                         274                       # TLB misses on read requests
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.wrAccesses                   3450374                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu08.fetch.Branches                 304681671                       # Number of branches that fetch encountered
system.cpu08.fetch.CacheLines               188998562                       # Number of cache lines fetched
system.cpu08.fetch.Cycles                   374751171                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.IcacheSquashes             6969972                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.IcacheWaitRetryStallCycles          256                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.Insts                   1207454967                       # Number of instructions fetch has processed
system.cpu08.fetch.MiscStallCycles               2865                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles       244313                       # Number of stall cycles due to pending traps
system.cpu08.fetch.SquashCycles              39467182                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.branchRate                0.512732                       # Number of branch fetches per cycle
system.cpu08.fetch.icacheStallCycles        199490461                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.predictedBranches         94200236                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.rate                      2.031959                       # Number of inst fetches per cycle
system.cpu08.fetch.rateDist::samples        594222657                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            3.661148                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.496604                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0              242324469     40.78%     40.78% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                5383275      0.91%     41.69% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2               32601258      5.49%     47.17% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3               31142474      5.24%     52.41% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4               25247398      4.25%     56.66% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5               15813399      2.66%     59.32% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6               39240743      6.60%     65.93% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7               23734410      3.99%     69.92% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8              178735231     30.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total          594222657                       # Number of instructions fetched each cycle (Total)
system.cpu08.fp_regfile_reads                      15                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                 136067                       # number of floating regfile writes
system.cpu08.idleCycles                          9214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.iew.branchMispredicts           22654198                       # Number of branch mispredicts detected at execute
system.cpu08.iew.exec_branches              203103912                       # Number of branches executed
system.cpu08.iew.exec_nop                           0                       # number of nop insts executed
system.cpu08.iew.exec_rate                   2.658058                       # Inst execution rate
system.cpu08.iew.exec_refs                  167435029                       # number of memory reference insts executed
system.cpu08.iew.exec_stores                  3450374                       # Number of stores executed
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.iewBlockCycles              93444896                       # Number of cycles IEW is blocking
system.cpu08.iew.iewDispLoadInsts           157189478                       # Number of dispatched load instructions
system.cpu08.iew.iewDispNonSpecInsts             1286                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewDispSquashedInsts          645115                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispStoreInsts           12815104                       # Number of dispatched store instructions
system.cpu08.iew.iewDispatchedInsts        1791665205                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewExecLoadInsts           163984655                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts        48383210                       # Number of squashed instructions skipped in execute
system.cpu08.iew.iewExecutedInsts          1579502486                       # Number of executed instructions
system.cpu08.iew.iewIQFullEvents                44080                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.iewSquashCycles             19733591                       # Number of cycles IEW is squashing
system.cpu08.iew.iewUnblockCycles               55641                       # Number of cycles IEW is unblocking
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.cacheBlocked     30715514                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.lsq.thread0.forwLoads        1848945                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.ignoredResponses         2353                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.memOrderViolation          514                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.squashedLoads     70864224                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.squashedStores     10642921                       # Number of stores squashed
system.cpu08.iew.memOrderViolationEvents          514                       # Number of memory order violations
system.cpu08.iew.predictedNotTakenIncorrect     13893616                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.predictedTakenIncorrect      8760582                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.wb_consumers              1712304665                       # num instructions consuming a value
system.cpu08.iew.wb_count                  1531956359                       # cumulative count of insts written-back
system.cpu08.iew.wb_fanout                   0.667014                       # average fanout of values written-back
system.cpu08.iew.wb_producers              1142131004                       # num instructions producing a value
system.cpu08.iew.wb_rate                     2.578045                       # insts written-back per cycle
system.cpu08.iew.wb_sent                   1537903341                       # cumulative count of insts sent to commit
system.cpu08.int_regfile_reads             2092257133                       # number of integer regfile reads
system.cpu08.int_regfile_writes            1339903897                       # number of integer regfile writes
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu08.ipc                             0.942248                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.942248                       # IPC: Total IPC of All Threads
system.cpu08.iq.FU_type_0::No_OpClass        18933109      1.16%      1.16% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu          1401964986     86.12%     87.28% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult           27138791      1.67%     88.95% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   7      0.00%     88.95% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd            712989      0.04%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMultAcc             0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMisc                0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  2      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 1      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdDiv                  0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAes                  0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAesMix               0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdPredAlu              0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead          173481252     10.66%     99.65% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           5519537      0.34%     99.99% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemRead        135016      0.01%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemWrite           11      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total           1627885701                       # Type of FU issued
system.cpu08.iq.fp_alu_accesses                848030                       # Number of floating point alu accesses
system.cpu08.iq.fp_inst_queue_reads           1696349                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_wakeup_accesses       136020                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_writes          2853191                       # Number of floating instruction queue writes
system.cpu08.iq.fu_busy_cnt                  53355795                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.032776                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu              53249102     99.80%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead               105816      0.20%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 866      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemRead              11      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.int_alu_accesses           1661460357                       # Number of integer alu accesses
system.cpu08.iq.int_inst_queue_reads       3911278897                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_wakeup_accesses   1531820339                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.int_inst_queue_writes      2583324417                       # Number of integer instruction queue writes
system.cpu08.iq.iqInstsAdded               1791661625                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqInstsIssued              1627885701                       # Number of instructions issued
system.cpu08.iq.iqNonSpecInstsAdded              3580                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqSquashedInstsExamined     794512110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedInstsIssued         9625397                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedNonSpecRemoved         3563                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.iqSquashedOperandsExamined    813115657                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.issued_per_cycle::samples    594222657                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       2.739521                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.618910                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0         213978871     36.01%     36.01% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1          43847210      7.38%     43.39% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2          39234818      6.60%     49.99% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3          65426500     11.01%     61.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4          51945976      8.74%     69.74% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5          49684135      8.36%     78.10% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6          80984660     13.63%     91.73% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7          25787080      4.34%     96.07% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8          23333407      3.93%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total     594222657                       # Number of insts issued each cycle
system.cpu08.iq.rate                         2.739479                       # Inst issue rate
system.cpu08.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu08.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu08.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu08.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.wrAccesses                 189087026                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                       88474                       # TLB misses on write requests
system.cpu08.memDep0.conflictingLoads         6528895                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           1616                       # Number of conflicting stores.
system.cpu08.memDep0.insertedLoads          157189478                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores          12815104                       # Number of stores inserted to the mem dependence unit.
system.cpu08.misc_regfile_reads             613633323                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu08.numCycles                      594231871                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean     4792679523                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value   4792679523                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value   4792679523                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON  308184810363                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED   4792679523                       # Cumulative time (in ticks) in various power states
system.cpu08.quiesceCycles                  345640471                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.rename.BlockCycles             103817805                       # Number of cycles rename is blocking
system.cpu08.rename.CommittedMaps          1331389328                       # Number of HB maps that are committed
system.cpu08.rename.IQFullEvents               499124                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.IdleCycles              168879547                       # Number of cycles rename is idle
system.cpu08.rename.ROBFullEvents              333914                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.RenameLookups          4839687776                       # Number of register rename lookups that rename has made
system.cpu08.rename.RenamedInsts           1977410502                       # Number of instructions processed by rename
system.cpu08.rename.RenamedOperands        2613204375                       # Number of destination operands rename has renamed
system.cpu08.rename.RunCycles               298853809                       # Number of cycles rename is running
system.cpu08.rename.SquashCycles             19733591                       # Number of cycles rename is squashing
system.cpu08.rename.UnblockCycles             2933302                       # Number of cycles rename is unblocking
system.cpu08.rename.UndoneMaps             1281814987                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.fp_rename_lookups          291835                       # Number of floating rename lookups
system.cpu08.rename.int_rename_lookups     2730822787                       # Number of integer rename lookups
system.cpu08.rename.serializeStallCycles         4603                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu08.rename.skidInsts                12028010                       # count of insts added to the skid buffer
system.cpu08.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu08.rob.rob_reads                 2229127285                       # The number of ROB reads
system.cpu08.rob.rob_writes                3695539562                       # The number of ROB writes
system.cpu08.timesIdled                            33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu09.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu09.branchPred.BTBLookups          235919452                       # Number of BTB lookups
system.cpu09.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.condIncorrect        19857525                       # Number of conditional branches incorrect
system.cpu09.branchPred.condPredicted       305251233                       # Number of conditional branches predicted
system.cpu09.branchPred.indirectHits         94197973                       # Number of indirect target hits.
system.cpu09.branchPred.indirectLookups     235919452                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectMisses      141721479                       # Number of indirect misses.
system.cpu09.branchPred.lookups             305251233                       # Number of BP lookups
system.cpu09.branchPred.usedRAS                 90033                       # Number of times the RAS was used to get a target.
system.cpu09.branchPredindirectMispredicted      4953739                       # Number of mispredicted indirect branches.
system.cpu09.cc_regfile_reads               956482175                       # number of cc regfile reads
system.cpu09.cc_regfile_writes              681829261                       # number of cc regfile writes
system.cpu09.commit.amos                            0                       # Number of atomic instructions committed
system.cpu09.commit.branchMispredicts        19857897                       # The number of times a branch was mispredicted
system.cpu09.commit.branches                145153157                       # Number of branches committed
system.cpu09.commit.bw_lim_events            44760313                       # number cycles where commit BW limit reached
system.cpu09.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.commitSquashedInsts     797411854                       # The number of squashed insts skipped by commit
system.cpu09.commit.committedInsts          559982828                       # Number of instructions committed
system.cpu09.commit.committedOps            997254671                       # Number of ops (including micro ops) committed
system.cpu09.commit.committed_per_cycle::samples    483479059                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     2.062664                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.494086                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0    188129765     38.91%     38.91% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1     94213027     19.49%     58.40% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2     30776789      6.37%     64.76% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3     54096751     11.19%     75.95% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4     50699315     10.49%     86.44% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5     10010366      2.07%     88.51% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6      7282912      1.51%     90.02% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7      3509821      0.73%     90.74% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8     44760313      9.26%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total    483479059                       # Number of insts commited each cycle
system.cpu09.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu09.commit.function_calls                 10                       # Number of function calls committed.
system.cpu09.commit.int_insts               989368001                       # Number of committed integer instructions.
system.cpu09.commit.loads                    86338985                       # Number of loads committed
system.cpu09.commit.membars                        10                       # Number of memory barriers committed
system.cpu09.commit.op_class_0::No_OpClass      7561904      0.76%      0.76% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu      880957283     88.34%     89.10% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult      20224551      2.03%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead      86338977      8.66%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      2171932      0.22%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total       997254671                       # Class of committed instruction
system.cpu09.commit.refs                     88510925                       # Number of memory references committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu09.committedInsts                 559982828                       # Number of Instructions Simulated
system.cpu09.committedOps                   997254671                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.063828                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.063828                       # CPI: Total CPI of All Threads
system.cpu09.decode.BlockedCycles           104639023                       # Number of cycles decode is blocked
system.cpu09.decode.DecodedInsts           2076150643                       # Number of instructions handled by decode
system.cpu09.decode.IdleCycles              155467991                       # Number of cycles decode is idle
system.cpu09.decode.RunCycles               297908401                       # Number of cycles decode is running
system.cpu09.decode.SquashCycles             19858278                       # Number of cycles decode is squashing
system.cpu09.decode.UnblockCycles            17839251                       # Number of cycles decode is unblocking
system.cpu09.dtb.rdAccesses                 133150464                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                         279                       # TLB misses on read requests
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.wrAccesses                   3461827                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu09.fetch.Branches                 305251233                       # Number of branches that fetch encountered
system.cpu09.fetch.CacheLines               189376557                       # Number of cache lines fetched
system.cpu09.fetch.Cycles                   375657810                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.IcacheSquashes             6997766                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.IcacheWaitRetryStallCycles          229                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.Insts                   1210064881                       # Number of instructions fetch has processed
system.cpu09.fetch.MiscStallCycles                192                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles       245697                       # Number of stall cycles due to pending traps
system.cpu09.fetch.SquashCycles              39716556                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.TlbCycles                        9                       # Number of cycles fetch has spent waiting for tlb
system.cpu09.fetch.branchRate                0.512403                       # Number of branch fetches per cycle
system.cpu09.fetch.icacheStallCycles        199950729                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.predictedBranches         94288006                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.rate                      2.031247                       # Number of inst fetches per cycle
system.cpu09.fetch.rateDist::samples        595712944                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            3.660823                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.497199                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0              243022738     40.80%     40.80% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                5413745      0.91%     41.70% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2               32701298      5.49%     47.19% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3               31130887      5.23%     52.42% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4               25260620      4.24%     56.66% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5               15884143      2.67%     59.33% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6               39259680      6.59%     65.92% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7               23749113      3.99%     69.90% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8              179290720     30.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total          595712944                       # Number of instructions fetched each cycle (Total)
system.cpu09.fp_regfile_reads                      21                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                 137010                       # number of floating regfile writes
system.cpu09.idleCycles                         12192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.iew.branchMispredicts           22811612                       # Number of branch mispredicts detected at execute
system.cpu09.iew.exec_branches              203236094                       # Number of branches executed
system.cpu09.iew.exec_nop                           0                       # number of nop insts executed
system.cpu09.iew.exec_rate                   2.654146                       # Inst execution rate
system.cpu09.iew.exec_refs                  167635624                       # number of memory reference insts executed
system.cpu09.iew.exec_stores                  3461827                       # Number of stores executed
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.iewBlockCycles              93703408                       # Number of cycles IEW is blocking
system.cpu09.iew.iewDispLoadInsts           157582428                       # Number of dispatched load instructions
system.cpu09.iew.iewDispNonSpecInsts             1138                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewDispSquashedInsts          657811                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispStoreInsts           12982393                       # Number of dispatched store instructions
system.cpu09.iew.iewDispatchedInsts        1794671806                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewExecLoadInsts           164173797                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts        48675504                       # Number of squashed instructions skipped in execute
system.cpu09.iew.iewExecutedInsts          1581141754                       # Number of executed instructions
system.cpu09.iew.iewIQFullEvents                46822                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.iewSquashCycles             19858278                       # Number of cycles IEW is squashing
system.cpu09.iew.iewUnblockCycles               57127                       # Number of cycles IEW is unblocking
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.cacheBlocked     30723549                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.lsq.thread0.forwLoads        1840254                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.ignoredResponses         2144                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.memOrderViolation          615                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.squashedLoads     71243440                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.squashedStores     10810453                       # Number of stores squashed
system.cpu09.iew.memOrderViolationEvents          615                       # Number of memory order violations
system.cpu09.iew.predictedNotTakenIncorrect     14019009                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.predictedTakenIncorrect      8792603                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.wb_consumers              1713324730                       # num instructions consuming a value
system.cpu09.iew.wb_count                  1533489278                       # cumulative count of insts written-back
system.cpu09.iew.wb_fanout                   0.667239                       # average fanout of values written-back
system.cpu09.iew.wb_producers              1143197008                       # num instructions producing a value
system.cpu09.iew.wb_rate                     2.574156                       # insts written-back per cycle
system.cpu09.iew.wb_sent                   1539480684                       # cumulative count of insts sent to commit
system.cpu09.int_regfile_reads             2093680227                       # number of integer regfile reads
system.cpu09.int_regfile_writes            1341243822                       # number of integer regfile writes
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu09.ipc                             0.940002                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.940002                       # IPC: Total IPC of All Threads
system.cpu09.iq.FU_type_0::No_OpClass        19033297      1.17%      1.17% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu          1403494604     86.11%     87.28% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult           27136285      1.66%     88.95% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   7      0.00%     88.95% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd            724309      0.04%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMultAcc             0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMisc                0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  4      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 1      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdDiv                  0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAes                  0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAesMix               0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdPredAlu              0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead          173736187     10.66%     99.65% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           5556650      0.34%     99.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemRead        135909      0.01%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemWrite           12      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total           1629817265                       # Type of FU issued
system.cpu09.iq.fp_alu_accesses                860250                       # Number of floating point alu accesses
system.cpu09.iq.fp_inst_queue_reads           1720789                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_wakeup_accesses       136963                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_writes          2898517                       # Number of floating instruction queue writes
system.cpu09.iq.fu_busy_cnt                  53362571                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.032741                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu              53254787     99.80%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead               106834      0.20%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 935      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemRead              15      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.int_alu_accesses           1663286289                       # Number of integer alu accesses
system.cpu09.iq.int_inst_queue_reads       3916678374                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_wakeup_accesses   1533352315                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.int_inst_queue_writes      2589190684                       # Number of integer instruction queue writes
system.cpu09.iq.iqInstsAdded               1794668682                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqInstsIssued              1629817265                       # Number of instructions issued
system.cpu09.iq.iqNonSpecInstsAdded              3124                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqSquashedInstsExamined     797417102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedInstsIssued         9689125                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedNonSpecRemoved         3107                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.iqSquashedOperandsExamined    817717749                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.issued_per_cycle::samples    595712944                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       2.735910                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.618941                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0         215017230     36.09%     36.09% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1          43875735      7.37%     43.46% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2          39311906      6.60%     50.06% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3          65473668     10.99%     61.05% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4          52011806      8.73%     69.78% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5          49783798      8.36%     78.14% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6          81093553     13.61%     91.75% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7          25792802      4.33%     96.08% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8          23352446      3.92%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total     595712944                       # Number of insts issued each cycle
system.cpu09.iq.rate                         2.735854                       # Inst issue rate
system.cpu09.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu09.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu09.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu09.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.wrAccesses                 189466620                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                       90073                       # TLB misses on write requests
system.cpu09.memDep0.conflictingLoads         6608131                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           1295                       # Number of conflicting stores.
system.cpu09.memDep0.insertedLoads          157582428                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores          12982393                       # Number of stores inserted to the mem dependence unit.
system.cpu09.misc_regfile_reads             614262599                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu09.numCycles                      595725136                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean     4293535500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value   4293535500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value   4293535500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON  308683954386                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED   4293535500                       # Cumulative time (in ticks) in various power states
system.cpu09.quiesceCycles                  344147206                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.rename.BlockCycles             104170612                       # Number of cycles rename is blocking
system.cpu09.rename.CommittedMaps          1331512218                       # Number of HB maps that are committed
system.cpu09.rename.IQFullEvents               485468                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.IdleCycles              169351989                       # Number of cycles rename is idle
system.cpu09.rename.ROBFullEvents              269817                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.RenameLookups          4849525738                       # Number of register rename lookups that rename has made
system.cpu09.rename.RenamedInsts           1981604747                       # Number of instructions processed by rename
system.cpu09.rename.RenamedOperands        2618156322                       # Number of destination operands rename has renamed
system.cpu09.rename.RunCycles               299472721                       # Number of cycles rename is running
system.cpu09.rename.SquashCycles             19858278                       # Number of cycles rename is squashing
system.cpu09.rename.UnblockCycles             2858329                       # Number of cycles rename is unblocking
system.cpu09.rename.UndoneMaps             1286644043                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.fp_rename_lookups          294949                       # Number of floating rename lookups
system.cpu09.rename.int_rename_lookups     2736579146                       # Number of integer rename lookups
system.cpu09.rename.serializeStallCycles         1015                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.serializingInsts               39                       # count of serializing insts renamed
system.cpu09.rename.skidInsts                11807738                       # count of insts added to the skid buffer
system.cpu09.rename.tempSerializingInsts           38                       # count of temporary serializing insts renamed
system.cpu09.rob.rob_reads                 2233384036                       # The number of ROB reads
system.cpu09.rob.rob_writes                3702012425                       # The number of ROB writes
system.cpu09.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu10.branchPred.BTBLookups          234887746                       # Number of BTB lookups
system.cpu10.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.condIncorrect        19661080                       # Number of conditional branches incorrect
system.cpu10.branchPred.condPredicted       304116825                       # Number of conditional branches predicted
system.cpu10.branchPred.indirectHits         94086191                       # Number of indirect target hits.
system.cpu10.branchPred.indirectLookups     234887746                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectMisses      140801555                       # Number of indirect misses.
system.cpu10.branchPred.lookups             304116825                       # Number of BP lookups
system.cpu10.branchPred.usedRAS                 86948                       # Number of times the RAS was used to get a target.
system.cpu10.branchPredindirectMispredicted      4807678                       # Number of mispredicted indirect branches.
system.cpu10.cc_regfile_reads               955591105                       # number of cc regfile reads
system.cpu10.cc_regfile_writes              680769471                       # number of cc regfile writes
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed
system.cpu10.commit.branchMispredicts        19661475                       # The number of times a branch was mispredicted
system.cpu10.commit.branches                145126197                       # Number of branches committed
system.cpu10.commit.bw_lim_events            44954310                       # number cycles where commit BW limit reached
system.cpu10.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.commitSquashedInsts     792052944                       # The number of squashed insts skipped by commit
system.cpu10.commit.committedInsts          559878849                       # Number of instructions committed
system.cpu10.commit.committedOps            997088694                       # Number of ops (including micro ops) committed
system.cpu10.commit.committed_per_cycle::samples    482008543                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.068612                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.498137                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0    187119714     38.82%     38.82% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1     93961063     19.49%     58.31% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2     30681751      6.37%     64.68% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3     54039264     11.21%     75.89% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4     50503171     10.48%     86.37% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5      9983419      2.07%     88.44% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6      7278879      1.51%     89.95% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7      3486972      0.72%     90.67% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8     44954310      9.33%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total    482008543                       # Number of insts commited each cycle
system.cpu10.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu10.commit.function_calls                 10                       # Number of function calls committed.
system.cpu10.commit.int_insts               989202597                       # Number of committed integer instructions.
system.cpu10.commit.loads                    86323839                       # Number of loads committed
system.cpu10.commit.membars                        10                       # Number of memory barriers committed
system.cpu10.commit.op_class_0::No_OpClass      7565003      0.76%      0.76% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu      880805244     88.34%     89.10% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult      20223118      2.03%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead      86323831      8.66%     99.78% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite      2171474      0.22%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total       997088694                       # Class of committed instruction
system.cpu10.commit.refs                     88495321                       # Number of memory references committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu10.committedInsts                 559878849                       # Number of Instructions Simulated
system.cpu10.committedOps                   997088694                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.059986                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.059986                       # CPI: Total CPI of All Threads
system.cpu10.decode.BlockedCycles           104351054                       # Number of cycles decode is blocked
system.cpu10.decode.DecodedInsts           2067605011                       # Number of instructions handled by decode
system.cpu10.decode.IdleCycles              154877616                       # Number of cycles decode is idle
system.cpu10.decode.RunCycles               296862170                       # Number of cycles decode is running
system.cpu10.decode.SquashCycles             19661945                       # Number of cycles decode is squashing
system.cpu10.decode.UnblockCycles            17700764                       # Number of cycles decode is unblocking
system.cpu10.dtb.rdAccesses                 132818653                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                         274                       # TLB misses on read requests
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.wrAccesses                   3431217                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu10.fetch.Branches                 304116825                       # Number of branches that fetch encountered
system.cpu10.fetch.CacheLines               188751398                       # Number of cache lines fetched
system.cpu10.fetch.Cycles                   374355796                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.IcacheSquashes             6950898                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.IcacheWaitRetryStallCycles          279                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.Insts                   1205008575                       # Number of instructions fetch has processed
system.cpu10.fetch.ItlbSquashes                     2                       # Number of outstanding ITLB misses that were squashed
system.cpu10.fetch.MiscStallCycles               2404                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles       237323                       # Number of stall cycles due to pending traps
system.cpu10.fetch.SquashCycles              39323890                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.TlbCycles                        3                       # Number of cycles fetch has spent waiting for tlb
system.cpu10.fetch.branchRate                0.512444                       # Number of branch fetches per cycle
system.cpu10.fetch.icacheStallCycles        199195799                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.predictedBranches         94173139                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.rate                      2.030468                       # Number of inst fetches per cycle
system.cpu10.fetch.rateDist::samples        593453549                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            3.658153                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.496169                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0              242223747     40.82%     40.82% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                5345775      0.90%     41.72% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2               32572109      5.49%     47.21% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3               31128067      5.25%     52.45% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4               25239682      4.25%     56.70% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5               15794862      2.66%     59.37% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6               39181678      6.60%     65.97% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7               23694272      3.99%     69.96% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8              178273357     30.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total          593453549                       # Number of instructions fetched each cycle (Total)
system.cpu10.fp_regfile_reads                      20                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                 134496                       # number of floating regfile writes
system.cpu10.idleCycles                         10015                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.iew.branchMispredicts           22538463                       # Number of branch mispredicts detected at execute
system.cpu10.iew.exec_branches              202957133                       # Number of branches executed
system.cpu10.iew.exec_nop                           0                       # number of nop insts executed
system.cpu10.iew.exec_rate                   2.658657                       # Inst execution rate
system.cpu10.iew.exec_refs                  167194215                       # number of memory reference insts executed
system.cpu10.iew.exec_stores                  3431217                       # Number of stores executed
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.iewBlockCycles              93087805                       # Number of cycles IEW is blocking
system.cpu10.iew.iewDispLoadInsts           156936839                       # Number of dispatched load instructions
system.cpu10.iew.iewDispNonSpecInsts             1135                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewDispSquashedInsts          639691                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispStoreInsts           12710073                       # Number of dispatched store instructions
system.cpu10.iew.iewDispatchedInsts        1789152440                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewExecLoadInsts           163762998                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts        48166946                       # Number of squashed instructions skipped in execute
system.cpu10.iew.iewExecutedInsts          1577815857                       # Number of executed instructions
system.cpu10.iew.iewIQFullEvents                44296                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.iewSquashCycles             19661945                       # Number of cycles IEW is squashing
system.cpu10.iew.iewUnblockCycles               55270                       # Number of cycles IEW is unblocking
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.cacheBlocked     30673724                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.lsq.thread0.forwLoads        1839021                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.ignoredResponses         2251                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.memOrderViolation          589                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.squashedLoads     70612997                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.squashedStores     10538591                       # Number of stores squashed
system.cpu10.iew.memOrderViolationEvents          589                       # Number of memory order violations
system.cpu10.iew.predictedNotTakenIncorrect     13791520                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.predictedTakenIncorrect      8746943                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.wb_consumers              1710926444                       # num instructions consuming a value
system.cpu10.iew.wb_count                  1530393929                       # cumulative count of insts written-back
system.cpu10.iew.wb_fanout                   0.666943                       # average fanout of values written-back
system.cpu10.iew.wb_producers              1141090929                       # num instructions producing a value
system.cpu10.iew.wb_rate                     2.578750                       # insts written-back per cycle
system.cpu10.iew.wb_sent                   1536319823                       # cumulative count of insts sent to commit
system.cpu10.int_regfile_reads             2090328451                       # number of integer regfile reads
system.cpu10.int_regfile_writes            1338535765                       # number of integer regfile writes
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu10.ipc                             0.943409                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.943409                       # IPC: Total IPC of All Threads
system.cpu10.iq.FU_type_0::No_OpClass        18869417      1.16%      1.16% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu          1400460132     86.13%     87.29% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult           27121449      1.67%     88.96% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   7      0.00%     88.96% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd            706059      0.04%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMultAcc             0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMisc                0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  2      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 1      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdDiv                  0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAes                  0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAesMix               0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdPredAlu              0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead          173217721     10.65%     99.66% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite           5474555      0.34%     99.99% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemRead        133449      0.01%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemWrite           16      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total           1625982808                       # Type of FU issued
system.cpu10.iq.fp_alu_accesses                839541                       # Number of floating point alu accesses
system.cpu10.iq.fp_inst_queue_reads           1679349                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_wakeup_accesses       134452                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_writes          2825471                       # Number of floating instruction queue writes
system.cpu10.iq.fu_busy_cnt                  53328424                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.032798                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu              53222764     99.80%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead               104815      0.20%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 831      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemRead              14      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.int_alu_accesses           1659602274                       # Number of integer alu accesses
system.cpu10.iq.int_inst_queue_reads       3906680021                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_wakeup_accesses   1530259477                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.int_inst_queue_writes      2578390974                       # Number of integer instruction queue writes
system.cpu10.iq.iqInstsAdded               1789149295                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqInstsIssued              1625982808                       # Number of instructions issued
system.cpu10.iq.iqNonSpecInstsAdded              3145                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqSquashedInstsExamined     792063716                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedInstsIssued         9611786                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedNonSpecRemoved         3128                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.iqSquashedOperandsExamined    810149786                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.issued_per_cycle::samples    593453549                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       2.739865                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.618971                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0         213719295     36.01%     36.01% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1          43730231      7.37%     43.38% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2          39149047      6.60%     49.98% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3          65355077     11.01%     60.99% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4          51934478      8.75%     69.74% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5          49594663      8.36%     78.10% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6          80914861     13.63%     91.73% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7          25758317      4.34%     96.07% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8          23297580      3.93%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total     593453549                       # Number of insts issued each cycle
system.cpu10.iq.rate                         2.739819                       # Inst issue rate
system.cpu10.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu10.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu10.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.wrAccesses                 188838440                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                       87052                       # TLB misses on write requests
system.cpu10.memDep0.conflictingLoads         6512490                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           1358                       # Number of conflicting stores.
system.cpu10.memDep0.insertedLoads          156936839                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores          12710073                       # Number of stores inserted to the mem dependence unit.
system.cpu10.misc_regfile_reads             612990149                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu10.numCycles                      593463564                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean     5044446837                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value   5044446837                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value   5044446837                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  307933043049                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED   5044446837                       # Cumulative time (in ticks) in various power states
system.cpu10.quiesceCycles                  346408778                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.rename.BlockCycles             103851483                       # Number of cycles rename is blocking
system.cpu10.rename.CommittedMaps          1331297931                       # Number of HB maps that are committed
system.cpu10.rename.IQFullEvents               492617                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.IdleCycles              168630161                       # Number of cycles rename is idle
system.cpu10.rename.ROBFullEvents              284804                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.RenameLookups          4831460859                       # Number of register rename lookups that rename has made
system.cpu10.rename.RenamedInsts           1974005314                       # Number of instructions processed by rename
system.cpu10.rename.RenamedOperands        2609040836                       # Number of destination operands rename has renamed
system.cpu10.rename.RunCycles               298435727                       # Number of cycles rename is running
system.cpu10.rename.SquashCycles             19661945                       # Number of cycles rename is squashing
system.cpu10.rename.UnblockCycles             2872543                       # Number of cycles rename is unblocking
system.cpu10.rename.UndoneMaps             1277742845                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.fp_rename_lookups          289038                       # Number of floating rename lookups
system.cpu10.rename.int_rename_lookups     2726101712                       # Number of integer rename lookups
system.cpu10.rename.serializeStallCycles         1690                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.serializingInsts               32                       # count of serializing insts renamed
system.cpu10.rename.skidInsts                11807483                       # count of insts added to the skid buffer
system.cpu10.rename.tempSerializingInsts           31                       # count of temporary serializing insts renamed
system.cpu10.rob.rob_reads                 2226193427                       # The number of ROB reads
system.cpu10.rob.rob_writes                3690162878                       # The number of ROB writes
system.cpu10.timesIdled                            34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu11.branchPred.BTBLookups          235655340                       # Number of BTB lookups
system.cpu11.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.condIncorrect        19746746                       # Number of conditional branches incorrect
system.cpu11.branchPred.condPredicted       304602403                       # Number of conditional branches predicted
system.cpu11.branchPred.indirectHits         94151736                       # Number of indirect target hits.
system.cpu11.branchPred.indirectLookups     235655340                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectMisses      141503604                       # Number of indirect misses.
system.cpu11.branchPred.lookups             304602403                       # Number of BP lookups
system.cpu11.branchPred.usedRAS                 88785                       # Number of times the RAS was used to get a target.
system.cpu11.branchPredindirectMispredicted      4861300                       # Number of mispredicted indirect branches.
system.cpu11.cc_regfile_reads               955824998                       # number of cc regfile reads
system.cpu11.cc_regfile_writes              681136964                       # number of cc regfile writes
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed
system.cpu11.commit.branchMispredicts        19747089                       # The number of times a branch was mispredicted
system.cpu11.commit.branches                145147145                       # Number of branches committed
system.cpu11.commit.bw_lim_events            44854762                       # number cycles where commit BW limit reached
system.cpu11.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.commitSquashedInsts     794176097                       # The number of squashed insts skipped by commit
system.cpu11.commit.committedInsts          559956432                       # Number of instructions committed
system.cpu11.commit.committedOps            997237499                       # Number of ops (including micro ops) committed
system.cpu11.commit.committed_per_cycle::samples    482169144                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.068232                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.496445                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0    187003558     38.78%     38.78% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1     94117146     19.52%     58.30% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2     30721720      6.37%     64.67% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3     54088257     11.22%     75.89% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4     50610945     10.50%     86.39% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5      9997674      2.07%     88.46% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6      7283678      1.51%     89.97% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7      3491404      0.72%     90.70% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8     44854762      9.30%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total    482169144                       # Number of insts commited each cycle
system.cpu11.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu11.commit.function_calls                 10                       # Number of function calls committed.
system.cpu11.commit.int_insts               989352829                       # Number of committed integer instructions.
system.cpu11.commit.loads                    86331983                       # Number of loads committed
system.cpu11.commit.membars                        10                       # Number of memory barriers committed
system.cpu11.commit.op_class_0::No_OpClass      7567224      0.76%      0.76% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu      880938768     88.34%     89.10% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult      20227231      2.03%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              7      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            1      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdDiv             0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAes             0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAesMix            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma2            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma3            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdPredAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead      86331975      8.66%     99.78% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      2172277      0.22%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total       997237499                       # Class of committed instruction
system.cpu11.commit.refs                     88504268                       # Number of memory references committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu11.committedInsts                 559956432                       # Number of Instructions Simulated
system.cpu11.committedOps                   997237499                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.060669                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.060669                       # CPI: Total CPI of All Threads
system.cpu11.decode.BlockedCycles           103943498                       # Number of cycles decode is blocked
system.cpu11.decode.DecodedInsts           2071247183                       # Number of instructions handled by decode
system.cpu11.decode.IdleCycles              155160949                       # Number of cycles decode is idle
system.cpu11.decode.RunCycles               297309940                       # Number of cycles decode is running
system.cpu11.decode.SquashCycles             19747479                       # Number of cycles decode is squashing
system.cpu11.decode.UnblockCycles            17757639                       # Number of cycles decode is unblocking
system.cpu11.dtb.rdAccesses                 132950122                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.wrAccesses                   3443396                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu11.fetch.Branches                 304602403                       # Number of branches that fetch encountered
system.cpu11.fetch.CacheLines               189043507                       # Number of cache lines fetched
system.cpu11.fetch.Cycles                   374379211                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.IcacheSquashes             6971325                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.IcacheWaitRetryStallCycles          273                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.Insts                   1207178186                       # Number of instructions fetch has processed
system.cpu11.fetch.MiscStallCycles               1924                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles       245479                       # Number of stall cycles due to pending traps
system.cpu11.fetch.SquashCycles              39494958                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.branchRate                0.512860                       # Number of branch fetches per cycle
system.cpu11.fetch.icacheStallCycles        199545139                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.predictedBranches         94240521                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.rate                      2.032531                       # Number of inst fetches per cycle
system.cpu11.fetch.rateDist::samples        593919505                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            3.662462                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.496450                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0              242051524     40.75%     40.75% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                5377073      0.91%     41.66% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2               32633661      5.49%     47.15% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3               31137162      5.24%     52.40% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4               25239673      4.25%     56.65% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5               15829252      2.67%     59.31% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6               39215971      6.60%     65.92% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7               23730721      4.00%     69.91% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8              178704468     30.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total          593919505                       # Number of instructions fetched each cycle (Total)
system.cpu11.fp_regfile_reads                      17                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                 135563                       # number of floating regfile writes
system.cpu11.idleCycles                          8943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.iew.branchMispredicts           22651595                       # Number of branch mispredicts detected at execute
system.cpu11.iew.exec_branches              203048931                       # Number of branches executed
system.cpu11.iew.exec_nop                           0                       # number of nop insts executed
system.cpu11.iew.exec_rate                   2.658846                       # Inst execution rate
system.cpu11.iew.exec_refs                  167455635                       # number of memory reference insts executed
system.cpu11.iew.exec_stores                  3443396                       # Number of stores executed
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.iewBlockCycles              93329440                       # Number of cycles IEW is blocking
system.cpu11.iew.iewDispLoadInsts           157224328                       # Number of dispatched load instructions
system.cpu11.iew.iewDispNonSpecInsts             1214                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewDispSquashedInsts          656680                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispStoreInsts           12818749                       # Number of dispatched store instructions
system.cpu11.iew.iewDispatchedInsts        1791418600                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewExecLoadInsts           164012239                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts        48364726                       # Number of squashed instructions skipped in execute
system.cpu11.iew.iewExecutedInsts          1579164057                       # Number of executed instructions
system.cpu11.iew.iewIQFullEvents                46656                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.iewSquashCycles             19747479                       # Number of cycles IEW is squashing
system.cpu11.iew.iewUnblockCycles               57520                       # Number of cycles IEW is unblocking
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.cacheBlocked     30714092                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.lsq.thread0.forwLoads        1835149                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.ignoredResponses         2095                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.memOrderViolation          594                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.squashedLoads     70892342                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.squashedStores     10646464                       # Number of stores squashed
system.cpu11.iew.memOrderViolationEvents          594                       # Number of memory order violations
system.cpu11.iew.predictedNotTakenIncorrect     13872275                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.predictedTakenIncorrect      8779320                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.wb_consumers              1711730731                       # num instructions consuming a value
system.cpu11.iew.wb_count                  1531553971                       # cumulative count of insts written-back
system.cpu11.iew.wb_fanout                   0.667075                       # average fanout of values written-back
system.cpu11.iew.wb_producers              1141852476                       # num instructions producing a value
system.cpu11.iew.wb_rate                     2.578684                       # insts written-back per cycle
system.cpu11.iew.wb_sent                   1537514804                       # cumulative count of insts sent to commit
system.cpu11.int_regfile_reads             2091672789                       # number of integer regfile reads
system.cpu11.int_regfile_writes            1339560990                       # number of integer regfile writes
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu11.ipc                             0.942801                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.942801                       # IPC: Total IPC of All Threads
system.cpu11.iq.FU_type_0::No_OpClass        18949541      1.16%      1.16% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu          1401586533     86.12%     87.28% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult           27125470      1.67%     88.95% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   7      0.00%     88.95% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd            712866      0.04%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMultAcc             0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMisc                0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  2      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 1      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdDiv                  0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAes                  0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAesMix               0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdPredAlu              0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead          173519839     10.66%     99.65% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           5500096      0.34%     99.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemRead        134419      0.01%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemWrite           14      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total           1627528788                       # Type of FU issued
system.cpu11.iq.fp_alu_accesses                847312                       # Number of floating point alu accesses
system.cpu11.iq.fp_inst_queue_reads           1694936                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_wakeup_accesses       135520                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_writes          2852769                       # Number of floating instruction queue writes
system.cpu11.iq.fu_busy_cnt                  53320668                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.032762                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu              53212681     99.80%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead               107116      0.20%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 861      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemRead              10      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.int_alu_accesses           1661052603                       # Number of integer alu accesses
system.cpu11.iq.int_inst_queue_reads       3910250415                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_wakeup_accesses   1531418451                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.int_inst_queue_writes      2582747205                       # Number of integer instruction queue writes
system.cpu11.iq.iqInstsAdded               1791415250                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqInstsIssued              1627528788                       # Number of instructions issued
system.cpu11.iq.iqNonSpecInstsAdded              3350                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqSquashedInstsExamined     794181071                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedInstsIssued         9647607                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedNonSpecRemoved         3333                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.iqSquashedOperandsExamined    813663622                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.issued_per_cycle::samples    593919505                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       2.740319                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.618638                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0         213757105     35.99%     35.99% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1          43802498      7.38%     43.37% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2          39224549      6.60%     49.97% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3          65422088     11.02%     60.99% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4          51994022      8.75%     69.74% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5          49672530      8.36%     78.10% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6          80964113     13.63%     91.74% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7          25773288      4.34%     96.08% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8          23309312      3.92%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total     593919505                       # Number of insts issued each cycle
system.cpu11.iq.rate                         2.740278                       # Inst issue rate
system.cpu11.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu11.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu11.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.wrAccesses                 189132303                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                       88806                       # TLB misses on write requests
system.cpu11.memDep0.conflictingLoads         6564510                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           1354                       # Number of conflicting stores.
system.cpu11.memDep0.insertedLoads          157224328                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores          12818749                       # Number of stores inserted to the mem dependence unit.
system.cpu11.misc_regfile_reads             613559631                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu11.numCycles                      593928448                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean     4887553221                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value   4887553221                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value   4887553221                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  308089936665                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED   4887553221                       # Cumulative time (in ticks) in various power states
system.cpu11.quiesceCycles                  345943894                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.rename.BlockCycles             103460008                       # Number of cycles rename is blocking
system.cpu11.rename.CommittedMaps          1331513712                       # Number of HB maps that are committed
system.cpu11.rename.IQFullEvents               493855                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.IdleCycles              168967593                       # Number of cycles rename is idle
system.cpu11.rename.ROBFullEvents              266779                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.RenameLookups          4838943318                       # Number of register rename lookups that rename has made
system.cpu11.rename.RenamedInsts           1977224209                       # Number of instructions processed by rename
system.cpu11.rename.RenamedOperands        2612928506                       # Number of destination operands rename has renamed
system.cpu11.rename.RunCycles               298881473                       # Number of cycles rename is running
system.cpu11.rename.SquashCycles             19747479                       # Number of cycles rename is squashing
system.cpu11.rename.UnblockCycles             2857140                       # Number of cycles rename is unblocking
system.cpu11.rename.UndoneMaps             1281414734                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.fp_rename_lookups          291985                       # Number of floating rename lookups
system.cpu11.rename.int_rename_lookups     2730472921                       # Number of integer rename lookups
system.cpu11.rename.serializeStallCycles         5812                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.serializingInsts               42                       # count of serializing insts renamed
system.cpu11.rename.skidInsts                11750220                       # count of insts added to the skid buffer
system.cpu11.rename.tempSerializingInsts           42                       # count of temporary serializing insts renamed
system.cpu11.rob.rob_reads                 2228726821                       # The number of ROB reads
system.cpu11.rob.rob_writes                3695016108                       # The number of ROB writes
system.cpu11.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu12.branchPred.BTBLookups          234443716                       # Number of BTB lookups
system.cpu12.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.condIncorrect        19559865                       # Number of conditional branches incorrect
system.cpu12.branchPred.condPredicted       303577053                       # Number of conditional branches predicted
system.cpu12.branchPred.indirectHits         94074603                       # Number of indirect target hits.
system.cpu12.branchPred.indirectLookups     234443716                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectMisses      140369113                       # Number of indirect misses.
system.cpu12.branchPred.lookups             303577053                       # Number of BP lookups
system.cpu12.branchPred.usedRAS                 85891                       # Number of times the RAS was used to get a target.
system.cpu12.branchPredindirectMispredicted      4737604                       # Number of mispredicted indirect branches.
system.cpu12.cc_regfile_reads               955084480                       # number of cc regfile reads
system.cpu12.cc_regfile_writes              680174575                       # number of cc regfile writes
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed
system.cpu12.commit.branchMispredicts        19560221                       # The number of times a branch was mispredicted
system.cpu12.commit.branches                145101408                       # Number of branches committed
system.cpu12.commit.bw_lim_events            45112027                       # number cycles where commit BW limit reached
system.cpu12.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.commitSquashedInsts     789360785                       # The number of squashed insts skipped by commit
system.cpu12.commit.committedInsts          559787849                       # Number of instructions committed
system.cpu12.commit.committedOps            996925606                       # Number of ops (including micro ops) committed
system.cpu12.commit.committed_per_cycle::samples    473491038                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.105479                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.507153                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0    178962782     37.80%     37.80% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1     93765185     19.80%     57.60% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2     30628432      6.47%     64.07% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3     53962690     11.40%     75.46% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4     50367709     10.64%     86.10% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5      9964967      2.10%     88.21% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6      7267122      1.53%     89.74% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7      3460124      0.73%     90.47% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8     45112027      9.53%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total    473491038                       # Number of insts commited each cycle
system.cpu12.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu12.commit.function_calls                 10                       # Number of function calls committed.
system.cpu12.commit.int_insts               989045693                       # Number of committed integer instructions.
system.cpu12.commit.loads                    86311383                       # Number of loads committed
system.cpu12.commit.membars                        10                       # Number of memory barriers committed
system.cpu12.commit.op_class_0::No_OpClass      7564806      0.76%      0.76% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu      880656652     88.34%     89.10% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult      20220947      2.03%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead      86311375      8.66%     99.78% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite      2171802      0.22%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total       996925606                       # Class of committed instruction
system.cpu12.commit.refs                     88483193                       # Number of memory references committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu12.committedInsts                 559787849                       # Number of Instructions Simulated
system.cpu12.committedOps                   996925606                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.044187                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.044187                       # CPI: Total CPI of All Threads
system.cpu12.decode.BlockedCycles            96412584                       # Number of cycles decode is blocked
system.cpu12.decode.DecodedInsts           2063167580                       # Number of instructions handled by decode
system.cpu12.decode.IdleCycles              154597696                       # Number of cycles decode is idle
system.cpu12.decode.RunCycles               296293167                       # Number of cycles decode is running
system.cpu12.decode.SquashCycles             19560671                       # Number of cycles decode is squashing
system.cpu12.decode.UnblockCycles            17649952                       # Number of cycles decode is unblocking
system.cpu12.dtb.rdAccesses                 132657539                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.wrAccesses                   3417961                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu12.fetch.Branches                 303577053                       # Number of branches that fetch encountered
system.cpu12.fetch.CacheLines               188530172                       # Number of cache lines fetched
system.cpu12.fetch.Cycles                   365813859                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.IcacheSquashes             6937447                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.IcacheWaitRetryStallCycles          285                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.Insts                   1202684179                       # Number of instructions fetch has processed
system.cpu12.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu12.fetch.MiscStallCycles               2019                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles       233819                       # Number of stall cycles due to pending traps
system.cpu12.fetch.SquashCycles              39121342                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.TlbCycles                        2                       # Number of cycles fetch has spent waiting for tlb
system.cpu12.fetch.branchRate                0.519359                       # Number of branch fetches per cycle
system.cpu12.fetch.icacheStallCycles        198903415                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.predictedBranches         94160494                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.rate                      2.057548                       # Number of inst fetches per cycle
system.cpu12.fetch.rateDist::samples        584514070                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            3.706005                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.492929                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0              233951683     40.02%     40.02% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                5330551      0.91%     40.94% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2               32522123      5.56%     46.50% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3               31134987      5.33%     51.83% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4               25213631      4.31%     56.14% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5               15759623      2.70%     58.84% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6               39166186      6.70%     65.54% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7               23699613      4.05%     69.59% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8              177735673     30.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total          584514070                       # Number of instructions fetched each cycle (Total)
system.cpu12.fp_regfile_reads                      15                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                 134133                       # number of floating regfile writes
system.cpu12.idleCycles                          8945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.iew.branchMispredicts           22403042                       # Number of branch mispredicts detected at execute
system.cpu12.iew.exec_branches              202819315                       # Number of branches executed
system.cpu12.iew.exec_nop                           0                       # number of nop insts executed
system.cpu12.iew.exec_rate                   2.696509                       # Inst execution rate
system.cpu12.iew.exec_refs                  167091725                       # number of memory reference insts executed
system.cpu12.iew.exec_stores                  3417961                       # Number of stores executed
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.iewBlockCycles              92284315                       # Number of cycles IEW is blocking
system.cpu12.iew.iewDispLoadInsts           156628018                       # Number of dispatched load instructions
system.cpu12.iew.iewDispNonSpecInsts             1211                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewDispSquashedInsts          639473                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispStoreInsts           12587443                       # Number of dispatched store instructions
system.cpu12.iew.iewDispatchedInsts        1786294387                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewExecLoadInsts           163673764                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts        47883675                       # Number of squashed instructions skipped in execute
system.cpu12.iew.iewExecutedInsts          1576171808                       # Number of executed instructions
system.cpu12.iew.iewIQFullEvents                44913                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.iewSquashCycles             19560671                       # Number of cycles IEW is squashing
system.cpu12.iew.iewUnblockCycles               56868                       # Number of cycles IEW is unblocking
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.cacheBlocked     30667939                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.lsq.thread0.forwLoads        1853167                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.ignoredResponses         2542                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.memOrderViolation          596                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.squashedLoads     70316632                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.squashedStores     10415633                       # Number of stores squashed
system.cpu12.iew.memOrderViolationEvents          596                       # Number of memory order violations
system.cpu12.iew.predictedNotTakenIncorrect     13675120                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.predictedTakenIncorrect      8727922                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.wb_consumers              1709641504                       # num instructions consuming a value
system.cpu12.iew.wb_count                  1528772113                       # cumulative count of insts written-back
system.cpu12.iew.wb_fanout                   0.666761                       # average fanout of values written-back
system.cpu12.iew.wb_producers              1139922177                       # num instructions producing a value
system.cpu12.iew.wb_rate                     2.615418                       # insts written-back per cycle
system.cpu12.iew.wb_sent                   1534668323                       # cumulative count of insts sent to commit
system.cpu12.int_regfile_reads             2088869547                       # number of integer regfile reads
system.cpu12.int_regfile_writes            1337112586                       # number of integer regfile writes
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu12.ipc                             0.957683                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.957683                       # IPC: Total IPC of All Threads
system.cpu12.iq.FU_type_0::No_OpClass        18794473      1.16%      1.16% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu          1398787297     86.13%     87.29% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult           27118046      1.67%     88.96% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   7      0.00%     88.96% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd            699203      0.04%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMultAcc             0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMisc                0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  1      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  2      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 1      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdDiv                  0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAes                  0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAesMix               0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdPredAlu              0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead          173075423     10.66%     99.66% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite           5447921      0.34%     99.99% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemRead        133105      0.01%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemWrite           11      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total           1624055490                       # Type of FU issued
system.cpu12.iq.fp_alu_accesses                832336                       # Number of floating point alu accesses
system.cpu12.iq.fp_inst_queue_reads           1664970                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_wakeup_accesses       134083                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_writes          2798115                       # Number of floating instruction queue writes
system.cpu12.iq.fu_busy_cnt                  53228679                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.032775                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu              53120920     99.80%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead               106888      0.20%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 858      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemRead              13      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.int_alu_accesses           1657657360                       # Number of integer alu accesses
system.cpu12.iq.int_inst_queue_reads       3893743918                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_wakeup_accesses   1528638030                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.int_inst_queue_writes      2572865320                       # Number of integer instruction queue writes
system.cpu12.iq.iqInstsAdded               1786291074                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqInstsIssued              1624055490                       # Number of instructions issued
system.cpu12.iq.iqNonSpecInstsAdded              3313                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqSquashedInstsExamined     789368748                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedInstsIssued         9555166                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedNonSpecRemoved         3296                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.iqSquashedOperandsExamined    806359956                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.issued_per_cycle::samples    584514070                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       2.778471                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.616208                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0         205086192     35.09%     35.09% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1          43753429      7.49%     42.57% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2          39124876      6.69%     49.27% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3          65338910     11.18%     60.44% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4          51940458      8.89%     69.33% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5          49541468      8.48%     77.81% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6          80775052     13.82%     91.62% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7          25713385      4.40%     96.02% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8          23240300      3.98%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total     584514070                       # Number of insts issued each cycle
system.cpu12.iq.rate                         2.778429                       # Inst issue rate
system.cpu12.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu12.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu12.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.wrAccesses                 188616083                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                       85920                       # TLB misses on write requests
system.cpu12.memDep0.conflictingLoads         6459262                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           1485                       # Number of conflicting stores.
system.cpu12.memDep0.insertedLoads          156628018                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores          12587443                       # Number of stores inserted to the mem dependence unit.
system.cpu12.misc_regfile_reads             612457474                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu12.numCycles                      584523015                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean     8017667640                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value   8017667640                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value   8017667640                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  304959822246                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED   8017667640                       # Cumulative time (in ticks) in various power states
system.cpu12.quiesceCycles                  355349327                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.rename.BlockCycles              95817442                       # Number of cycles rename is blocking
system.cpu12.rename.CommittedMaps          1331080053                       # Number of HB maps that are committed
system.cpu12.rename.IQFullEvents               504150                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.IdleCycles              168291354                       # Number of cycles rename is idle
system.cpu12.rename.ROBFullEvents              367858                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.RenameLookups          4822204628                       # Number of register rename lookups that rename has made
system.cpu12.rename.RenamedInsts           1970048044                       # Number of instructions processed by rename
system.cpu12.rename.RenamedOperands        2604188004                       # Number of destination operands rename has renamed
system.cpu12.rename.RunCycles               297873997                       # Number of cycles rename is running
system.cpu12.rename.SquashCycles             19560671                       # Number of cycles rename is squashing
system.cpu12.rename.UnblockCycles             2965527                       # Number of cycles rename is unblocking
system.cpu12.rename.UndoneMaps             1273107890                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.fp_rename_lookups          287299                       # Number of floating rename lookups
system.cpu12.rename.int_rename_lookups     2720788147                       # Number of integer rename lookups
system.cpu12.rename.serializeStallCycles         5079                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.serializingInsts               48                       # count of serializing insts renamed
system.cpu12.rename.skidInsts                12090515                       # count of insts added to the skid buffer
system.cpu12.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.cpu12.rob.rob_reads                 2214663374                       # The number of ROB reads
system.cpu12.rob.rob_writes                3684023795                       # The number of ROB writes
system.cpu12.timesIdled                            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu13.branchPred.BTBLookups          232969568                       # Number of BTB lookups
system.cpu13.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.condIncorrect        19546326                       # Number of conditional branches incorrect
system.cpu13.branchPred.condPredicted       303444541                       # Number of conditional branches predicted
system.cpu13.branchPred.indirectHits         93872414                       # Number of indirect target hits.
system.cpu13.branchPred.indirectLookups     232969568                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectMisses      139097154                       # Number of indirect misses.
system.cpu13.branchPred.lookups             303444541                       # Number of BP lookups
system.cpu13.branchPred.usedRAS                 85411                       # Number of times the RAS was used to get a target.
system.cpu13.branchPredindirectMispredicted      4763853                       # Number of mispredicted indirect branches.
system.cpu13.cc_regfile_reads               954932114                       # number of cc regfile reads
system.cpu13.cc_regfile_writes              679997383                       # number of cc regfile writes
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed
system.cpu13.commit.branchMispredicts        19546660                       # The number of times a branch was mispredicted
system.cpu13.commit.branches                145105545                       # Number of branches committed
system.cpu13.commit.bw_lim_events            45114045                       # number cycles where commit BW limit reached
system.cpu13.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.commitSquashedInsts     788959807                       # The number of squashed insts skipped by commit
system.cpu13.commit.committedInsts          559804957                       # Number of instructions committed
system.cpu13.commit.committedOps            996962422                       # Number of ops (including micro ops) committed
system.cpu13.commit.committed_per_cycle::samples    471662094                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.113722                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.508760                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0    177152688     37.56%     37.56% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1     93754799     19.88%     57.44% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2     30623868      6.49%     63.93% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3     53939745     11.44%     75.37% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4     50368476     10.68%     86.04% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5      9964954      2.11%     88.16% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6      7275015      1.54%     89.70% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7      3468504      0.74%     90.44% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8     45114045      9.56%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total    471662094                       # Number of insts commited each cycle
system.cpu13.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu13.commit.function_calls                 10                       # Number of function calls committed.
system.cpu13.commit.int_insts               989085375                       # Number of committed integer instructions.
system.cpu13.commit.loads                    86311465                       # Number of loads committed
system.cpu13.commit.membars                        10                       # Number of memory barriers committed
system.cpu13.commit.op_class_0::No_OpClass      7564919      0.76%      0.76% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu      880691638     88.34%     89.10% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult      20222582      2.03%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead      86311457      8.66%     99.78% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite      2171802      0.22%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total       996962422                       # Class of committed instruction
system.cpu13.commit.refs                     88483275                       # Number of memory references committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu13.committedInsts                 559804957                       # Number of Instructions Simulated
system.cpu13.committedOps                   996962422                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.040759                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.040759                       # CPI: Total CPI of All Threads
system.cpu13.decode.BlockedCycles            94793056                       # Number of cycles decode is blocked
system.cpu13.decode.DecodedInsts           2062852381                       # Number of instructions handled by decode
system.cpu13.decode.IdleCycles              154445990                       # Number of cycles decode is idle
system.cpu13.decode.RunCycles               296212471                       # Number of cycles decode is running
system.cpu13.decode.SquashCycles             19547006                       # Number of cycles decode is squashing
system.cpu13.decode.UnblockCycles            17613465                       # Number of cycles decode is unblocking
system.cpu13.dtb.rdAccesses                 132611982                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.wrAccesses                   3421026                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu13.fetch.Branches                 303444541                       # Number of branches that fetch encountered
system.cpu13.fetch.CacheLines               188298468                       # Number of cache lines fetched
system.cpu13.fetch.Cycles                   364164232                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.IcacheSquashes             6936336                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.IcacheWaitRetryStallCycles          253                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.Insts                   1202205715                       # Number of instructions fetch has processed
system.cpu13.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu13.fetch.MiscStallCycles                226                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles       232113                       # Number of stall cycles due to pending traps
system.cpu13.fetch.SquashCycles              39094012                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.TlbCycles                        5                       # Number of cycles fetch has spent waiting for tlb
system.cpu13.fetch.branchRate                0.520826                       # Number of branch fetches per cycle
system.cpu13.fetch.icacheStallCycles        198668153                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.predictedBranches         93957825                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.rate                      2.063440                       # Number of inst fetches per cycle
system.cpu13.fetch.rateDist::samples        582611988                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            3.717169                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.492812                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0              232236979     39.86%     39.86% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                5309211      0.91%     40.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2               32459853      5.57%     46.34% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3               31122511      5.34%     51.69% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4               25165209      4.32%     56.01% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5               15720605      2.70%     58.70% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6               39158702      6.72%     65.42% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7               23656899      4.06%     69.49% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8              177782019     30.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total          582611988                       # Number of instructions fetched each cycle (Total)
system.cpu13.fp_regfile_reads                      10                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                 132253                       # number of floating regfile writes
system.cpu13.idleCycles                         10079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.iew.branchMispredicts           22388375                       # Number of branch mispredicts detected at execute
system.cpu13.iew.exec_branches              202756267                       # Number of branches executed
system.cpu13.iew.exec_nop                           0                       # number of nop insts executed
system.cpu13.iew.exec_rate                   2.704779                       # Inst execution rate
system.cpu13.iew.exec_refs                  167149068                       # number of memory reference insts executed
system.cpu13.iew.exec_stores                  3421026                       # Number of stores executed
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.iewBlockCycles              92081848                       # Number of cycles IEW is blocking
system.cpu13.iew.iewDispLoadInsts           156595474                       # Number of dispatched load instructions
system.cpu13.iew.iewDispNonSpecInsts             1261                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewDispSquashedInsts          644522                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispStoreInsts           12637753                       # Number of dispatched store instructions
system.cpu13.iew.iewDispatchedInsts        1785925349                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewExecLoadInsts           163728042                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts        47838276                       # Number of squashed instructions skipped in execute
system.cpu13.iew.iewExecutedInsts          1575864171                       # Number of executed instructions
system.cpu13.iew.iewIQFullEvents                47351                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.iewSquashCycles             19547006                       # Number of cycles IEW is squashing
system.cpu13.iew.iewUnblockCycles               58310                       # Number of cycles IEW is unblocking
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.cacheBlocked     30693442                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.lsq.thread0.forwLoads        1850216                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.ignoredResponses         2707                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.memOrderViolation          528                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.squashedLoads     70284006                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.squashedStores     10465943                       # Number of stores squashed
system.cpu13.iew.memOrderViolationEvents          528                       # Number of memory order violations
system.cpu13.iew.predictedNotTakenIncorrect     13696556                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.predictedTakenIncorrect      8691819                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.wb_consumers              1709214453                       # num instructions consuming a value
system.cpu13.iew.wb_count                  1528370239                       # cumulative count of insts written-back
system.cpu13.iew.wb_fanout                   0.666793                       # average fanout of values written-back
system.cpu13.iew.wb_producers              1139692440                       # num instructions producing a value
system.cpu13.iew.wb_rate                     2.623262                       # insts written-back per cycle
system.cpu13.iew.wb_sent                   1534284132                       # cumulative count of insts sent to commit
system.cpu13.int_regfile_reads             2088183727                       # number of integer regfile reads
system.cpu13.int_regfile_writes            1336764182                       # number of integer regfile writes
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu13.ipc                             0.960837                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.960837                       # IPC: Total IPC of All Threads
system.cpu13.iq.FU_type_0::No_OpClass        18831521      1.16%      1.16% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu          1398351779     86.12%     87.28% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult           27118392      1.67%     88.95% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   7      0.00%     88.95% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd            705064      0.04%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMultAcc             0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMisc                0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 1      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdDiv                  0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAes                  0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAesMix               0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdPredAlu              0      0.00%     88.99% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead          173119097     10.66%     99.66% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite           5445382      0.34%     99.99% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemRead        131202      0.01%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total           1623702454                       # Type of FU issued
system.cpu13.iq.fp_alu_accesses                836287                       # Number of floating point alu accesses
system.cpu13.iq.fp_inst_queue_reads           1672831                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_wakeup_accesses       132205                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_writes          2821355                       # Number of floating instruction queue writes
system.cpu13.iq.fu_busy_cnt                  53323311                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.032841                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu              53214145     99.80%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead               108227      0.20%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 928      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemRead              11      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.int_alu_accesses           1657357957                       # Number of integer alu accesses
system.cpu13.iq.int_inst_queue_reads       3891248513                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_wakeup_accesses   1528238034                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.int_inst_queue_writes      2572067171                       # Number of integer instruction queue writes
system.cpu13.iq.iqInstsAdded               1785921886                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqInstsIssued              1623702454                       # Number of instructions issued
system.cpu13.iq.iqNonSpecInstsAdded              3463                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqSquashedInstsExamined     788962894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedInstsIssued         9581144                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedNonSpecRemoved         3446                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.iqSquashedOperandsExamined    806584704                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.issued_per_cycle::samples    582611988                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       2.786936                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.617085                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0         203527710     34.93%     34.93% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1          43650711      7.49%     42.43% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2          39016959      6.70%     49.12% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3          65197518     11.19%     60.31% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4          51865243      8.90%     69.22% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5          49496940      8.50%     77.71% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6          80786461     13.87%     91.58% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7          25802735      4.43%     96.01% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8          23267711      3.99%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total     582611988                       # Number of insts issued each cycle
system.cpu13.iq.rate                         2.786888                       # Inst issue rate
system.cpu13.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu13.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu13.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.wrAccesses                 188383896                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                       85438                       # TLB misses on write requests
system.cpu13.memDep0.conflictingLoads         6469142                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1429                       # Number of conflicting stores.
system.cpu13.memDep0.insertedLoads          156595474                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores          12637753                       # Number of stores inserted to the mem dependence unit.
system.cpu13.misc_regfile_reads             612399884                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu13.numCycles                      582622067                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean     8648749260                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value   8648749260                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value   8648749260                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  304328740626                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED   8648749260                       # Cumulative time (in ticks) in various power states
system.cpu13.quiesceCycles                  357250275                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.rename.BlockCycles              94263551                       # Number of cycles rename is blocking
system.cpu13.rename.CommittedMaps          1331143902                       # Number of HB maps that are committed
system.cpu13.rename.IQFullEvents               499788                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.IdleCycles              168127351                       # Number of cycles rename is idle
system.cpu13.rename.ROBFullEvents              295062                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.RenameLookups          4821475228                       # Number of register rename lookups that rename has made
system.cpu13.rename.RenamedInsts           1969777765                       # Number of instructions processed by rename
system.cpu13.rename.RenamedOperands        2603665700                       # Number of destination operands rename has renamed
system.cpu13.rename.RunCycles               297786512                       # Number of cycles rename is running
system.cpu13.rename.SquashCycles             19547006                       # Number of cycles rename is squashing
system.cpu13.rename.UnblockCycles             2880513                       # Number of cycles rename is unblocking
system.cpu13.rename.UndoneMaps             1272521737                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.fp_rename_lookups          287570                       # Number of floating rename lookups
system.cpu13.rename.int_rename_lookups     2720202038                       # Number of integer rename lookups
system.cpu13.rename.serializeStallCycles         7055                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.serializingInsts               40                       # count of serializing insts renamed
system.cpu13.rename.skidInsts                11830077                       # count of insts added to the skid buffer
system.cpu13.rename.tempSerializingInsts           40                       # count of temporary serializing insts renamed
system.cpu13.rob.rob_reads                 2212469420                       # The number of ROB reads
system.cpu13.rob.rob_writes                3683222266                       # The number of ROB writes
system.cpu13.timesIdled                            28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu14.branchPred.BTBLookups          235459327                       # Number of BTB lookups
system.cpu14.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.condIncorrect        19764841                       # Number of conditional branches incorrect
system.cpu14.branchPred.condPredicted       304726340                       # Number of conditional branches predicted
system.cpu14.branchPred.indirectHits         94185367                       # Number of indirect target hits.
system.cpu14.branchPred.indirectLookups     235459327                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectMisses      141273960                       # Number of indirect misses.
system.cpu14.branchPred.lookups             304726340                       # Number of BP lookups
system.cpu14.branchPred.usedRAS                 87657                       # Number of times the RAS was used to get a target.
system.cpu14.branchPredindirectMispredicted      4892495                       # Number of mispredicted indirect branches.
system.cpu14.cc_regfile_reads               956172232                       # number of cc regfile reads
system.cpu14.cc_regfile_writes              681405470                       # number of cc regfile writes
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed
system.cpu14.commit.branchMispredicts        19765279                       # The number of times a branch was mispredicted
system.cpu14.commit.branches                145107195                       # Number of branches committed
system.cpu14.commit.bw_lim_events            44862037                       # number cycles where commit BW limit reached
system.cpu14.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.commitSquashedInsts     795029159                       # The number of squashed insts skipped by commit
system.cpu14.commit.committedInsts          559813029                       # Number of instructions committed
system.cpu14.commit.committedOps            996966837                       # Number of ops (including micro ops) committed
system.cpu14.commit.committed_per_cycle::samples    473333026                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.106269                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.503522                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0    178261740     37.66%     37.66% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1     94087925     19.88%     57.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2     30717323      6.49%     64.03% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3     54059358     11.42%     75.45% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4     50599268     10.69%     86.14% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5      9981545      2.11%     88.25% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6      7281711      1.54%     89.79% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7      3482119      0.74%     90.52% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8     44862037      9.48%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total    473333026                       # Number of insts commited each cycle
system.cpu14.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu14.commit.function_calls                 10                       # Number of function calls committed.
system.cpu14.commit.int_insts               989095618                       # Number of committed integer instructions.
system.cpu14.commit.loads                    86310985                       # Number of loads committed
system.cpu14.commit.membars                        10                       # Number of memory barriers committed
system.cpu14.commit.op_class_0::No_OpClass      7562614      0.76%      0.76% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu      880698167     88.34%     89.10% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult      20223467      2.03%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead      86310977      8.66%     99.78% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      2171588      0.22%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total       996966837                       # Class of committed instruction
system.cpu14.commit.refs                     88482581                       # Number of memory references committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu14.committedInsts                 559813029                       # Number of Instructions Simulated
system.cpu14.committedOps                   996966837                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.045401                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.045401                       # CPI: Total CPI of All Threads
system.cpu14.decode.BlockedCycles            95032436                       # Number of cycles decode is blocked
system.cpu14.decode.DecodedInsts           2072075134                       # Number of instructions handled by decode
system.cpu14.decode.IdleCycles              155217631                       # Number of cycles decode is idle
system.cpu14.decode.RunCycles               297417168                       # Number of cycles decode is running
system.cpu14.decode.SquashCycles             19765725                       # Number of cycles decode is squashing
system.cpu14.decode.UnblockCycles            17784984                       # Number of cycles decode is unblocking
system.cpu14.dtb.rdAccesses                 132995907                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                         274                       # TLB misses on read requests
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.wrAccesses                   3449402                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu14.fetch.Branches                 304726340                       # Number of branches that fetch encountered
system.cpu14.fetch.CacheLines               189145164                       # Number of cache lines fetched
system.cpu14.fetch.Cycles                   365566564                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.IcacheSquashes             6985307                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.IcacheWaitRetryStallCycles          265                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.Insts                   1207748721                       # Number of instructions fetch has processed
system.cpu14.fetch.ItlbSquashes                     3                       # Number of outstanding ITLB misses that were squashed
system.cpu14.fetch.MiscStallCycles                397                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles       240210                       # Number of stall cycles due to pending traps
system.cpu14.fetch.SquashCycles              39531450                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.TlbCycles                       14                       # Number of cycles fetch has spent waiting for tlb
system.cpu14.fetch.branchRate                0.520696                       # Number of branch fetches per cycle
system.cpu14.fetch.icacheStallCycles        199644769                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.predictedBranches         94273024                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.rate                      2.063719                       # Number of inst fetches per cycle
system.cpu14.fetch.rateDist::samples        585217944                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            3.718515                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.493347                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0              233179179     39.84%     39.84% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                5386416      0.92%     40.77% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2               32656015      5.58%     46.35% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3               31163115      5.33%     51.67% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4               25256641      4.32%     55.99% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5               15840976      2.71%     58.69% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6               39227696      6.70%     65.40% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7               23707012      4.05%     69.45% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8              178800894     30.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total          585217944                       # Number of instructions fetched each cycle (Total)
system.cpu14.fp_regfile_reads                      21                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                 136955                       # number of floating regfile writes
system.cpu14.idleCycles                         11250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.iew.branchMispredicts           22684225                       # Number of branch mispredicts detected at execute
system.cpu14.iew.exec_branches              203146088                       # Number of branches executed
system.cpu14.iew.exec_nop                           0                       # number of nop insts executed
system.cpu14.iew.exec_rate                   2.699241                       # Inst execution rate
system.cpu14.iew.exec_refs                  167408665                       # number of memory reference insts executed
system.cpu14.iew.exec_stores                  3449402                       # Number of stores executed
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.iewBlockCycles              92745867                       # Number of cycles IEW is blocking
system.cpu14.iew.iewDispLoadInsts           157239178                       # Number of dispatched load instructions
system.cpu14.iew.iewDispNonSpecInsts             1210                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewDispSquashedInsts          652407                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispStoreInsts           12856053                       # Number of dispatched store instructions
system.cpu14.iew.iewDispatchedInsts        1792004064                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewExecLoadInsts           163959263                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts        48421619                       # Number of squashed instructions skipped in execute
system.cpu14.iew.iewExecutedInsts          1579674927                       # Number of executed instructions
system.cpu14.iew.iewIQFullEvents                43162                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.iewSquashCycles             19765725                       # Number of cycles IEW is squashing
system.cpu14.iew.iewUnblockCycles               54635                       # Number of cycles IEW is unblocking
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.cacheBlocked     30697810                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.lsq.thread0.forwLoads        1844396                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.ignoredResponses         2225                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.memOrderViolation          459                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.squashedLoads     70928190                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.squashedStores     10684457                       # Number of stores squashed
system.cpu14.iew.memOrderViolationEvents          459                       # Number of memory order violations
system.cpu14.iew.predictedNotTakenIncorrect     13911864                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.predictedTakenIncorrect      8772361                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.wb_consumers              1712438087                       # num instructions consuming a value
system.cpu14.iew.wb_count                  1532154674                       # cumulative count of insts written-back
system.cpu14.iew.wb_fanout                   0.667060                       # average fanout of values written-back
system.cpu14.iew.wb_producers              1142298379                       # num instructions producing a value
system.cpu14.iew.wb_rate                     2.618042                       # insts written-back per cycle
system.cpu14.iew.wb_sent                   1538118549                       # cumulative count of insts sent to commit
system.cpu14.int_regfile_reads             2092426175                       # number of integer regfile reads
system.cpu14.int_regfile_writes            1340095219                       # number of integer regfile writes
system.cpu14.interrupts.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu14.ipc                             0.956571                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.956571                       # IPC: Total IPC of All Threads
system.cpu14.iq.FU_type_0::No_OpClass        18937630      1.16%      1.16% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu          1402189555     86.12%     87.29% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult           27138029      1.67%     88.95% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   7      0.00%     88.95% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd            717350      0.04%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMultAcc             0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMisc                0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  4      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 1      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdDiv                  0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAes                  0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAesMix               0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdPredAlu              0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead          173457008     10.65%     99.65% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           5521066      0.34%     99.99% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemRead        135891      0.01%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemWrite           12      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total           1628096553                       # Type of FU issued
system.cpu14.iq.fp_alu_accesses                853266                       # Number of floating point alu accesses
system.cpu14.iq.fp_inst_queue_reads           1706859                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_wakeup_accesses       136909                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_writes          2870835                       # Number of floating instruction queue writes
system.cpu14.iq.fu_busy_cnt                  53333509                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.032758                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu              53226582     99.80%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead               106092      0.20%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 827      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemRead               8      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.int_alu_accesses           1661639166                       # Number of integer alu accesses
system.cpu14.iq.int_inst_queue_reads       3902670711                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_wakeup_accesses   1532017765                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.int_inst_queue_writes      2584170712                       # Number of integer instruction queue writes
system.cpu14.iq.iqInstsAdded               1792000726                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqInstsIssued              1628096553                       # Number of instructions issued
system.cpu14.iq.iqNonSpecInstsAdded              3338                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqSquashedInstsExamined     795037194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedInstsIssued         9633018                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedNonSpecRemoved         3321                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.iqSquashedOperandsExamined    813546007                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.issued_per_cycle::samples    585217944                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       2.782035                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.616205                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0         204871135     35.01%     35.01% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1          43843555      7.49%     42.50% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2          39262563      6.71%     49.21% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3          65465625     11.19%     60.40% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4          52021787      8.89%     69.28% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5          49669904      8.49%     77.77% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6          81018018     13.84%     91.62% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7          25736635      4.40%     96.01% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8          23328722      3.99%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total     585217944                       # Number of insts issued each cycle
system.cpu14.iq.rate                         2.781981                       # Inst issue rate
system.cpu14.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu14.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu14.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu14.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.wrAccesses                 189232925                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                       87771                       # TLB misses on write requests
system.cpu14.memDep0.conflictingLoads         6549119                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           1492                       # Number of conflicting stores.
system.cpu14.memDep0.insertedLoads          157239178                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores          12856053                       # Number of stores inserted to the mem dependence unit.
system.cpu14.misc_regfile_reads             613699384                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu14.numCycles                      585229194                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean     7778468745                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value   7778468745                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value   7778468745                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  305199021141                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED   7778468745                       # Cumulative time (in ticks) in various power states
system.cpu14.quiesceCycles                  354643148                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.rename.BlockCycles              94516104                       # Number of cycles rename is blocking
system.cpu14.rename.CommittedMaps          1331155483                       # Number of HB maps that are committed
system.cpu14.rename.IQFullEvents               493961                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.IdleCycles              169039970                       # Number of cycles rename is idle
system.cpu14.rename.ROBFullEvents              310341                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.RenameLookups          4840964388                       # Number of register rename lookups that rename has made
system.cpu14.rename.RenamedInsts           1977958708                       # Number of instructions processed by rename
system.cpu14.rename.RenamedOperands        2613783980                       # Number of destination operands rename has renamed
system.cpu14.rename.RunCycles               298988639                       # Number of cycles rename is running
system.cpu14.rename.SquashCycles             19765725                       # Number of cycles rename is squashing
system.cpu14.rename.UnblockCycles             2906026                       # Number of cycles rename is unblocking
system.cpu14.rename.UndoneMaps             1282628436                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.fp_rename_lookups          293073                       # Number of floating rename lookups
system.cpu14.rename.int_rename_lookups     2731705313                       # Number of integer rename lookups
system.cpu14.rename.serializeStallCycles         1480                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.serializingInsts               45                       # count of serializing insts renamed
system.cpu14.rename.skidInsts                11922056                       # count of insts added to the skid buffer
system.cpu14.rename.tempSerializingInsts           44                       # count of temporary serializing insts renamed
system.cpu14.rob.rob_reads                 2220464905                       # The number of ROB reads
system.cpu14.rob.rob_writes                3696319222                       # The number of ROB writes
system.cpu14.timesIdled                            37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu15.branchPred.BTBLookups          235527365                       # Number of BTB lookups
system.cpu15.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.condIncorrect        19717081                       # Number of conditional branches incorrect
system.cpu15.branchPred.condPredicted       305115972                       # Number of conditional branches predicted
system.cpu15.branchPred.indirectHits         94109266                       # Number of indirect target hits.
system.cpu15.branchPred.indirectLookups     235527365                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectMisses      141418099                       # Number of indirect misses.
system.cpu15.branchPred.lookups             305115972                       # Number of BP lookups
system.cpu15.branchPred.usedRAS                 87946                       # Number of times the RAS was used to get a target.
system.cpu15.branchPredindirectMispredicted      4845131                       # Number of mispredicted indirect branches.
system.cpu15.cc_regfile_reads               957932351                       # number of cc regfile reads
system.cpu15.cc_regfile_writes              682827248                       # number of cc regfile writes
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed
system.cpu15.commit.branchMispredicts        19717408                       # The number of times a branch was mispredicted
system.cpu15.commit.branches                145536434                       # Number of branches committed
system.cpu15.commit.bw_lim_events            45252955                       # number cycles where commit BW limit reached
system.cpu15.commit.commitNonSpecStalls            18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.commitSquashedInsts     795162010                       # The number of squashed insts skipped by commit
system.cpu15.commit.committedInsts          561529214                       # Number of instructions committed
system.cpu15.commit.committedOps           1000187556                       # Number of ops (including micro ops) committed
system.cpu15.commit.committed_per_cycle::samples    472908098                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.114972                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.508721                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0    177439730     37.52%     37.52% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1     94056028     19.89%     57.41% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2     30689525      6.49%     63.90% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3     54089569     11.44%     75.34% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4     50651457     10.71%     86.05% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5      9986807      2.11%     88.16% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6      7273921      1.54%     89.70% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7      3468106      0.73%     90.43% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8     45252955      9.57%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total    472908098                       # Number of insts commited each cycle
system.cpu15.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu15.commit.function_calls                 10                       # Number of function calls committed.
system.cpu15.commit.int_insts               992302723                       # Number of committed integer instructions.
system.cpu15.commit.loads                    86502512                       # Number of loads committed
system.cpu15.commit.membars                        10                       # Number of memory barriers committed
system.cpu15.commit.op_class_0::No_OpClass      7579323      0.76%      0.76% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu      883599465     88.34%     89.10% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult      20334608      2.03%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              7      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            1      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdDiv             0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAes             0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAesMix            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma2            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma3            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdPredAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead      86502504      8.65%     99.78% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      2171632      0.22%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total      1000187556                       # Class of committed instruction
system.cpu15.commit.refs                     88674152                       # Number of memory references committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu15.committedInsts                 561529214                       # Number of Instructions Simulated
system.cpu15.committedOps                  1000187556                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.041334                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.041334                       # CPI: Total CPI of All Threads
system.cpu15.decode.BlockedCycles            94721571                       # Number of cycles decode is blocked
system.cpu15.decode.DecodedInsts           2074876699                       # Number of instructions handled by decode
system.cpu15.decode.IdleCycles              154905557                       # Number of cycles decode is idle
system.cpu15.decode.RunCycles               297628248                       # Number of cycles decode is running
system.cpu15.decode.SquashCycles             19717765                       # Number of cycles decode is squashing
system.cpu15.decode.UnblockCycles            17754521                       # Number of cycles decode is unblocking
system.cpu15.dtb.rdAccesses                 133181347                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                       15169                       # TLB misses on read requests
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.wrAccesses                   3439561                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu15.fetch.Branches                 305115972                       # Number of branches that fetch encountered
system.cpu15.fetch.CacheLines               188718873                       # Number of cache lines fetched
system.cpu15.fetch.Cycles                   365570923                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.IcacheSquashes             6946700                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.IcacheWaitRetryStallCycles          299                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.Insts                   1209084440                       # Number of instructions fetch has processed
system.cpu15.fetch.MiscStallCycles               1830                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles       242241                       # Number of stall cycles due to pending traps
system.cpu15.fetch.SquashCycles              39435530                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.branchRate                0.521798                       # Number of branch fetches per cycle
system.cpu15.fetch.icacheStallCycles        199194604                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.predictedBranches         94197212                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.rate                      2.067732                       # Number of inst fetches per cycle
system.cpu15.fetch.rateDist::samples        584727662                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            3.726335                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.493967                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0              232491602     39.76%     39.76% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                5349333      0.91%     40.68% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2               32532594      5.56%     46.24% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3               31104535      5.32%     51.56% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4               25218310      4.31%     55.87% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5               15924939      2.72%     58.60% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6               39232361      6.71%     65.30% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7               23721122      4.06%     69.36% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8              179152866     30.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total          584727662                       # Number of instructions fetched each cycle (Total)
system.cpu15.fp_regfile_reads                      15                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                 134497                       # number of floating regfile writes
system.cpu15.idleCycles                         11754                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.iew.branchMispredicts           22615466                       # Number of branch mispredicts detected at execute
system.cpu15.iew.exec_branches              203355525                       # Number of branches executed
system.cpu15.iew.exec_nop                           0                       # number of nop insts executed
system.cpu15.iew.exec_rate                   2.706700                       # Inst execution rate
system.cpu15.iew.exec_refs                  167873333                       # number of memory reference insts executed
system.cpu15.iew.exec_stores                  3439561                       # Number of stores executed
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.iewBlockCycles              92752472                       # Number of cycles IEW is blocking
system.cpu15.iew.iewDispLoadInsts           157429770                       # Number of dispatched load instructions
system.cpu15.iew.iewDispNonSpecInsts             1128                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewDispSquashedInsts          643729                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispStoreInsts           12772117                       # Number of dispatched store instructions
system.cpu15.iew.iewDispatchedInsts        1795352616                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewExecLoadInsts           164433772                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts        48216475                       # Number of squashed instructions skipped in execute
system.cpu15.iew.iewExecutedInsts          1582714105                       # Number of executed instructions
system.cpu15.iew.iewIQFullEvents                46374                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.iewSquashCycles             19717765                       # Number of cycles IEW is squashing
system.cpu15.iew.iewUnblockCycles               57776                       # Number of cycles IEW is unblocking
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.cacheBlocked     30876952                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.lsq.thread0.forwLoads        1838910                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.ignoredResponses         2308                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.memOrderViolation          555                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.squashedLoads     70927255                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.squashedStores     10600477                       # Number of stores squashed
system.cpu15.iew.memOrderViolationEvents          555                       # Number of memory order violations
system.cpu15.iew.predictedNotTakenIncorrect     13845996                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.predictedTakenIncorrect      8769470                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.wb_consumers              1716525399                       # num instructions consuming a value
system.cpu15.iew.wb_count                  1534887151                       # cumulative count of insts written-back
system.cpu15.iew.wb_fanout                   0.666766                       # average fanout of values written-back
system.cpu15.iew.wb_producers              1144521021                       # num instructions producing a value
system.cpu15.iew.wb_rate                     2.624908                       # insts written-back per cycle
system.cpu15.iew.wb_sent                   1540887655                       # cumulative count of insts sent to commit
system.cpu15.int_regfile_reads             2096426062                       # number of integer regfile reads
system.cpu15.int_regfile_writes            1342790284                       # number of integer regfile writes
system.cpu15.interrupts.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu15.ipc                             0.960307                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.960307                       # IPC: Total IPC of All Threads
system.cpu15.iq.FU_type_0::No_OpClass        18916568      1.16%      1.16% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu          1404498496     86.12%     87.28% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult           27271425      1.67%     88.95% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   7      0.00%     88.95% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd            710724      0.04%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMultAcc             0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMisc                0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  2      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 1      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdDiv                  0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAes                  0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAesMix               0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdPredAlu              0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead          173914117     10.66%     99.66% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           5485949      0.34%     99.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemRead        133288      0.01%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total           1630930587                       # Type of FU issued
system.cpu15.iq.fp_alu_accesses                844038                       # Number of floating point alu accesses
system.cpu15.iq.fp_inst_queue_reads           1688369                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_wakeup_accesses       134448                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_writes          2844215                       # Number of floating instruction queue writes
system.cpu15.iq.fu_busy_cnt                  53755879                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.032960                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu              53647374     99.80%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead               107635      0.20%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 857      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemRead              13      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.int_alu_accesses           1664925860                       # Number of integer alu accesses
system.cpu15.iq.int_inst_queue_reads       3908388768                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_wakeup_accesses   1534752703                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.int_inst_queue_writes      2587673727                       # Number of integer instruction queue writes
system.cpu15.iq.iqInstsAdded               1795349496                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqInstsIssued              1630930587                       # Number of instructions issued
system.cpu15.iq.iqNonSpecInstsAdded              3120                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqSquashedInstsExamined     795165027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedInstsIssued         9732429                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedNonSpecRemoved         3102                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.iqSquashedOperandsExamined    816283680                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.issued_per_cycle::samples    584727662                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       2.789214                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.619324                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0         204338378     34.95%     34.95% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1          43725041      7.48%     42.42% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2          39070973      6.68%     49.11% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3          65297017     11.17%     60.27% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4          51985105      8.89%     69.16% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5          49653535      8.49%     77.65% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6          81162097     13.88%     91.54% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7          25972256      4.44%     95.98% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8          23523260      4.02%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total     584727662                       # Number of insts issued each cycle
system.cpu15.iq.rate                         2.789158                       # Inst issue rate
system.cpu15.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu15.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu15.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu15.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.wrAccesses                 188806843                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                       87980                       # TLB misses on write requests
system.cpu15.memDep0.conflictingLoads         6539960                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           1322                       # Number of conflicting stores.
system.cpu15.memDep0.insertedLoads          157429770                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores          12772117                       # Number of stores inserted to the mem dependence unit.
system.cpu15.misc_regfile_reads             614828919                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu15.numCycles                      584739416                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean     7939485900                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value   7939485900                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value   7939485900                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  305038003986                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED   7939485900                       # Cumulative time (in ticks) in various power states
system.cpu15.quiesceCycles                  355132926                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.rename.BlockCycles              94221137                       # Number of cycles rename is blocking
system.cpu15.rename.CommittedMaps          1335772472                       # Number of HB maps that are committed
system.cpu15.rename.IQFullEvents               497779                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.IdleCycles              168691208                       # Number of cycles rename is idle
system.cpu15.rename.ROBFullEvents              283103                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenameLookups          4848410155                       # Number of register rename lookups that rename has made
system.cpu15.rename.RenamedInsts           1980959609                       # Number of instructions processed by rename
system.cpu15.rename.RenamedOperands        2618537420                       # Number of destination operands rename has renamed
system.cpu15.rename.RunCycles               299202505                       # Number of cycles rename is running
system.cpu15.rename.SquashCycles             19717765                       # Number of cycles rename is squashing
system.cpu15.rename.UnblockCycles             2893135                       # Number of cycles rename is unblocking
system.cpu15.rename.UndoneMaps             1282764887                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.fp_rename_lookups          290846                       # Number of floating rename lookups
system.cpu15.rename.int_rename_lookups     2735564715                       # Number of integer rename lookups
system.cpu15.rename.serializeStallCycles         1912                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.serializingInsts               19                       # count of serializing insts renamed
system.cpu15.rename.skidInsts                11977191                       # count of insts added to the skid buffer
system.cpu15.rename.tempSerializingInsts           19                       # count of temporary serializing insts renamed
system.cpu15.rob.rob_reads                 2223003903                       # The number of ROB reads
system.cpu15.rob.rob_writes                3702963860                       # The number of ROB writes
system.cpu15.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls00.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgGap                 11166628.26                       # Average gap between requests
system.mem_ctrls00.avgMemAccLat             394949.23                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgPriority_.ruby.dir_cntrl0::samples     18141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls00.avgQLat                  376199.23                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgRdBW                       3.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                    3.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrBW                       2.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    2.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.avgWrQLen                    24.47                       # Average write queue length when enqueuing
system.mem_ctrls00.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls00.bw_read::.ruby.dir_cntrl0      3440325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total             3440325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::.ruby.dir_cntrl0      5731348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total            5731348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_write::.ruby.dir_cntrl0      2291024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            2291024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bytesPerActivate::samples        12785                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean    90.801408                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean    75.800621                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    87.136774                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::0-127        11150     87.21%     87.21% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-255          775      6.06%     93.27% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-383          437      3.42%     96.69% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::384-511          275      2.15%     98.84% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::512-639          109      0.85%     99.69% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::640-767           30      0.23%     99.93% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::768-895            2      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::896-1023            5      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::1024-1151            2      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        12785                       # Bytes accessed per row activation
system.mem_ctrls00.bytesReadDRAM               696640                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadSys                697344                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesReadWrQ                   704                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                464128                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesWrittenSys             464384                       # Total written bytes from the system interface side
system.mem_ctrls00.bytes_read::.ruby.dir_cntrl0       697344                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total           697344                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_written::.ruby.dir_cntrl0       464384                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        464384                       # Number of bytes written to this memory
system.mem_ctrls00.masterReadAccesses::.ruby.dir_cntrl0        10896                       # Per-master read serviced memory accesses
system.mem_ctrls00.masterReadAvgLat::.ruby.dir_cntrl0    394550.51                       # Per-master read average memory access latency
system.mem_ctrls00.masterReadBytes::.ruby.dir_cntrl0       696640                       # Per-master bytes read from memory
system.mem_ctrls00.masterReadRate::.ruby.dir_cntrl0 3436851.339843974914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls00.masterReadTotalLat::.ruby.dir_cntrl0   4299022336                       # Per-master read total memory access latency
system.mem_ctrls00.masterWriteAccesses::.ruby.dir_cntrl0         7256                       # Per-master write serviced memory accesses
system.mem_ctrls00.masterWriteAvgLat::.ruby.dir_cntrl0 652767796.30                       # Per-master write average memory access latency
system.mem_ctrls00.masterWriteBytes::.ruby.dir_cntrl0       464128                       # Per-master bytes write to memory
system.mem_ctrls00.masterWriteRate::.ruby.dir_cntrl0 2289760.764037529007                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls00.masterWriteTotalLat::.ruby.dir_cntrl0 4736483129953                       # Per-master write total memory access latency
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numReadWriteTurnArounds          403                       # Number of turnarounds from READ to WRITE
system.mem_ctrls00.numStayReadState             45005                       # Number of times bus staying in READ state
system.mem_ctrls00.numStayWriteState             7152                       # Number of times bus staying in WRITE state
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.numWriteReadTurnArounds          403                       # Number of turnarounds from WRITE to READ
system.mem_ctrls00.num_reads::.ruby.dir_cntrl0        10896                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             10896                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::.ruby.dir_cntrl0         7256                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             7256                       # Number of write requests responded to by this memory
system.mem_ctrls00.pageHitRate                  29.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.perBankRdBursts::0             806                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1             800                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2             702                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3             515                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4             512                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5             512                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6             786                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7             781                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8             802                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9             803                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10            716                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11            513                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12            524                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13            531                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14            801                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15            781                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             401                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             371                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             509                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             481                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             401                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             431                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             400                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             418                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            529                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            512                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12            511                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13            501                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14            380                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15            383                       # Per bank write bursts
system.mem_ctrls00.priorityMaxLatency    0.006790797938                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls00.priorityMinLatency    0.000000019094                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls00.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.mem_ctrls00.rdPerTurnAround::samples          403                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    26.990074                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean    24.913029                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev    12.353415                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-15           10      2.48%      2.48% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-23          199     49.38%     51.86% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-31           53     13.15%     65.01% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-39          100     24.81%     89.83% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-47           27      6.70%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-55           10      2.48%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-63            2      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::112-119            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-135            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          403                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdQLenPdf::0                 10497                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                   357                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                    31                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.readBursts                   10896                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::6               10896                       # Read request sizes (log2)
system.mem_ctrls00.readReqs                     10896                       # Number of read requests accepted
system.mem_ctrls00.readRowHitRate                1.86                       # Row buffer hit rate for reads
system.mem_ctrls00.readRowHits                    203                       # Number of row buffer hits during reads
system.mem_ctrls00.servicedByWrQ                   11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.totBusLat                 54425000                       # Total ticks spent in databus transfers
system.mem_ctrls00.totGap                202696636131                       # Total gap between requests
system.mem_ctrls00.totMemAccLat            4299022336                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totQLat                 4094928586                       # Total ticks spent queuing
system.mem_ctrls00.wrPerTurnAround::samples          403                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    17.995037                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    17.993310                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.244288                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              4      0.99%      0.99% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              1      0.25%      1.24% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18            391     97.02%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              7      1.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          403                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  398                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  399                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  404                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  404                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  404                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  404                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  404                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                    6                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.writeBursts                   7256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::6               7256                       # Write request sizes (log2)
system.mem_ctrls00.writeReqs                     7256                       # Number of write requests accepted
system.mem_ctrls00.writeRowHitRate              70.99                       # Row buffer hit rate for writes
system.mem_ctrls00.writeRowHits                  5151                       # Number of row buffer hits during writes
system.mem_ctrls00_0.actBackEnergy         1696813050                       # Energy for active background per rank (pJ)
system.mem_ctrls00_0.actEnergy               44746380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_0.actPowerDownEnergy   13247510790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_0.averagePower          333.411650                       # Core power per rank (mW)
system.mem_ctrls00_0.memoryStateTime::IDLE   1073760750                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::REF   2126800000                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::SREF 137956303752                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::PRE_PDN  30711543600                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT   1782061417                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT_PDN  29047687218                       # Time in different power states
system.mem_ctrls00_0.preBackEnergy          483348480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_0.preEnergy               23783265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_0.prePowerDownEnergy   11793208800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_0.readEnergy              38677380                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_0.refreshEnergy       5027755200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_0.selfRefreshEnergy    35205451560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_0.totalEnergy          67581594015                       # Total energy per rank (pJ)
system.mem_ctrls00_0.totalIdleTime       197549402233                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_0.writeEnergy             18885960                       # Energy for write commands per rank (pJ)
system.mem_ctrls00_1.actBackEnergy         1719720210                       # Energy for active background per rank (pJ)
system.mem_ctrls00_1.actEnergy               46545660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_1.actPowerDownEnergy   13420934430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_1.averagePower          334.734981                       # Core power per rank (mW)
system.mem_ctrls00_1.memoryStateTime::IDLE   1088320585                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::REF   2158260000                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::SREF 137006427586                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::PRE_PDN  31211747227                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT   1802993836                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT_PDN  29431840422                       # Time in different power states
system.mem_ctrls00_1.preBackEnergy          490112640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_1.preEnergy               24735810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_1.prePowerDownEnergy   11985334080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_1.readEnergy              39062940                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_1.refreshEnergy       5102126640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_1.selfRefreshEnergy    35001478620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_1.totalEnergy          67849829430                       # Total energy per rank (pJ)
system.mem_ctrls00_1.totalIdleTime       197649822415                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_1.writeEnergy             18969480                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.avgBusLat                  4999.54                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgGap                 11150678.99                       # Average gap between requests
system.mem_ctrls01.avgMemAccLat             395284.43                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgPriority_.ruby.dir_cntrl1::samples     18166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls01.avgQLat                  376536.14                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgRdBW                       3.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                    3.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgRdQLen                     1.04                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrBW                       2.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    2.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.avgWrQLen                    24.48                       # Average write queue length when enqueuing
system.mem_ctrls01.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls01.bw_read::.ruby.dir_cntrl1      3455480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total             3455480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::.ruby.dir_cntrl1      5739242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total            5739242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_write::.ruby.dir_cntrl1      2283762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            2283762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bytesPerActivate::samples        12835                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean    90.577328                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean    75.905127                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    85.267121                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::0-127        11153     86.90%     86.90% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-255          815      6.35%     93.25% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-383          463      3.61%     96.85% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::384-511          280      2.18%     99.03% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::512-639           86      0.67%     99.70% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::640-767           27      0.21%     99.91% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::768-895            8      0.06%     99.98% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::896-1023            2      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::1024-1151            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        12835                       # Bytes accessed per row activation
system.mem_ctrls01.bytesReadDRAM               699648                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadSys                700480                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesReadWrQ                   768                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                462976                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesWrittenSys             462912                       # Total written bytes from the system interface side
system.mem_ctrls01.bytes_read::.ruby.dir_cntrl1       700416                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total           700416                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_written::.ruby.dir_cntrl1       462912                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        462912                       # Number of bytes written to this memory
system.mem_ctrls01.masterReadAccesses::.ruby.dir_cntrl1        10945                       # Per-master read serviced memory accesses
system.mem_ctrls01.masterReadAvgLat::.ruby.dir_cntrl1    394851.04                       # Per-master read average memory access latency
system.mem_ctrls01.masterReadBytes::.ruby.dir_cntrl1       699648                       # Per-master bytes read from memory
system.mem_ctrls01.masterReadRate::.ruby.dir_cntrl1 3451691.212418404408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls01.masterReadTotalLat::.ruby.dir_cntrl1   4321644645                       # Per-master read total memory access latency
system.mem_ctrls01.masterWriteAccesses::.ruby.dir_cntrl1         7233                       # Per-master write serviced memory accesses
system.mem_ctrls01.masterWriteAvgLat::.ruby.dir_cntrl1 652325110.61                       # Per-master write average memory access latency
system.mem_ctrls01.masterWriteBytes::.ruby.dir_cntrl1       462976                       # Per-master bytes write to memory
system.mem_ctrls01.masterWriteRate::.ruby.dir_cntrl1 2284077.408583492041                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls01.masterWriteTotalLat::.ruby.dir_cntrl1 4718267525007                       # Per-master write total memory access latency
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numReadWriteTurnArounds          402                       # Number of turnarounds from READ to WRITE
system.mem_ctrls01.numStayReadState             45132                       # Number of times bus staying in READ state
system.mem_ctrls01.numStayWriteState             7127                       # Number of times bus staying in WRITE state
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.numWriteReadTurnArounds          402                       # Number of turnarounds from WRITE to READ
system.mem_ctrls01.num_reads::.ruby.dir_cntrl1        10944                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             10944                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::.ruby.dir_cntrl1         7233                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             7233                       # Number of write requests responded to by this memory
system.mem_ctrls01.pageHitRate                  29.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.perBankRdBursts::0             831                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1             820                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2             698                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3             512                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4             512                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5             512                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6             794                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7             792                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8             785                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9             782                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10            731                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11            512                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12            526                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13            529                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14            804                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15            792                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             400                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             380                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             511                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             511                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             511                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             480                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             401                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             423                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             413                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             403                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            546                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            512                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12            512                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13            502                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14            362                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15            367                       # Per bank write bursts
system.mem_ctrls01.priorityMaxLatency    0.008145649714                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls01.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls01.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.mem_ctrls01.rdPerTurnAround::samples          402                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    27.174129                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean    25.048255                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev    12.447978                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-15           12      2.99%      2.99% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-23          195     48.51%     51.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-31           50     12.44%     63.93% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-39           98     24.38%     88.31% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-47           34      8.46%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-55            8      1.99%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-63            2      0.50%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-71            1      0.25%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::104-111            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::136-143            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          402                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdQLenPdf::0                 10524                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                   380                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                    29                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.readBursts                   10945                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::6               10945                       # Read request sizes (log2)
system.mem_ctrls01.readReqs                     10945                       # Number of read requests accepted
system.mem_ctrls01.readRowHitRate                1.96                       # Row buffer hit rate for reads
system.mem_ctrls01.readRowHits                    214                       # Number of row buffer hits during reads
system.mem_ctrls01.servicedByWrQ                   12                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.totBusLat                 54660000                       # Total ticks spent in databus transfers
system.mem_ctrls01.totGap                202697042724                       # Total gap between requests
system.mem_ctrls01.totMemAccLat            4321644645                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totQLat                 4116669645                       # Total ticks spent queuing
system.mem_ctrls01.wrPerTurnAround::samples          402                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    17.995025                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    17.993863                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.199688                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              3      0.75%      0.75% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18            395     98.26%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              4      1.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          402                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  399                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  399                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  401                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  403                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.writeBursts                   7233                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::6               7233                       # Write request sizes (log2)
system.mem_ctrls01.writeReqs                     7233                       # Number of write requests accepted
system.mem_ctrls01.writeRowHitRate              70.75                       # Row buffer hit rate for writes
system.mem_ctrls01.writeRowHits                  5117                       # Number of row buffer hits during writes
system.mem_ctrls01_0.actBackEnergy         1671273060                       # Energy for active background per rank (pJ)
system.mem_ctrls01_0.actEnergy               45410400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_0.actPowerDownEnergy   13350364440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_0.averagePower          333.967568                       # Core power per rank (mW)
system.mem_ctrls01_0.memoryStateTime::IDLE   1081869015                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::REF   2139280000                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::SREF 137573476446                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::PRE_PDN  30913926902                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT   1715301871                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT_PDN  29274301171                       # Time in different power states
system.mem_ctrls01_0.preBackEnergy          487693440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_0.preEnergy               24136200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_0.prePowerDownEnergy   11870948160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_0.readEnergy              39077220                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_0.refreshEnergy       5057257920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_0.selfRefreshEnergy    35128630380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_0.totalEnergy          67694276940                       # Total energy per rank (pJ)
system.mem_ctrls01_0.totalIdleTime       197761704519                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_0.writeEnergy             18880740                       # Energy for write commands per rank (pJ)
system.mem_ctrls01_1.actBackEnergy         1677088770                       # Energy for active background per rank (pJ)
system.mem_ctrls01_1.actEnergy               46245780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_1.actPowerDownEnergy   13432803540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_1.averagePower          334.684035                       # Core power per rank (mW)
system.mem_ctrls01_1.memoryStateTime::IDLE   1091322750                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::REF   2158260000                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::SREF 137005264846                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::PRE_PDN  31278133750                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT   1709631294                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT_PDN  29457921404                       # Time in different power states
system.mem_ctrls01_1.preBackEnergy          491211360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_1.preEnergy               24572625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_1.prePowerDownEnergy   12010794720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_1.readEnergy              38991540                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_1.refreshEnergy       5102126640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_1.selfRefreshEnergy    34995774120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_1.totalEnergy          67839502845                       # Total energy per rank (pJ)
system.mem_ctrls01_1.totalIdleTime       197740575520                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_1.writeEnergy             18880740                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgGap                 11155600.98                       # Average gap between requests
system.mem_ctrls02.avgMemAccLat             379232.80                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgPriority_.ruby.dir_cntrl2::samples     18149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls02.avgQLat                  360482.80                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgRdBW                       3.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                    3.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrBW                       2.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    2.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.avgWrQLen                    24.62                       # Average write queue length when enqueuing
system.mem_ctrls02.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls02.bw_read::.ruby.dir_cntrl2      3453270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total             3453270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::.ruby.dir_cntrl2      5737032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total            5737032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_write::.ruby.dir_cntrl2      2283762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            2283762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bytesPerActivate::samples        12877                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean    90.262018                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean    75.665254                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    85.937116                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::0-127        11228     87.19%     87.19% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-255          804      6.24%     93.44% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-383          439      3.41%     96.85% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::384-511          263      2.04%     98.89% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::512-639           94      0.73%     99.62% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::640-767           35      0.27%     99.89% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::768-895            9      0.07%     99.96% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::896-1023            2      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::1024-1151            3      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        12877                       # Bytes accessed per row activation
system.mem_ctrls02.bytesReadDRAM               698624                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadSys                699968                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesReadWrQ                  1344                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                463616                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesWrittenSys             462912                       # Total written bytes from the system interface side
system.mem_ctrls02.bytes_read::.ruby.dir_cntrl2       699968                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total           699968                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_written::.ruby.dir_cntrl2       462912                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        462912                       # Number of bytes written to this memory
system.mem_ctrls02.masterReadAccesses::.ruby.dir_cntrl2        10937                       # Per-master read serviced memory accesses
system.mem_ctrls02.masterReadAvgLat::.ruby.dir_cntrl2    378504.64                       # Per-master read average memory access latency
system.mem_ctrls02.masterReadBytes::.ruby.dir_cntrl2       698624                       # Per-master bytes read from memory
system.mem_ctrls02.masterReadRate::.ruby.dir_cntrl2 3446639.340903704986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls02.masterReadTotalLat::.ruby.dir_cntrl2   4139705210                       # Per-master read total memory access latency
system.mem_ctrls02.masterWriteAccesses::.ruby.dir_cntrl2         7233                       # Per-master write serviced memory accesses
system.mem_ctrls02.masterWriteAvgLat::.ruby.dir_cntrl2 659909073.78                       # Per-master write average memory access latency
system.mem_ctrls02.masterWriteBytes::.ruby.dir_cntrl2       463616                       # Per-master bytes write to memory
system.mem_ctrls02.masterWriteRate::.ruby.dir_cntrl2 2287234.828280179296                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls02.masterWriteTotalLat::.ruby.dir_cntrl2 4773122330661                       # Per-master write total memory access latency
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numReadWriteTurnArounds          403                       # Number of turnarounds from READ to WRITE
system.mem_ctrls02.numStayReadState             44568                       # Number of times bus staying in READ state
system.mem_ctrls02.numStayWriteState             7165                       # Number of times bus staying in WRITE state
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.numWriteReadTurnArounds          403                       # Number of turnarounds from WRITE to READ
system.mem_ctrls02.num_reads::.ruby.dir_cntrl2        10937                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             10937                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::.ruby.dir_cntrl2         7233                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             7233                       # Number of write requests responded to by this memory
system.mem_ctrls02.pageHitRate                  29.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.perBankRdBursts::0             827                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1             827                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2             696                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3             512                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4             512                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5             512                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6             788                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7             788                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8             795                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9             792                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10            708                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11            513                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12            522                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13            521                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14            803                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15            800                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             409                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             393                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             511                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             509                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             511                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             484                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             393                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             419                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             417                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             423                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10            529                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            507                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12            511                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13            495                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14            362                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15            371                       # Per bank write bursts
system.mem_ctrls02.priorityMaxLatency    0.008340051784                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls02.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls02.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.mem_ctrls02.rdPerTurnAround::samples          403                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    27.104218                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean    24.778186                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev    13.675670                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-15           26      6.45%      6.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-23          186     46.15%     52.61% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-31           43     10.67%     63.28% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-39           88     21.84%     85.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-47           46     11.41%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-55           12      2.98%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-79            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-199            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          403                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdQLenPdf::0                 10520                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                   365                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                    31                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.readBursts                   10937                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::6               10937                       # Read request sizes (log2)
system.mem_ctrls02.readReqs                     10937                       # Number of read requests accepted
system.mem_ctrls02.readRowHitRate                1.89                       # Row buffer hit rate for reads
system.mem_ctrls02.readRowHits                    206                       # Number of row buffer hits during reads
system.mem_ctrls02.servicedByWrQ                   21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.totBusLat                 54580000                       # Total ticks spent in databus transfers
system.mem_ctrls02.totGap                202697269830                       # Total gap between requests
system.mem_ctrls02.totMemAccLat            4139705210                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totQLat                 3935030210                       # Total ticks spent queuing
system.mem_ctrls02.wrPerTurnAround::samples          403                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    17.975186                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    17.972301                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     0.314460                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              8      1.99%      1.99% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18            390     96.77%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              4      0.99%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::20              1      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          403                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  395                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  395                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  403                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  403                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  403                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  403                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                    5                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                    2                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.writeBursts                   7233                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::6               7233                       # Write request sizes (log2)
system.mem_ctrls02.writeReqs                     7233                       # Number of write requests accepted
system.mem_ctrls02.writeRowHitRate              70.22                       # Row buffer hit rate for writes
system.mem_ctrls02.writeRowHits                  5079                       # Number of row buffer hits during writes
system.mem_ctrls02_0.actBackEnergy         1715091240                       # Energy for active background per rank (pJ)
system.mem_ctrls02_0.actEnergy               45410400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_0.actPowerDownEnergy   13009712490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_0.averagePower          331.742116                       # Core power per rank (mW)
system.mem_ctrls02_0.memoryStateTime::IDLE   1041674750                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::REF   2091700000                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::SREF 139043535124                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::PRE_PDN  30137614103                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT   1855739105                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT_PDN  28527406143                       # Time in different power states
system.mem_ctrls02_0.preBackEnergy          470753280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_0.preEnergy               24136200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_0.prePowerDownEnergy   11572841280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_0.readEnergy              39020100                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_0.refreshEnergy       4944778800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_0.selfRefreshEnergy    35401542780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_0.totalEnergy          67243184250                       # Total energy per rank (pJ)
system.mem_ctrls02_0.totalIdleTime       197706928343                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_0.writeEnergy             18943380                       # Energy for write commands per rank (pJ)
system.mem_ctrls02_1.actBackEnergy         1683080040                       # Energy for active background per rank (pJ)
system.mem_ctrls02_1.actEnergy               46538520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_1.actPowerDownEnergy   12924109890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_1.averagePower          331.316948                       # Core power per rank (mW)
system.mem_ctrls02_1.memoryStateTime::IDLE   1059482392                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::REF   2081300000                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::SREF 139350570671                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::PRE_PDN  30068457625                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT   1795505053                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT_PDN  28342341393                       # Time in different power states
system.mem_ctrls02_1.preBackEnergy          477283680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_1.preEnergy               24732015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_1.prePowerDownEnergy   11546287680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_1.readEnergy              38948700                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_1.refreshEnergy       4920193200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_1.selfRefreshEnergy    35475859020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_1.totalEnergy          67157003805                       # Total energy per rank (pJ)
system.mem_ctrls02_1.totalIdleTime       197761251249                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_1.writeEnergy             18870300                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgGap                 11181452.40                       # Average gap between requests
system.mem_ctrls03.avgMemAccLat             381753.79                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgPriority_.ruby.dir_cntrl3::samples     18107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls03.avgQLat                  363003.79                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgRdBW                       3.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                    3.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrBW                       2.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    2.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.avgWrQLen                    24.52                       # Average write queue length when enqueuing
system.mem_ctrls03.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls03.bw_read::.ruby.dir_cntrl3      3428642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total             3428642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::.ruby.dir_cntrl3      5723770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total            5723770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_write::.ruby.dir_cntrl3      2295128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            2295128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bytesPerActivate::samples        12736                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean    91.020101                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean    76.001365                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    85.489401                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-127        11095     87.12%     87.12% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-191          430      3.38%     90.49% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-255          311      2.44%     92.93% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-319          231      1.81%     94.75% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::320-383          215      1.69%     96.44% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::384-447          187      1.47%     97.90% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::448-511          151      1.19%     99.09% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::512-575           57      0.45%     99.54% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::576-639           28      0.22%     99.76% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::640-703           14      0.11%     99.87% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::704-767           10      0.08%     99.95% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::768-831            5      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::896-959            1      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::960-1023            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        12736                       # Bytes accessed per row activation
system.mem_ctrls03.bytesReadDRAM               693632                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadSys                694976                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesReadWrQ                  1344                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                465728                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesWrittenSys             465216                       # Total written bytes from the system interface side
system.mem_ctrls03.bytes_read::.ruby.dir_cntrl3       694976                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total           694976                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_written::.ruby.dir_cntrl3       465216                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        465216                       # Number of bytes written to this memory
system.mem_ctrls03.masterReadAccesses::.ruby.dir_cntrl3        10859                       # Per-master read serviced memory accesses
system.mem_ctrls03.masterReadAvgLat::.ruby.dir_cntrl3    381015.53                       # Per-master read average memory access latency
system.mem_ctrls03.masterReadBytes::.ruby.dir_cntrl3       693632                       # Per-master bytes read from memory
system.mem_ctrls03.masterReadRate::.ruby.dir_cntrl3 3422011.467269544955                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls03.masterReadTotalLat::.ruby.dir_cntrl3   4137447624                       # Per-master read total memory access latency
system.mem_ctrls03.masterWriteAccesses::.ruby.dir_cntrl3         7269                       # Per-master write serviced memory accesses
system.mem_ctrls03.masterWriteAvgLat::.ruby.dir_cntrl3 653763528.60                       # Per-master write average memory access latency
system.mem_ctrls03.masterWriteBytes::.ruby.dir_cntrl3       465728                       # Per-master bytes write to memory
system.mem_ctrls03.masterWriteRate::.ruby.dir_cntrl3 2297654.313279246911                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls03.masterWriteTotalLat::.ruby.dir_cntrl3 4752207089394                       # Per-master write total memory access latency
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numReadWriteTurnArounds          405                       # Number of turnarounds from READ to WRITE
system.mem_ctrls03.numStayReadState             44355                       # Number of times bus staying in READ state
system.mem_ctrls03.numStayWriteState             7171                       # Number of times bus staying in WRITE state
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.numWriteReadTurnArounds          405                       # Number of turnarounds from WRITE to READ
system.mem_ctrls03.num_reads::.ruby.dir_cntrl3        10859                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             10859                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::.ruby.dir_cntrl3         7269                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             7269                       # Number of write requests responded to by this memory
system.mem_ctrls03.pageHitRate                  29.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.perBankRdBursts::0             802                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1             806                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2             692                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3             512                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4             512                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5             512                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6             794                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7             785                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8             800                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9             792                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10            707                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11            512                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12            522                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13            526                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14            794                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15            770                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             412                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             376                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             509                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             508                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             511                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             483                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             416                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             437                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             410                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             415                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10            522                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11            507                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12            511                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13            499                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14            383                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15            378                       # Per bank write bursts
system.mem_ctrls03.priorityMaxLatency    0.007313794402                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls03.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls03.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.mem_ctrls03.rdPerTurnAround::samples          405                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    26.755556                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean    24.634507                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev    13.796685                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-15           21      5.19%      5.19% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-23          186     45.93%     51.11% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-31           66     16.30%     67.41% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-39           85     20.99%     88.40% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-47           36      8.89%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-55            9      2.22%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-71            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::216-223            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          405                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdQLenPdf::0                 10431                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                   370                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                    35                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                     2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.readBursts                   10859                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::6               10859                       # Read request sizes (log2)
system.mem_ctrls03.readReqs                     10859                       # Number of read requests accepted
system.mem_ctrls03.readRowHitRate                1.90                       # Row buffer hit rate for reads
system.mem_ctrls03.readRowHits                    206                       # Number of row buffer hits during reads
system.mem_ctrls03.servicedByWrQ                   21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.totBusLat                 54190000                       # Total ticks spent in databus transfers
system.mem_ctrls03.totGap                202697369064                       # Total gap between requests
system.mem_ctrls03.totMemAccLat            4137447624                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totQLat                 3934235124                       # Total ticks spent queuing
system.mem_ctrls03.wrPerTurnAround::samples          405                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    17.967901                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    17.964936                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.316942                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              9      2.22%      2.22% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18            391     96.54%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              5      1.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          405                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  396                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  396                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  404                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  404                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  405                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  404                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  405                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  404                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  404                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  404                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  404                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  405                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  405                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  405                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  405                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  405                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  406                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  405                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.writeBursts                   7269                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::6               7269                       # Write request sizes (log2)
system.mem_ctrls03.writeReqs                     7269                       # Number of write requests accepted
system.mem_ctrls03.writeRowHitRate              71.17                       # Row buffer hit rate for writes
system.mem_ctrls03.writeRowHits                  5173                       # Number of row buffer hits during writes
system.mem_ctrls03_0.actBackEnergy         1613415210                       # Energy for active background per rank (pJ)
system.mem_ctrls03_0.actEnergy               45260460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_0.actPowerDownEnergy   12932822340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_0.averagePower          330.869790                       # Core power per rank (mW)
system.mem_ctrls03_0.memoryStateTime::IDLE   1039165750                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::REF   2070120000                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::SREF 139687227609                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::PRE_PDN  29889116232                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT   1652560935                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT_PDN  28359219625                       # Time in different power states
system.mem_ctrls03_0.preBackEnergy          468952320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_0.preEnergy               24052710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_0.prePowerDownEnergy   11477390880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_0.readEnergy              38691660                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_0.refreshEnergy       4893763680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_0.selfRefreshEnergy    35551743360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_0.totalEnergy          67066366200                       # Total energy per rank (pJ)
system.mem_ctrls03_0.totalIdleTime       197929789233                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_0.writeEnergy             19063440                       # Energy for write commands per rank (pJ)
system.mem_ctrls03_1.actBackEnergy         1631435760                       # Energy for active background per rank (pJ)
system.mem_ctrls03_1.actEnergy               45696000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_1.actPowerDownEnergy   12905022870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_1.averagePower          330.901970                       # Core power per rank (mW)
system.mem_ctrls03_1.memoryStateTime::IDLE   1034694000                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::REF   2072720000                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::SREF 139613356316                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::PRE_PDN  29987266282                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT   1690074240                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT_PDN  28300533098                       # Time in different power states
system.mem_ctrls03_1.preBackEnergy          467353440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_1.preEnergy               24280410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_1.prePowerDownEnergy   11515110720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_1.readEnergy              38720220                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_1.refreshEnergy       4899910080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_1.selfRefreshEnergy    35525199420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_1.totalEnergy          67072889010                       # Total energy per rank (pJ)
system.mem_ctrls03_1.totalIdleTime       197901100859                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_1.writeEnergy             18922500                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgGap                 11306746.16                       # Average gap between requests
system.mem_ctrls04.avgMemAccLat             401443.97                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgPriority_.ruby.dir_cntrl4::samples     17926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls04.avgQLat                  382693.97                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgRdBW                       3.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                    3.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrBW                       2.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    2.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.avgWrQLen                    24.49                       # Average write queue length when enqueuing
system.mem_ctrls04.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls04.bw_read::.ruby.dir_cntrl4      3399594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total             3399594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::.ruby.dir_cntrl4      5660306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total            5660306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_write::.ruby.dir_cntrl4      2260713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            2260713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bytesPerActivate::samples        12526                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean    91.590612                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean    76.152592                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    87.877213                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-127        10898     87.00%     87.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-191          413      3.30%     90.30% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-255          345      2.75%     93.05% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-319          235      1.88%     94.93% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::320-383          186      1.48%     96.42% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::384-447          149      1.19%     97.60% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::448-511          147      1.17%     98.78% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::512-575           74      0.59%     99.37% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::576-639           45      0.36%     99.73% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::640-703           19      0.15%     99.88% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::704-767            4      0.03%     99.91% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::768-831            5      0.04%     99.95% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::832-895            2      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::896-959            3      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::960-1023            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        12526                       # Bytes accessed per row activation
system.mem_ctrls04.bytesReadDRAM               689024                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadSys                689088                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesReadWrQ                    64                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                458112                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesWrittenSys             458240                       # Total written bytes from the system interface side
system.mem_ctrls04.bytes_read::.ruby.dir_cntrl4       689088                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total           689088                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_written::.ruby.dir_cntrl4       458240                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        458240                       # Number of bytes written to this memory
system.mem_ctrls04.masterReadAccesses::.ruby.dir_cntrl4        10767                       # Per-master read serviced memory accesses
system.mem_ctrls04.masterReadAvgLat::.ruby.dir_cntrl4    401406.68                       # Per-master read average memory access latency
system.mem_ctrls04.masterReadBytes::.ruby.dir_cntrl4       689024                       # Per-master bytes read from memory
system.mem_ctrls04.masterReadRate::.ruby.dir_cntrl4 3399278.045453397557                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls04.masterReadTotalLat::.ruby.dir_cntrl4   4321945749                       # Per-master read total memory access latency
system.mem_ctrls04.masterWriteAccesses::.ruby.dir_cntrl4         7160                       # Per-master write serviced memory accesses
system.mem_ctrls04.masterWriteAvgLat::.ruby.dir_cntrl4 659107683.52                       # Per-master write average memory access latency
system.mem_ctrls04.masterWriteBytes::.ruby.dir_cntrl4       458112                       # Per-master bytes write to memory
system.mem_ctrls04.masterWriteRate::.ruby.dir_cntrl4 2260081.018888670020                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls04.masterWriteTotalLat::.ruby.dir_cntrl4 4719211013985                       # Per-master write total memory access latency
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numReadWriteTurnArounds          398                       # Number of turnarounds from READ to WRITE
system.mem_ctrls04.numStayReadState             44696                       # Number of times bus staying in READ state
system.mem_ctrls04.numStayWriteState             7054                       # Number of times bus staying in WRITE state
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.numWriteReadTurnArounds          398                       # Number of turnarounds from WRITE to READ
system.mem_ctrls04.num_reads::.ruby.dir_cntrl4        10767                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             10767                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::.ruby.dir_cntrl4         7160                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             7160                       # Number of write requests responded to by this memory
system.mem_ctrls04.pageHitRate                  30.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.perBankRdBursts::0             786                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1             791                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2             699                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3             513                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4             513                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5             512                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6             778                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7             768                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8             776                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9             781                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10            697                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11            512                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12            521                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13            527                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14            801                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15            791                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             385                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             357                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             512                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             477                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             380                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             430                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             390                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             416                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            537                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            512                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12            512                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13            503                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14            359                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15            364                       # Per bank write bursts
system.mem_ctrls04.priorityMaxLatency    0.006598084516                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls04.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls04.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.mem_ctrls04.rdPerTurnAround::samples          398                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    27.012563                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean    24.772822                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev    14.832816                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-15           20      5.03%      5.03% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-23          186     46.73%     51.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-31           51     12.81%     64.57% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-39           94     23.62%     88.19% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-47           38      9.55%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-55            8      2.01%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::240-247            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          398                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdQLenPdf::0                 10380                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                   348                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                    34                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                     4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.readBursts                   10767                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::6               10767                       # Read request sizes (log2)
system.mem_ctrls04.readReqs                     10767                       # Number of read requests accepted
system.mem_ctrls04.readRowHitRate                2.02                       # Row buffer hit rate for reads
system.mem_ctrls04.readRowHits                    217                       # Number of row buffer hits during reads
system.mem_ctrls04.servicedByWrQ                    1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.totBusLat                 53830000                       # Total ticks spent in databus transfers
system.mem_ctrls04.totGap                202696038396                       # Total gap between requests
system.mem_ctrls04.totMemAccLat            4321945749                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totQLat                 4120083249                       # Total ticks spent queuing
system.mem_ctrls04.wrPerTurnAround::samples          398                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    17.984925                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    17.982719                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     0.274479                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              6      1.51%      1.51% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18            386     96.98%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              6      1.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          398                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  392                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  392                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  396                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  399                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  399                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  399                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  400                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                    5                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.writeBursts                   7160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::6               7160                       # Write request sizes (log2)
system.mem_ctrls04.writeReqs                     7160                       # Number of write requests accepted
system.mem_ctrls04.writeRowHitRate              72.37                       # Row buffer hit rate for writes
system.mem_ctrls04.writeRowHits                  5182                       # Number of row buffer hits during writes
system.mem_ctrls04_0.actBackEnergy         1715229180                       # Energy for active background per rank (pJ)
system.mem_ctrls04_0.actEnergy               43953840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_0.actPowerDownEnergy   13367746020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_0.averagePower          334.750222                       # Core power per rank (mW)
system.mem_ctrls04_0.memoryStateTime::IDLE   1096050000                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::REF   2157480000                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::SREF 137012418616                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::PRE_PDN  31324812475                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT   1793123892                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT_PDN  29313304486                       # Time in different power states
system.mem_ctrls04_0.preBackEnergy          492519360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_0.preEnergy               23362020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_0.prePowerDownEnergy   12028729440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_0.readEnergy              38291820                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_0.refreshEnergy       5100282720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_0.selfRefreshEnergy    35022997560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_0.totalEnergy          67852918830                       # Total energy per rank (pJ)
system.mem_ctrls04_0.totalIdleTime       197533417843                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_0.writeEnergy             18609300                       # Energy for write commands per rank (pJ)
system.mem_ctrls04_1.actBackEnergy         1677508290                       # Energy for active background per rank (pJ)
system.mem_ctrls04_1.actEnergy               45496080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_1.actPowerDownEnergy   13279287150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_1.averagePower          333.622394                       # Core power per rank (mW)
system.mem_ctrls04_1.memoryStateTime::IDLE   1081130389                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::REF   2131740000                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::SREF 137811148104                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::PRE_PDN  30822559837                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT   1735466504                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT_PDN  29121225118                       # Time in different power states
system.mem_ctrls04_1.preBackEnergy          486466080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_1.preEnergy               24174150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_1.prePowerDownEnergy   11836178880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_1.readEnergy              38605980                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_1.refreshEnergy       5039433360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_1.selfRefreshEnergy    35177164140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_1.totalEnergy          67624311300                       # Total energy per rank (pJ)
system.mem_ctrls04_1.totalIdleTime       197752851681                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_1.writeEnergy             18755460                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgGap                 11268442.56                       # Average gap between requests
system.mem_ctrls05.avgMemAccLat             397753.86                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgPriority_.ruby.dir_cntrl5::samples     17987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls05.avgQLat                  379003.86                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgRdBW                       3.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                    3.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrBW                       2.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    2.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.avgWrQLen                    24.54                       # Average write queue length when enqueuing
system.mem_ctrls05.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls05.bw_read::.ruby.dir_cntrl5      3417275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total             3417275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::.ruby.dir_cntrl5      5679567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total            5679567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_write::.ruby.dir_cntrl5      2262291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            2262291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bytesPerActivate::samples        12573                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean    91.538376                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean    76.186472                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    87.768689                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::0-127        10926     86.90%     86.90% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-255          762      6.06%     92.96% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-383          462      3.67%     96.64% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::384-511          279      2.22%     98.85% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::512-639          102      0.81%     99.67% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::640-767           33      0.26%     99.93% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::768-895            6      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::896-1023            1      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::1024-1151            2      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        12573                       # Bytes accessed per row activation
system.mem_ctrls05.bytesReadDRAM               692608                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadSys                692672                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesReadWrQ                    64                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                458176                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesWrittenSys             458560                       # Total written bytes from the system interface side
system.mem_ctrls05.bytes_read::.ruby.dir_cntrl5       692672                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total           692672                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_written::.ruby.dir_cntrl5       458560                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        458560                       # Number of bytes written to this memory
system.mem_ctrls05.masterReadAccesses::.ruby.dir_cntrl5        10823                       # Per-master read serviced memory accesses
system.mem_ctrls05.masterReadAvgLat::.ruby.dir_cntrl5    397717.11                       # Per-master read average memory access latency
system.mem_ctrls05.masterReadBytes::.ruby.dir_cntrl5       692608                       # Per-master bytes read from memory
system.mem_ctrls05.masterReadRate::.ruby.dir_cntrl5 3416959.595754845534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls05.masterReadTotalLat::.ruby.dir_cntrl5   4304492320                       # Per-master read total memory access latency
system.mem_ctrls05.masterWriteAccesses::.ruby.dir_cntrl5         7165                       # Per-master write serviced memory accesses
system.mem_ctrls05.masterWriteAvgLat::.ruby.dir_cntrl5 662313510.47                       # Per-master write average memory access latency
system.mem_ctrls05.masterWriteBytes::.ruby.dir_cntrl5       458176                       # Per-master bytes write to memory
system.mem_ctrls05.masterWriteRate::.ruby.dir_cntrl5 2260396.760858338326                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls05.masterWriteTotalLat::.ruby.dir_cntrl5 4745476302494                       # Per-master write total memory access latency
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numReadWriteTurnArounds          398                       # Number of turnarounds from READ to WRITE
system.mem_ctrls05.numStayReadState             44796                       # Number of times bus staying in READ state
system.mem_ctrls05.numStayWriteState             7069                       # Number of times bus staying in WRITE state
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.numWriteReadTurnArounds          398                       # Number of turnarounds from WRITE to READ
system.mem_ctrls05.num_reads::.ruby.dir_cntrl5        10823                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             10823                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::.ruby.dir_cntrl5         7165                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             7165                       # Number of write requests responded to by this memory
system.mem_ctrls05.pageHitRate                  30.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.perBankRdBursts::0             783                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1             782                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2             694                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3             515                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4             514                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5             513                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6             775                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7             768                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8             777                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9             780                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10            728                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11            512                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12            525                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13            525                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14            836                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15            795                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             384                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             359                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             510                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             483                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             368                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             414                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             414                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             403                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            533                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11            511                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12            512                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13            502                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14            372                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15            370                       # Per bank write bursts
system.mem_ctrls05.priorityMaxLatency    0.007477695050                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls05.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls05.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.mem_ctrls05.rdPerTurnAround::samples          398                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    27.158291                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean    24.868073                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev    14.099773                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-15           18      4.52%      4.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-23          187     46.98%     51.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-31           55     13.82%     65.33% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-39           87     21.86%     87.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-47           31      7.79%     94.97% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-55           15      3.77%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-63            4      1.01%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::208-215            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          398                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdQLenPdf::0                 10465                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                   331                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                    26                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.readBursts                   10823                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::6               10823                       # Read request sizes (log2)
system.mem_ctrls05.readReqs                     10823                       # Number of read requests accepted
system.mem_ctrls05.readRowHitRate                1.94                       # Row buffer hit rate for reads
system.mem_ctrls05.readRowHits                    210                       # Number of row buffer hits during reads
system.mem_ctrls05.servicedByWrQ                    1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.totBusLat                 54110000                       # Total ticks spent in databus transfers
system.mem_ctrls05.totGap                202696744689                       # Total gap between requests
system.mem_ctrls05.totMemAccLat            4304492320                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totQLat                 4101579820                       # Total ticks spent queuing
system.mem_ctrls05.wrPerTurnAround::samples          398                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    17.987437                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    17.985598                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.250627                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              5      1.26%      1.26% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18            388     97.49%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19              5      1.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          398                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  393                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  393                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  398                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  398                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  398                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  398                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  398                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  398                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  398                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  398                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  398                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                    4                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.writeBursts                   7165                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::6               7165                       # Write request sizes (log2)
system.mem_ctrls05.writeReqs                     7165                       # Number of write requests accepted
system.mem_ctrls05.writeRowHitRate              72.56                       # Row buffer hit rate for writes
system.mem_ctrls05.writeRowHits                  5199                       # Number of row buffer hits during writes
system.mem_ctrls05_0.actBackEnergy         1758995490                       # Energy for active background per rank (pJ)
system.mem_ctrls05_0.actEnergy               43889580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_0.actPowerDownEnergy   13355371320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_0.averagePower          334.442211                       # Core power per rank (mW)
system.mem_ctrls05_0.memoryStateTime::IDLE   1093320000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::REF   2148380000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::SREF 137297503927                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::PRE_PDN  30974298509                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT   1897442819                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT_PDN  29286567127                       # Time in different power states
system.mem_ctrls05_0.preBackEnergy          491176320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_0.preEnergy               23324070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_0.prePowerDownEnergy   11895202560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_0.readEnergy              38177580                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_0.refreshEnergy       5078770320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_0.selfRefreshEnergy    35085897960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_0.totalEnergy          67790485740                       # Total energy per rank (pJ)
system.mem_ctrls05_0.totalIdleTime       197558247006                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_0.writeEnergy             18489240                       # Energy for write commands per rank (pJ)
system.mem_ctrls05_1.actBackEnergy         1679886330                       # Energy for active background per rank (pJ)
system.mem_ctrls05_1.actEnergy               45903060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_1.actPowerDownEnergy   13323516870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_1.averagePower          333.872896                       # Core power per rank (mW)
system.mem_ctrls05_1.memoryStateTime::IDLE   1095011750                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::REF   2139800000                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::SREF 137569827318                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::PRE_PDN  30942194605                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT   1733806162                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT_PDN  29218202313                       # Time in different power states
system.mem_ctrls05_1.preBackEnergy          492373920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_1.preEnergy               24390465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_1.prePowerDownEnergy   11882122080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_1.readEnergy              39127200                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_1.refreshEnergy       5058487200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_1.selfRefreshEnergy    35109254520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_1.totalEnergy          67675087245                       # Total energy per rank (pJ)
system.mem_ctrls05_1.totalIdleTime       197728066268                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_1.writeEnergy             18880740                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgGap                 11320160.95                       # Average gap between requests
system.mem_ctrls06.avgMemAccLat             388869.13                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgPriority_.ruby.dir_cntrl6::samples     17902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls06.avgQLat                  370119.13                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgRdBW                       3.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                    3.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrBW                       2.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    2.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.avgWrQLen                    24.53                       # Average write queue length when enqueuing
system.mem_ctrls06.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls06.bw_read::.ruby.dir_cntrl6      3414434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total             3414434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::.ruby.dir_cntrl6      5653676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total            5653676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_write::.ruby.dir_cntrl6      2239242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            2239242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bytesPerActivate::samples        12568                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean    91.111394                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean    75.923383                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    87.586402                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::0-127        10949     87.12%     87.12% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-255          752      5.98%     93.10% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-383          439      3.49%     96.59% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::384-511          276      2.20%     98.79% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::512-639          107      0.85%     99.64% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::640-767           39      0.31%     99.95% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::768-895            3      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::896-1023            1      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::1024-1151            2      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        12568                       # Bytes accessed per row activation
system.mem_ctrls06.bytesReadDRAM               691840                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadSys                692096                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                453376                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesWrittenSys             453888                       # Total written bytes from the system interface side
system.mem_ctrls06.bytes_read::.ruby.dir_cntrl6       692096                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total           692096                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_written::.ruby.dir_cntrl6       453888                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        453888                       # Number of bytes written to this memory
system.mem_ctrls06.masterReadAccesses::.ruby.dir_cntrl6        10814                       # Per-master read serviced memory accesses
system.mem_ctrls06.masterReadAvgLat::.ruby.dir_cntrl6    388725.29                       # Per-master read average memory access latency
system.mem_ctrls06.masterReadBytes::.ruby.dir_cntrl6       691840                       # Per-master bytes read from memory
system.mem_ctrls06.masterReadRate::.ruby.dir_cntrl6 3413170.692118821200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls06.masterReadTotalLat::.ruby.dir_cntrl6   4203675329                       # Per-master read total memory access latency
system.mem_ctrls06.masterWriteAccesses::.ruby.dir_cntrl6         7092                       # Per-master write serviced memory accesses
system.mem_ctrls06.masterWriteAvgLat::.ruby.dir_cntrl6 666680260.77                       # Per-master write average memory access latency
system.mem_ctrls06.masterWriteBytes::.ruby.dir_cntrl6       453376                       # Per-master bytes write to memory
system.mem_ctrls06.masterWriteRate::.ruby.dir_cntrl6 2236716.113133185077                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls06.masterWriteTotalLat::.ruby.dir_cntrl6 4728096409378                       # Per-master write total memory access latency
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numReadWriteTurnArounds          394                       # Number of turnarounds from READ to WRITE
system.mem_ctrls06.numStayReadState             44381                       # Number of times bus staying in READ state
system.mem_ctrls06.numStayWriteState             6993                       # Number of times bus staying in WRITE state
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.numWriteReadTurnArounds          394                       # Number of turnarounds from WRITE to READ
system.mem_ctrls06.num_reads::.ruby.dir_cntrl6        10814                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             10814                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::.ruby.dir_cntrl6         7092                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             7092                       # Number of write requests responded to by this memory
system.mem_ctrls06.pageHitRate                  29.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.perBankRdBursts::0             807                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1             802                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2             694                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3             513                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4             514                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5             513                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6             783                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7             780                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8             780                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9             784                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10            700                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11            513                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12            528                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13            530                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14            800                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15            769                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             384                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             372                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             509                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             510                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             485                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             351                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             406                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             376                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             381                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            533                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            510                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12            510                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13            493                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14            378                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15            374                       # Per bank write bursts
system.mem_ctrls06.priorityMaxLatency    0.005858145508                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls06.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls06.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.mem_ctrls06.rdPerTurnAround::samples          394                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    27.370558                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean    25.158376                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    13.306898                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-15           17      4.31%      4.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-23          181     45.94%     50.25% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-31           49     12.44%     62.69% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-39           91     23.10%     85.79% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-47           45     11.42%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-55            8      2.03%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-71            1      0.25%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::88-95            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::176-183            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          394                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdQLenPdf::0                 10447                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                   328                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                    30                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                     4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                     1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.readBursts                   10814                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::6               10814                       # Read request sizes (log2)
system.mem_ctrls06.readReqs                     10814                       # Number of read requests accepted
system.mem_ctrls06.readRowHitRate                1.93                       # Row buffer hit rate for reads
system.mem_ctrls06.readRowHits                    209                       # Number of row buffer hits during reads
system.mem_ctrls06.servicedByWrQ                    4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.totBusLat                 54050000                       # Total ticks spent in databus transfers
system.mem_ctrls06.totGap                202698801963                       # Total gap between requests
system.mem_ctrls06.totMemAccLat            4203675329                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totQLat                 4000987829                       # Total ticks spent queuing
system.mem_ctrls06.wrPerTurnAround::samples          394                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    17.979695                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    17.977609                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.266146                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              6      1.52%      1.52% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18            384     97.46%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19              4      1.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          394                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  388                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  388                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  394                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  394                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  394                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  394                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  394                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  394                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  394                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  394                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                    4                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.writeBursts                   7092                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::6               7092                       # Write request sizes (log2)
system.mem_ctrls06.writeReqs                     7092                       # Number of write requests accepted
system.mem_ctrls06.writeRowHitRate              72.12                       # Row buffer hit rate for writes
system.mem_ctrls06.writeRowHits                  5115                       # Number of row buffer hits during writes
system.mem_ctrls06_0.actBackEnergy         1734397140                       # Energy for active background per rank (pJ)
system.mem_ctrls06_0.actEnergy               44332260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_0.actPowerDownEnergy   13211353410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_0.averagePower          333.458997                       # Core power per rank (mW)
system.mem_ctrls06_0.memoryStateTime::IDLE   1072644000                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::REF   2128880000                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::SREF 137899523662                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::PRE_PDN  30763459867                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT   1862200497                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT_PDN  28972141018                       # Time in different power states
system.mem_ctrls06_0.preBackEnergy          482749920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_0.preEnergy               23555565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_0.prePowerDownEnergy   11814616320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_0.readEnergy              38613120                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_0.refreshEnergy       5032672320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_0.selfRefreshEnergy    35189075460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_0.totalEnergy          67591191105                       # Total energy per rank (pJ)
system.mem_ctrls06_0.totalIdleTime       197635077466                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_0.writeEnergy             18421380                       # Energy for write commands per rank (pJ)
system.mem_ctrls06_1.actBackEnergy         1667116620                       # Energy for active background per rank (pJ)
system.mem_ctrls06_1.actEnergy               45431820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_1.actPowerDownEnergy   12927429000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_1.averagePower          331.140917                       # Core power per rank (mW)
system.mem_ctrls06_1.memoryStateTime::IDLE   1045485250                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::REF   2077660000                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::SREF 139468465244                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::PRE_PDN  29997426556                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT   1763536433                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT_PDN  28349653577                       # Time in different power states
system.mem_ctrls06_1.preBackEnergy          472063680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_1.preEnergy               24139995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_1.prePowerDownEnergy   11518985760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_1.readEnergy              38584560                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_1.refreshEnergy       4911588240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_1.selfRefreshEnergy    35496748200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_1.totalEnergy          67121322795                       # Total energy per rank (pJ)
system.mem_ctrls06_1.totalIdleTime       197813607522                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_1.writeEnergy             18557100                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgGap                 11294773.96                       # Average gap between requests
system.mem_ctrls07.avgMemAccLat             387154.08                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgPriority_.ruby.dir_cntrl7::samples     17944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls07.avgQLat                  368404.08                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgRdBW                       3.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                    3.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrBW                       2.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    2.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.avgWrQLen                    24.57                       # Average write queue length when enqueuing
system.mem_ctrls07.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls07.bw_read::.ruby.dir_cntrl7      3418223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total             3418223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::.ruby.dir_cntrl7      5666305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total            5666305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_write::.ruby.dir_cntrl7      2248083                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            2248083                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bytesPerActivate::samples        12582                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean    91.254173                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean    75.933014                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    88.476635                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-127        10968     87.17%     87.17% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-191          428      3.40%     90.57% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-255          332      2.64%     93.21% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-319          224      1.78%     94.99% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::320-383          198      1.57%     96.57% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::384-447          136      1.08%     97.65% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::448-511          140      1.11%     98.76% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::512-575           70      0.56%     99.32% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::576-639           41      0.33%     99.64% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::640-703           20      0.16%     99.80% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::704-767           10      0.08%     99.88% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::768-831            5      0.04%     99.92% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::832-895            2      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::896-959            7      0.06%     99.99% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::960-1023            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        12582                       # Bytes accessed per row activation
system.mem_ctrls07.bytesReadDRAM               692736                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadSys                692864                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesReadWrQ                   128                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                455680                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesWrittenSys             455680                       # Total written bytes from the system interface side
system.mem_ctrls07.bytes_read::.ruby.dir_cntrl7       692864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total           692864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_written::.ruby.dir_cntrl7       455680                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        455680                       # Number of bytes written to this memory
system.mem_ctrls07.masterReadAccesses::.ruby.dir_cntrl7        10826                       # Per-master read serviced memory accesses
system.mem_ctrls07.masterReadAvgLat::.ruby.dir_cntrl7    387082.56                       # Per-master read average memory access latency
system.mem_ctrls07.masterReadBytes::.ruby.dir_cntrl7       692736                       # Per-master bytes read from memory
system.mem_ctrls07.masterReadRate::.ruby.dir_cntrl7 3417591.079694183078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls07.masterReadTotalLat::.ruby.dir_cntrl7   4190555816                       # Per-master read total memory access latency
system.mem_ctrls07.masterWriteAccesses::.ruby.dir_cntrl7         7120                       # Per-master write serviced memory accesses
system.mem_ctrls07.masterWriteAvgLat::.ruby.dir_cntrl7 669509721.30                       # Per-master write average memory access latency
system.mem_ctrls07.masterWriteBytes::.ruby.dir_cntrl7       455680                       # Per-master bytes write to memory
system.mem_ctrls07.masterWriteRate::.ruby.dir_cntrl7 2248082.824041258544                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls07.masterWriteTotalLat::.ruby.dir_cntrl7 4766909215685                       # Per-master write total memory access latency
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numReadWriteTurnArounds          396                       # Number of turnarounds from READ to WRITE
system.mem_ctrls07.numStayReadState             44430                       # Number of times bus staying in READ state
system.mem_ctrls07.numStayWriteState             7034                       # Number of times bus staying in WRITE state
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.numWriteReadTurnArounds          396                       # Number of turnarounds from WRITE to READ
system.mem_ctrls07.num_reads::.ruby.dir_cntrl7        10826                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             10826                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::.ruby.dir_cntrl7         7120                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             7120                       # Number of write requests responded to by this memory
system.mem_ctrls07.pageHitRate                  29.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.perBankRdBursts::0             815                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1             811                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2             697                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3             513                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4             513                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5             513                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6             777                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7             771                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8             787                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9             788                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10            700                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11            513                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12            526                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13            529                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14            801                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15            770                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             388                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             377                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             511                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             480                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             387                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             395                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             372                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             399                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            529                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            505                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12            512                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13            500                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14            369                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15            372                       # Per bank write bursts
system.mem_ctrls07.priorityMaxLatency    0.008245100164                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls07.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls07.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.mem_ctrls07.rdPerTurnAround::samples          396                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    27.303030                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean    25.061054                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev    14.057354                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-15           17      4.29%      4.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-23          186     46.97%     51.26% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-31           42     10.61%     61.87% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-39          111     28.03%     89.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-47           21      5.30%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-55           16      4.04%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-63            1      0.25%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-79            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::208-215            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          396                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdQLenPdf::0                 10457                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                   335                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                    32                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.readBursts                   10826                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::6               10826                       # Read request sizes (log2)
system.mem_ctrls07.readReqs                     10826                       # Number of read requests accepted
system.mem_ctrls07.readRowHitRate                1.94                       # Row buffer hit rate for reads
system.mem_ctrls07.readRowHits                    210                       # Number of row buffer hits during reads
system.mem_ctrls07.servicedByWrQ                    2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.totBusLat                 54120000                       # Total ticks spent in databus transfers
system.mem_ctrls07.totGap                202696013421                       # Total gap between requests
system.mem_ctrls07.totMemAccLat            4190555816                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totQLat                 3987605816                       # Total ticks spent queuing
system.mem_ctrls07.wrPerTurnAround::samples          396                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    17.979798                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    17.977284                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.292689                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              7      1.77%      1.77% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18            383     96.72%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19              6      1.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          396                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  389                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  389                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  397                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  397                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.writeBursts                   7120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::6               7120                       # Write request sizes (log2)
system.mem_ctrls07.writeReqs                     7120                       # Number of write requests accepted
system.mem_ctrls07.writeRowHitRate              72.33                       # Row buffer hit rate for writes
system.mem_ctrls07.writeRowHits                  5150                       # Number of row buffer hits during writes
system.mem_ctrls07_0.actBackEnergy         1726533990                       # Energy for active background per rank (pJ)
system.mem_ctrls07_0.actEnergy               44425080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_0.actPowerDownEnergy   13222406280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_0.averagePower          333.227284                       # Core power per rank (mW)
system.mem_ctrls07_0.memoryStateTime::IDLE   1068204000                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::REF   2123160000                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::SREF 138074816583                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::PRE_PDN  30585804964                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT   1850379808                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT_PDN  28996568604                       # Time in different power states
system.mem_ctrls07_0.preBackEnergy          481719360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_0.preEnergy               23608695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_0.prePowerDownEnergy   11746764480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_0.readEnergy              38634540                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_0.refreshEnergy       5019150240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_0.selfRefreshEnergy    35221842420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_0.totalEnergy          67544223435                       # Total energy per rank (pJ)
system.mem_ctrls07_0.totalIdleTime       197652138866                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_0.writeEnergy             18593640                       # Energy for write commands per rank (pJ)
system.mem_ctrls07_1.actBackEnergy         1650551850                       # Energy for active background per rank (pJ)
system.mem_ctrls07_1.actEnergy               45431820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_1.actPowerDownEnergy   12980655600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_1.averagePower          331.362866                       # Core power per rank (mW)
system.mem_ctrls07_1.memoryStateTime::IDLE   1047675250                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::REF   2082600000                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::SREF 139316475006                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::PRE_PDN  30067775561                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT   1722290952                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT_PDN  28466364675                       # Time in different power states
system.mem_ctrls07_1.preBackEnergy          471918720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_1.preEnergy               24139995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_1.prePowerDownEnergy   11546016480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_1.readEnergy              38655960                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_1.refreshEnergy       4923266400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_1.selfRefreshEnergy    35465296020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_1.totalEnergy          67166311335                       # Total energy per rank (pJ)
system.mem_ctrls07_1.totalIdleTime       197848598036                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_1.writeEnergy             18572760                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgGap                 11325774.17                       # Average gap between requests
system.mem_ctrls08.avgMemAccLat             397612.15                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgPriority_.ruby.dir_cntrl8::samples     17892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls08.avgQLat                  378862.15                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgRdBW                       3.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                    3.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrBW                       2.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    2.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.avgWrQLen                    24.53                       # Average write queue length when enqueuing
system.mem_ctrls08.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls08.bw_read::.ruby.dir_cntrl8      3397699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total             3397699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::.ruby.dir_cntrl8      5650518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total            5650518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_write::.ruby.dir_cntrl8      2252819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            2252819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bytesPerActivate::samples        12568                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean    91.070656                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean    76.087588                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    85.752662                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-127        10925     86.93%     86.93% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-191          423      3.37%     90.29% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-255          345      2.75%     93.04% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-319          242      1.93%     94.96% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::320-383          219      1.74%     96.71% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::384-447          159      1.27%     97.97% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::448-511          124      0.99%     98.96% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::512-575           60      0.48%     99.44% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::576-639           33      0.26%     99.70% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::640-703           22      0.18%     99.87% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::704-767            6      0.05%     99.92% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::768-831            4      0.03%     99.95% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::832-895            4      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::960-1023            2      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        12568                       # Bytes accessed per row activation
system.mem_ctrls08.bytesReadDRAM               688448                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadSys                688768                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesReadWrQ                   320                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                456192                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesWrittenSys             456640                       # Total written bytes from the system interface side
system.mem_ctrls08.bytes_read::.ruby.dir_cntrl8       688704                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total           688704                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_written::.ruby.dir_cntrl8       456640                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        456640                       # Number of bytes written to this memory
system.mem_ctrls08.masterReadAccesses::.ruby.dir_cntrl8        10762                       # Per-master read serviced memory accesses
system.mem_ctrls08.masterReadAvgLat::.ruby.dir_cntrl8    397427.42                       # Per-master read average memory access latency
system.mem_ctrls08.masterReadBytes::.ruby.dir_cntrl8       688448                       # Per-master bytes read from memory
system.mem_ctrls08.masterReadRate::.ruby.dir_cntrl8 3396436.367726379074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls08.masterReadTotalLat::.ruby.dir_cntrl8   4277113876                       # Per-master read total memory access latency
system.mem_ctrls08.masterWriteAccesses::.ruby.dir_cntrl8         7135                       # Per-master write serviced memory accesses
system.mem_ctrls08.masterWriteAvgLat::.ruby.dir_cntrl8 662992158.95                       # Per-master write average memory access latency
system.mem_ctrls08.masterWriteBytes::.ruby.dir_cntrl8       456192                       # Per-master bytes write to memory
system.mem_ctrls08.masterWriteRate::.ruby.dir_cntrl8 2250608.759798608255                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls08.masterWriteTotalLat::.ruby.dir_cntrl8 4730449054111                       # Per-master write total memory access latency
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numReadWriteTurnArounds          396                       # Number of turnarounds from READ to WRITE
system.mem_ctrls08.numStayReadState             44483                       # Number of times bus staying in READ state
system.mem_ctrls08.numStayWriteState             7043                       # Number of times bus staying in WRITE state
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.numWriteReadTurnArounds          396                       # Number of turnarounds from WRITE to READ
system.mem_ctrls08.num_reads::.ruby.dir_cntrl8        10761                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             10761                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::.ruby.dir_cntrl8         7135                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             7135                       # Number of write requests responded to by this memory
system.mem_ctrls08.pageHitRate                  29.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.perBankRdBursts::0             784                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1             785                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2             699                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3             513                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4             513                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5             512                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6             785                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7             768                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8             778                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9             784                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10            707                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11            512                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12            524                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13            524                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14            799                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15            770                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             385                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             349                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             510                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             511                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             511                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             490                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             396                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             414                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             386                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             401                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            529                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            497                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12            510                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13            499                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14            370                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15            370                       # Per bank write bursts
system.mem_ctrls08.priorityMaxLatency    0.005653109416                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls08.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls08.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.mem_ctrls08.rdPerTurnAround::samples          396                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    27.090909                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean    25.073405                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    11.692985                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-11            1      0.25%      0.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::12-15            7      1.77%      2.02% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-19          137     34.60%     36.62% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::20-23           50     12.63%     49.24% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-27           34      8.59%     57.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::28-31           31      7.83%     65.66% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-35           38      9.60%     75.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::36-39           48     12.12%     87.37% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-43           28      7.07%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::44-47           11      2.78%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-51            4      1.01%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-59            2      0.51%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::60-63            2      0.51%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-83            1      0.25%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::96-99            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::108-111            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          396                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdQLenPdf::0                 10363                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                   365                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                    29                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.readBursts                   10762                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::6               10762                       # Read request sizes (log2)
system.mem_ctrls08.readReqs                     10762                       # Number of read requests accepted
system.mem_ctrls08.readRowHitRate                1.89                       # Row buffer hit rate for reads
system.mem_ctrls08.readRowHits                    203                       # Number of row buffer hits during reads
system.mem_ctrls08.servicedByWrQ                    5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.totBusLat                 53785000                       # Total ticks spent in databus transfers
system.mem_ctrls08.totGap                202697380386                       # Total gap between requests
system.mem_ctrls08.totMemAccLat            4277113876                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totQLat                 4075420126                       # Total ticks spent queuing
system.mem_ctrls08.wrPerTurnAround::samples          396                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean           18                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    17.997243                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.310165                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              6      1.52%      1.52% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18            379     95.71%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19             10      2.53%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::20              1      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          396                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  390                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  390                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  396                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  396                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  397                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  396                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  396                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  398                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  399                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  397                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  397                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  397                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  397                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  397                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  396                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  397                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  396                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  396                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                    6                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.writeBursts                   7135                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::6               7135                       # Write request sizes (log2)
system.mem_ctrls08.writeReqs                     7135                       # Number of write requests accepted
system.mem_ctrls08.writeRowHitRate              71.66                       # Row buffer hit rate for writes
system.mem_ctrls08.writeRowHits                  5113                       # Number of row buffer hits during writes
system.mem_ctrls08_0.actBackEnergy         1716762480                       # Energy for active background per rank (pJ)
system.mem_ctrls08_0.actEnergy               44153760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_0.actPowerDownEnergy   13153783410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_0.averagePower          332.942699                       # Core power per rank (mW)
system.mem_ctrls08_0.memoryStateTime::IDLE   1068144000                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::REF   2116660000                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::SREF 138264651659                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::PRE_PDN  30568029779                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT   1834889419                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT_PDN  28845931282                       # Time in different power states
system.mem_ctrls08_0.preBackEnergy          481044000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_0.preEnergy               23464485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_0.prePowerDownEnergy   11738141760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_0.readEnergy              38270400                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_0.refreshEnergy       5003784240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_0.selfRefreshEnergy    35267610120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_0.totalEnergy          67486539015                       # Total energy per rank (pJ)
system.mem_ctrls08_0.totalIdleTime       197674167490                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_0.writeEnergy             18614520                       # Energy for write commands per rank (pJ)
system.mem_ctrls08_1.actBackEnergy         1679375040                       # Energy for active background per rank (pJ)
system.mem_ctrls08_1.actEnergy               45603180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_1.actPowerDownEnergy   13341410880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_1.averagePower          333.797179                       # Core power per rank (mW)
system.mem_ctrls08_1.memoryStateTime::IDLE   1085717750                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::REF   2135380000                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::SREF 137695495760                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::PRE_PDN  30788669769                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT   1735369895                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT_PDN  29256729122                       # Time in different power states
system.mem_ctrls08_1.preBackEnergy          488164800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_1.preEnergy               24231075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_1.prePowerDownEnergy   11823669120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_1.readEnergy              38556000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_1.refreshEnergy       5048038320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_1.selfRefreshEnergy    35150988660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_1.totalEnergy          67659739635                       # Total energy per rank (pJ)
system.mem_ctrls08_1.totalIdleTime       197740894651                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_1.writeEnergy             18593640                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.avgBusLat                  5000.46                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgGap                 11325037.52                       # Average gap between requests
system.mem_ctrls09.avgMemAccLat             396779.14                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgPriority_.ruby.dir_cntrl9::samples     17896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls09.avgQLat                  378027.40                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgRdBW                       3.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                    3.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrBW                       2.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    2.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.avgWrQLen                    24.62                       # Average write queue length when enqueuing
system.mem_ctrls09.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls09.bw_read::.ruby.dir_cntrl9      3407803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total             3407803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::.ruby.dir_cntrl9      5651466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total            5651466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_write::.ruby.dir_cntrl9      2243662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            2243662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bytesPerActivate::samples        12633                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean    90.602074                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean    75.899691                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    84.273222                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::0-127        11011     87.16%     87.16% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-255          733      5.80%     92.96% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-383          481      3.81%     96.77% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::384-511          279      2.21%     98.98% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::512-639          105      0.83%     99.81% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::640-767           19      0.15%     99.96% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::768-895            3      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::896-1023            1      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::1024-1151            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        12633                       # Bytes accessed per row activation
system.mem_ctrls09.bytesReadDRAM               690624                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadSys                690688                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesReadWrQ                   128                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                454080                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesWrittenSys             454784                       # Total written bytes from the system interface side
system.mem_ctrls09.bytes_read::.ruby.dir_cntrl9       690752                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total           690752                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_written::.ruby.dir_cntrl9       454784                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        454784                       # Number of bytes written to this memory
system.mem_ctrls09.masterReadAccesses::.ruby.dir_cntrl9        10792                       # Per-master read serviced memory accesses
system.mem_ctrls09.masterReadAvgLat::.ruby.dir_cntrl9    396705.61                       # Per-master read average memory access latency
system.mem_ctrls09.masterReadBytes::.ruby.dir_cntrl9       690624                       # Per-master bytes read from memory
system.mem_ctrls09.masterReadRate::.ruby.dir_cntrl9 3407171.594695115462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls09.masterReadTotalLat::.ruby.dir_cntrl9   4281246892                       # Per-master read total memory access latency
system.mem_ctrls09.masterWriteAccesses::.ruby.dir_cntrl9         7106                       # Per-master write serviced memory accesses
system.mem_ctrls09.masterWriteAvgLat::.ruby.dir_cntrl9 668051603.42                       # Per-master write average memory access latency
system.mem_ctrls09.masterWriteBytes::.ruby.dir_cntrl9       454080                       # Per-master bytes write to memory
system.mem_ctrls09.masterWriteRate::.ruby.dir_cntrl9 2240189.274799540639                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls09.masterWriteTotalLat::.ruby.dir_cntrl9 4747174693883                       # Per-master write total memory access latency
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numReadWriteTurnArounds          395                       # Number of turnarounds from READ to WRITE
system.mem_ctrls09.numStayReadState             44533                       # Number of times bus staying in READ state
system.mem_ctrls09.numStayWriteState             6988                       # Number of times bus staying in WRITE state
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.numWriteReadTurnArounds          395                       # Number of turnarounds from WRITE to READ
system.mem_ctrls09.num_reads::.ruby.dir_cntrl9        10793                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             10793                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::.ruby.dir_cntrl9         7106                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             7106                       # Number of write requests responded to by this memory
system.mem_ctrls09.pageHitRate                  29.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.perBankRdBursts::0             795                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1             788                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2             699                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3             512                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4             513                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5             512                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6             780                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7             768                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8             775                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9             776                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10            720                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11            512                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12            524                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13            521                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14            806                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15            790                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             385                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             362                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             511                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             509                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             511                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             486                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             355                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             409                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             395                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             396                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            541                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11            505                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12            511                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13            497                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14            357                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15            365                       # Per bank write bursts
system.mem_ctrls09.priorityMaxLatency    0.006299831734                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls09.priorityMinLatency    0.000000019427                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls09.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.mem_ctrls09.rdPerTurnAround::samples          395                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    27.253165                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean    25.109014                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    12.796205                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-15           17      4.30%      4.30% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-23          184     46.58%     50.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-31           57     14.43%     65.32% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-39           83     21.01%     86.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-47           41     10.38%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-55           11      2.78%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::112-119            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::152-159            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          395                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdQLenPdf::0                 10413                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                   346                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                    31                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.readBursts                   10792                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::6               10792                       # Read request sizes (log2)
system.mem_ctrls09.readReqs                     10792                       # Number of read requests accepted
system.mem_ctrls09.readRowHitRate                1.92                       # Row buffer hit rate for reads
system.mem_ctrls09.readRowHits                    207                       # Number of row buffer hits during reads
system.mem_ctrls09.servicedByWrQ                    2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.totBusLat                 53955000                       # Total ticks spent in databus transfers
system.mem_ctrls09.totGap                202695521580                       # Total gap between requests
system.mem_ctrls09.totMemAccLat            4281246892                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totQLat                 4078915642                       # Total ticks spent queuing
system.mem_ctrls09.wrPerTurnAround::samples          395                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    17.962025                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    17.958553                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.343284                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16             10      2.53%      2.53% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              1      0.25%      2.78% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18            378     95.70%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              6      1.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          395                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  384                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  385                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  395                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  395                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  395                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  397                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  397                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  395                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                    3                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.writeBursts                   7106                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::6               7106                       # Write request sizes (log2)
system.mem_ctrls09.writeReqs                     7106                       # Number of write requests accepted
system.mem_ctrls09.writeRowHitRate              70.98                       # Row buffer hit rate for writes
system.mem_ctrls09.writeRowHits                  5044                       # Number of row buffer hits during writes
system.mem_ctrls09_0.actBackEnergy         1686888210                       # Energy for active background per rank (pJ)
system.mem_ctrls09_0.actEnergy               44460780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_0.actPowerDownEnergy   13079722740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_0.averagePower          332.463873                       # Core power per rank (mW)
system.mem_ctrls09_0.memoryStateTime::IDLE   1072386428                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::REF   2105220000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::SREF 138614104277                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::PRE_PDN  30441364674                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT   1780506605                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT_PDN  28683579018                       # Time in different power states
system.mem_ctrls09_0.preBackEnergy          482732640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_0.preEnergy               23623875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_0.prePowerDownEnergy   11689506240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_0.readEnergy              38320380                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_0.refreshEnergy       4976125440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_0.selfRefreshEnergy    35349102060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_0.totalEnergy          67389482235                       # Total energy per rank (pJ)
system.mem_ctrls09_0.totalIdleTime       197734678548                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_0.writeEnergy             18416160                       # Energy for write commands per rank (pJ)
system.mem_ctrls09_1.actBackEnergy         1667374830                       # Energy for active background per rank (pJ)
system.mem_ctrls09_1.actEnergy               45760260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_1.actPowerDownEnergy   13361310150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_1.averagePower          334.147914                       # Core power per rank (mW)
system.mem_ctrls09_1.memoryStateTime::IDLE   1087014755                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::REF   2144740000                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::SREF 137416559075                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::PRE_PDN  31047474334                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT   1700473811                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT_PDN  29301118872                       # Time in different power states
system.mem_ctrls09_1.preBackEnergy          488804160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_1.preEnergy               24318360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_1.prePowerDownEnergy   11923704480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_1.readEnergy              38734500                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_1.refreshEnergy       5070165360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_1.selfRefreshEnergy    35090763840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_1.totalEnergy          67730832540                       # Total energy per rank (pJ)
system.mem_ctrls09_1.totalIdleTime       197763824264                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_1.writeEnergy             18619740                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgGap                 11280331.32                       # Average gap between requests
system.mem_ctrls10.avgMemAccLat             380574.56                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgPriority_.ruby.dir_cntrl10::samples     17962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls10.avgQLat                  361824.56                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgRdBW                       3.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                    3.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrBW                       2.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    2.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.avgWrQLen                    24.52                       # Average write queue length when enqueuing
system.mem_ctrls10.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls10.bw_read::.ruby.dir_cntrl10      3426432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total             3426432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::.ruby.dir_cntrl10      5673567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total            5673567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_write::.ruby.dir_cntrl10      2247136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            2247136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bytesPerActivate::samples        12665                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean    90.721832                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean    75.916951                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    85.870488                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::0-127        11011     86.94%     86.94% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-255          808      6.38%     93.32% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-383          446      3.52%     96.84% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::384-511          265      2.09%     98.93% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::512-639           88      0.69%     99.63% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::640-767           40      0.32%     99.94% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::768-895            4      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::896-1023            2      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::1024-1151            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        12665                       # Bytes accessed per row activation
system.mem_ctrls10.bytesReadDRAM               694080                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadSys                694528                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesReadWrQ                   448                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                455168                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesWrittenSys             455488                       # Total written bytes from the system interface side
system.mem_ctrls10.bytes_read::.ruby.dir_cntrl10       694528                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total           694528                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_written::.ruby.dir_cntrl10       455488                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        455488                       # Number of bytes written to this memory
system.mem_ctrls10.masterReadAccesses::.ruby.dir_cntrl10        10852                       # Per-master read serviced memory accesses
system.mem_ctrls10.masterReadAvgLat::.ruby.dir_cntrl10    380329.07                       # Per-master read average memory access latency
system.mem_ctrls10.masterReadBytes::.ruby.dir_cntrl10       694080                       # Per-master bytes read from memory
system.mem_ctrls10.masterReadRate::.ruby.dir_cntrl10 3424221.661057225894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls10.masterReadTotalLat::.ruby.dir_cntrl10   4127331056                       # Per-master read total memory access latency
system.mem_ctrls10.masterWriteAccesses::.ruby.dir_cntrl10         7117                       # Per-master write serviced memory accesses
system.mem_ctrls10.masterWriteAvgLat::.ruby.dir_cntrl10 663404704.58                       # Per-master write average memory access latency
system.mem_ctrls10.masterWriteBytes::.ruby.dir_cntrl10       455168                       # Per-master bytes write to memory
system.mem_ctrls10.masterWriteRate::.ruby.dir_cntrl10 2245556.888283908833                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls10.masterWriteTotalLat::.ruby.dir_cntrl10 4721451282484                       # Per-master write total memory access latency
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numReadWriteTurnArounds          395                       # Number of turnarounds from READ to WRITE
system.mem_ctrls10.numStayReadState             44239                       # Number of times bus staying in READ state
system.mem_ctrls10.numStayWriteState             7032                       # Number of times bus staying in WRITE state
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.numWriteReadTurnArounds          395                       # Number of turnarounds from WRITE to READ
system.mem_ctrls10.num_reads::.ruby.dir_cntrl10        10852                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             10852                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::.ruby.dir_cntrl10         7117                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             7117                       # Number of write requests responded to by this memory
system.mem_ctrls10.pageHitRate                  29.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.perBankRdBursts::0             810                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1             808                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2             704                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3             512                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4             513                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5             512                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6             788                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7             768                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8             775                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9             780                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10            708                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11            512                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12            526                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13            527                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14            823                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15            779                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             383                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             377                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             512                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             472                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             384                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             397                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             385                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             392                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            525                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            511                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12            510                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13            505                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14            369                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15            366                       # Per bank write bursts
system.mem_ctrls10.priorityMaxLatency    0.006740285180                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls10.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls10.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.mem_ctrls10.rdPerTurnAround::samples          395                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    27.389873                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean    25.253130                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev    12.552222                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-15           18      4.56%      4.56% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-23          172     43.54%     48.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-31           73     18.48%     66.58% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-39           83     21.01%     87.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-47           32      8.10%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-55           12      3.04%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-63            2      0.51%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-71            1      0.25%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::88-95            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::152-159            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          395                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdQLenPdf::0                 10439                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                   374                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                    28                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                     2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                     1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                     1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.readBursts                   10852                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::6               10852                       # Read request sizes (log2)
system.mem_ctrls10.readReqs                     10852                       # Number of read requests accepted
system.mem_ctrls10.readRowHitRate                1.85                       # Row buffer hit rate for reads
system.mem_ctrls10.readRowHits                    201                       # Number of row buffer hits during reads
system.mem_ctrls10.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.totBusLat                 54225000                       # Total ticks spent in databus transfers
system.mem_ctrls10.totGap                202696273494                       # Total gap between requests
system.mem_ctrls10.totMemAccLat            4127331056                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totQLat                 3923987306                       # Total ticks spent queuing
system.mem_ctrls10.wrPerTurnAround::samples          395                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    18.005063                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    18.002290                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.310517                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              6      1.52%      1.52% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18            375     94.94%     96.46% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19             14      3.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          395                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  389                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  389                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  394                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  396                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  396                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  395                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  396                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  396                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  397                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  397                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  396                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  396                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  396                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  396                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  395                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  395                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  395                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  395                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                    8                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.writeBursts                   7117                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::6               7117                       # Write request sizes (log2)
system.mem_ctrls10.writeReqs                     7117                       # Number of write requests accepted
system.mem_ctrls10.writeRowHitRate              71.50                       # Row buffer hit rate for writes
system.mem_ctrls10.writeRowHits                  5089                       # Number of row buffer hits during writes
system.mem_ctrls10_0.actBackEnergy         1697448030                       # Energy for active background per rank (pJ)
system.mem_ctrls10_0.actEnergy               44375100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_0.actPowerDownEnergy   12856014270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_0.averagePower          330.990980                       # Core power per rank (mW)
system.mem_ctrls10_0.memoryStateTime::IDLE   1034145750                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::REF   2075580000                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::SREF 139529162880                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::PRE_PDN  30034888141                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT   1831416604                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT_PDN  28193040170                       # Time in different power states
system.mem_ctrls10_0.preBackEnergy          466726560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_0.preEnergy               23578335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_0.prePowerDownEnergy   11533381440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_0.readEnergy              38670240                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_0.refreshEnergy       4906671120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_0.selfRefreshEnergy    35504029140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_0.totalEnergy          67090931085                       # Total energy per rank (pJ)
system.mem_ctrls10_0.totalIdleTime       197753511646                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_0.writeEnergy             18525780                       # Energy for write commands per rank (pJ)
system.mem_ctrls10_1.actBackEnergy         1723093470                       # Energy for active background per rank (pJ)
system.mem_ctrls10_1.actEnergy               46081560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_1.actPowerDownEnergy   12890657160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_1.averagePower          331.009337                       # Core power per rank (mW)
system.mem_ctrls10_1.memoryStateTime::IDLE   1035734500                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::REF   2073760000                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::SREF 139580182286                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::PRE_PDN  29849509140                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT   1889953730                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT_PDN  28269003428                       # Time in different power states
system.mem_ctrls10_1.preBackEnergy          467912160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_1.preEnergy               24485340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_1.prePowerDownEnergy   11462293440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_1.readEnergy              38777340                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_1.refreshEnergy       4902368640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_1.selfRefreshEnergy    35519339580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_1.totalEnergy          67094652060                       # Total energy per rank (pJ)
system.mem_ctrls10_1.totalIdleTime       197697591164                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_1.writeEnergy             18598860                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgGap                 11352351.68                       # Average gap between requests
system.mem_ctrls11.avgMemAccLat             381616.86                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgPriority_.ruby.dir_cntrl11::samples     17852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls11.avgQLat                  362866.86                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgRdBW                       3.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                    3.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrBW                       2.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    2.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.avgWrQLen                    24.43                       # Average write queue length when enqueuing
system.mem_ctrls11.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls11.bw_read::.ruby.dir_cntrl11      3397699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total             3397699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::.ruby.dir_cntrl11      5637573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total            5637573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_write::.ruby.dir_cntrl11      2239874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            2239874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bytesPerActivate::samples        12510                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean    91.349640                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean    75.985844                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    87.872693                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::0-127        10929     87.36%     87.36% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-255          710      5.68%     93.04% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-383          442      3.53%     96.57% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::384-511          292      2.33%     98.90% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::512-639           95      0.76%     99.66% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::640-767           29      0.23%     99.90% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::768-895            9      0.07%     99.97% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::896-1023            1      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::1024-1151            3      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        12510                       # Bytes accessed per row activation
system.mem_ctrls11.bytesReadDRAM               688512                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadSys                688704                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesReadWrQ                   192                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                454336                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesWrittenSys             454016                       # Total written bytes from the system interface side
system.mem_ctrls11.bytes_read::.ruby.dir_cntrl11       688704                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total           688704                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_written::.ruby.dir_cntrl11       454016                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        454016                       # Number of bytes written to this memory
system.mem_ctrls11.masterReadAccesses::.ruby.dir_cntrl11        10761                       # Per-master read serviced memory accesses
system.mem_ctrls11.masterReadAvgLat::.ruby.dir_cntrl11    381510.47                       # Per-master read average memory access latency
system.mem_ctrls11.masterReadBytes::.ruby.dir_cntrl11       688512                       # Per-master bytes read from memory
system.mem_ctrls11.masterReadRate::.ruby.dir_cntrl11 3396752.109696047846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls11.masterReadTotalLat::.ruby.dir_cntrl11   4105434143                       # Per-master read total memory access latency
system.mem_ctrls11.masterWriteAccesses::.ruby.dir_cntrl11         7094                       # Per-master write serviced memory accesses
system.mem_ctrls11.masterWriteAvgLat::.ruby.dir_cntrl11 668837316.46                       # Per-master write average memory access latency
system.mem_ctrls11.masterWriteBytes::.ruby.dir_cntrl11       454336                       # Per-master bytes write to memory
system.mem_ctrls11.masterWriteRate::.ruby.dir_cntrl11 2241452.242678215727                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls11.masterWriteTotalLat::.ruby.dir_cntrl11 4744731922983                       # Per-master write total memory access latency
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numReadWriteTurnArounds          395                       # Number of turnarounds from READ to WRITE
system.mem_ctrls11.numStayReadState             43954                       # Number of times bus staying in READ state
system.mem_ctrls11.numStayWriteState             7014                       # Number of times bus staying in WRITE state
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.numWriteReadTurnArounds          395                       # Number of turnarounds from WRITE to READ
system.mem_ctrls11.num_reads::.ruby.dir_cntrl11        10761                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             10761                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::.ruby.dir_cntrl11         7094                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             7094                       # Number of write requests responded to by this memory
system.mem_ctrls11.pageHitRate                  29.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.perBankRdBursts::0             787                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1             783                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2             701                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3             512                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4             513                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5             512                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6             785                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7             768                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8             777                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9             779                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10            708                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11            513                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12            525                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13            524                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14            801                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15            770                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             384                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             372                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             511                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             473                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             381                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             415                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             359                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             398                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            524                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            510                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12            512                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13            500                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14            368                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15            368                       # Per bank write bursts
system.mem_ctrls11.priorityMaxLatency    0.006382047376                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls11.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls11.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.mem_ctrls11.rdPerTurnAround::samples          395                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    27.207595                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean    25.194615                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev    12.666052                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-15           12      3.04%      3.04% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-23          187     47.34%     50.38% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-31           51     12.91%     63.29% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-39          102     25.82%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-47           32      8.10%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-55            7      1.77%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-71            1      0.25%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-79            1      0.25%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-87            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::168-175            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          395                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdQLenPdf::0                 10368                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                   349                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                    39                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                     1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                     1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.readBursts                   10761                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::6               10761                       # Read request sizes (log2)
system.mem_ctrls11.readReqs                     10761                       # Number of read requests accepted
system.mem_ctrls11.readRowHitRate                1.74                       # Row buffer hit rate for reads
system.mem_ctrls11.readRowHits                    187                       # Number of row buffer hits during reads
system.mem_ctrls11.servicedByWrQ                    3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.totBusLat                 53790000                       # Total ticks spent in databus transfers
system.mem_ctrls11.totGap                202696239195                       # Total gap between requests
system.mem_ctrls11.totMemAccLat            4105434143                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totQLat                 3903721643                       # Total ticks spent queuing
system.mem_ctrls11.wrPerTurnAround::samples          395                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    17.972152                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    17.968968                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.329180                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              9      2.28%      2.28% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18            379     95.95%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19              7      1.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          395                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  386                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  386                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  396                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  396                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  394                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  394                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  394                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  394                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.writeBursts                   7094                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::6               7094                       # Write request sizes (log2)
system.mem_ctrls11.writeReqs                     7094                       # Number of write requests accepted
system.mem_ctrls11.writeRowHitRate              72.72                       # Row buffer hit rate for writes
system.mem_ctrls11.writeRowHits                  5159                       # Number of row buffer hits during writes
system.mem_ctrls11_0.actBackEnergy         1748251560                       # Energy for active background per rank (pJ)
system.mem_ctrls11_0.actEnergy               43960980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_0.actPowerDownEnergy   12694232880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_0.averagePower          329.921761                       # Core power per rank (mW)
system.mem_ctrls11_0.memoryStateTime::IDLE   1017288000                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::REF   2051140000                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::SREF 140283079259                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::PRE_PDN  29547670243                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT   1965369067                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT_PDN  27832863249                       # Time in different power states
system.mem_ctrls11_0.preBackEnergy          460195200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_0.preEnergy               23358225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_0.prePowerDownEnergy   11346291840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_0.readEnergy              38291820                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_0.refreshEnergy       4848894960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_0.selfRefreshEnergy    35651418540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_0.totalEnergy          66874203345                       # Total energy per rank (pJ)
system.mem_ctrls11_0.totalIdleTime       197660810761                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_0.writeEnergy             18583200                       # Energy for write commands per rank (pJ)
system.mem_ctrls11_1.actBackEnergy         1659186780                       # Energy for active background per rank (pJ)
system.mem_ctrls11_1.actEnergy               45388980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_1.actPowerDownEnergy   12912096570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_1.averagePower          330.797824                       # Core power per rank (mW)
system.mem_ctrls11_1.memoryStateTime::IDLE   1031068000                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::REF   2070120000                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::SREF 139697003994                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::PRE_PDN  29831698547                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT   1752932199                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT_PDN  28314993435                       # Time in different power states
system.mem_ctrls11_1.preBackEnergy          466279680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_1.preEnergy               24117225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_1.prePowerDownEnergy   11455565280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_1.readEnergy              38548860                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_1.refreshEnergy       4893763680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_1.selfRefreshEnergy    35537756100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_1.totalEnergy          67051778925                       # Total energy per rank (pJ)
system.mem_ctrls11_1.totalIdleTime       197842511603                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_1.writeEnergy             18473580                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgGap                 11115789.80                       # Average gap between requests
system.mem_ctrls12.avgMemAccLat             397617.52                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgPriority_.ruby.dir_cntrl12::samples     18222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls12.avgQLat                  378867.52                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgRdBW                       3.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                    3.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrBW                       2.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    2.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.avgWrQLen                    24.50                       # Average write queue length when enqueuing
system.mem_ctrls12.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls12.bw_read::.ruby.dir_cntrl12      3470951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total             3470951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::.ruby.dir_cntrl12      5757555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total            5757555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_write::.ruby.dir_cntrl12      2286603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            2286603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bytesPerActivate::samples        13005                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean    89.737793                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean    75.577948                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    83.218889                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::0-127        11333     87.14%     87.14% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-255          812      6.24%     93.39% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-383          450      3.46%     96.85% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::384-511          288      2.21%     99.06% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::512-639           93      0.72%     99.78% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::640-767           19      0.15%     99.92% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::768-895            7      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::896-1023            1      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::1024-1151            2      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        13005                       # Bytes accessed per row activation
system.mem_ctrls12.bytesReadDRAM               702720                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadSys                703552                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesReadWrQ                   832                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                464256                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesWrittenSys             463488                       # Total written bytes from the system interface side
system.mem_ctrls12.bytes_read::.ruby.dir_cntrl12       703552                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total           703552                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_written::.ruby.dir_cntrl12       463488                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        463488                       # Number of bytes written to this memory
system.mem_ctrls12.masterReadAccesses::.ruby.dir_cntrl12        10993                       # Per-master read serviced memory accesses
system.mem_ctrls12.masterReadAvgLat::.ruby.dir_cntrl12    397147.31                       # Per-master read average memory access latency
system.mem_ctrls12.masterReadBytes::.ruby.dir_cntrl12       702720                       # Per-master bytes read from memory
system.mem_ctrls12.masterReadRate::.ruby.dir_cntrl12 3466846.826962502673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls12.masterReadTotalLat::.ruby.dir_cntrl12   4365840408                       # Per-master read total memory access latency
system.mem_ctrls12.masterWriteAccesses::.ruby.dir_cntrl12         7242                       # Per-master write serviced memory accesses
system.mem_ctrls12.masterWriteAvgLat::.ruby.dir_cntrl12 653323718.87                       # Per-master write average memory access latency
system.mem_ctrls12.masterWriteBytes::.ruby.dir_cntrl12       464256                       # Per-master bytes write to memory
system.mem_ctrls12.masterWriteRate::.ruby.dir_cntrl12 2290392.247976866551                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls12.masterWriteTotalLat::.ruby.dir_cntrl12 4731370372078                       # Per-master write total memory access latency
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numReadWriteTurnArounds          404                       # Number of turnarounds from READ to WRITE
system.mem_ctrls12.numStayReadState             45383                       # Number of times bus staying in READ state
system.mem_ctrls12.numStayWriteState             7159                       # Number of times bus staying in WRITE state
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.numWriteReadTurnArounds          404                       # Number of turnarounds from WRITE to READ
system.mem_ctrls12.num_reads::.ruby.dir_cntrl12        10993                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             10993                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::.ruby.dir_cntrl12         7242                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             7242                       # Number of write requests responded to by this memory
system.mem_ctrls12.pageHitRate                  28.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.perBankRdBursts::0             811                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1             807                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2             700                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3             512                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4             513                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5             512                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6             786                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7             785                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8             805                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9             810                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10            710                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11            514                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12            526                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13            527                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14            837                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15            825                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             395                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             374                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             505                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             510                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             511                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             488                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             385                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             424                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             382                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             421                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            534                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            509                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12            511                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13            499                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14            400                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15            406                       # Per bank write bursts
system.mem_ctrls12.priorityMaxLatency    0.007219472152                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls12.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls12.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.mem_ctrls12.rdPerTurnAround::samples          404                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    27.170792                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean    24.644522                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev    13.130686                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-15           41     10.15%     10.15% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-23          172     42.57%     52.72% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-31           45     11.14%     63.86% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-39           75     18.56%     82.43% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-47           52     12.87%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-55           15      3.71%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-63            2      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::80-87            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::144-151            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          404                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdQLenPdf::0                 10600                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                   351                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                    26                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                     1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                     1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                     1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.readBursts                   10993                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::6               10993                       # Read request sizes (log2)
system.mem_ctrls12.readReqs                     10993                       # Number of read requests accepted
system.mem_ctrls12.readRowHitRate                1.82                       # Row buffer hit rate for reads
system.mem_ctrls12.readRowHits                    200                       # Number of row buffer hits during reads
system.mem_ctrls12.servicedByWrQ                   13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.totBusLat                 54900000                       # Total ticks spent in databus transfers
system.mem_ctrls12.totGap                202696427007                       # Total gap between requests
system.mem_ctrls12.totMemAccLat            4365840408                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totQLat                 4159965408                       # Total ticks spent queuing
system.mem_ctrls12.wrPerTurnAround::samples          404                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    17.955446                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    17.950565                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.408344                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16             14      3.47%      3.47% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18            381     94.31%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              8      1.98%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::20              1      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          404                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  390                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  390                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  406                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  404                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  403                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  403                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  404                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  403                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  404                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  403                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  403                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  404                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  404                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  403                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  403                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  403                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  404                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  404                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                    4                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.writeBursts                   7242                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::6               7242                       # Write request sizes (log2)
system.mem_ctrls12.writeReqs                     7242                       # Number of write requests accepted
system.mem_ctrls12.writeRowHitRate              69.44                       # Row buffer hit rate for writes
system.mem_ctrls12.writeRowHits                  5029                       # Number of row buffer hits during writes
system.mem_ctrls12_0.actBackEnergy         1677140640                       # Energy for active background per rank (pJ)
system.mem_ctrls12_0.actEnergy               45310440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_0.actPowerDownEnergy   13498769070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_0.averagePower          335.292976                       # Core power per rank (mW)
system.mem_ctrls12_0.memoryStateTime::IDLE   1108445250                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::REF   2169960000                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::SREF 136642031883                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::PRE_PDN  31480085349                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT   1698804178                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT_PDN  29602570541                       # Time in different power states
system.mem_ctrls12_0.preBackEnergy          498023040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_0.preEnergy               24079275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_0.prePowerDownEnergy   12088335360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_0.readEnergy              38763060                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_0.refreshEnergy       5129785440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_0.selfRefreshEnergy    34942885800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_0.totalEnergy          67962933495                       # Total energy per rank (pJ)
system.mem_ctrls12_0.totalIdleTime       197722494955                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_0.writeEnergy             18750240                       # Energy for write commands per rank (pJ)
system.mem_ctrls12_1.actBackEnergy         1733601420                       # Energy for active background per rank (pJ)
system.mem_ctrls12_1.actEnergy               47566680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_1.actPowerDownEnergy   13542500610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_1.averagePower          335.259452                       # Core power per rank (mW)
system.mem_ctrls12_1.memoryStateTime::IDLE   1095323750                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::REF   2169960000                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::SREF 136654808558                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::PRE_PDN  31254811700                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT   1824013983                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT_PDN  29698467185                       # Time in different power states
system.mem_ctrls12_1.preBackEnergy          493362720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_1.preEnergy               25274700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_1.prePowerDownEnergy   12004490880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_1.readEnergy              39662700                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_1.refreshEnergy       5129785440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_1.selfRefreshEnergy    34919531280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_1.totalEnergy          67956138240                       # Total energy per rank (pJ)
system.mem_ctrls12_1.totalIdleTime       197607129274                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_1.writeEnergy             19115640                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgGap                 11106028.25                       # Average gap between requests
system.mem_ctrls13.avgMemAccLat             397502.20                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgPriority_.ruby.dir_cntrl13::samples     18227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls13.avgQLat                  378752.20                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgRdBW                       3.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                    3.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrBW                       2.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    2.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.avgWrQLen                    24.61                       # Average write queue length when enqueuing
system.mem_ctrls13.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls13.bw_read::.ruby.dir_cntrl13      3485160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total             3485160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::.ruby.dir_cntrl13      5762607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total            5762607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_write::.ruby.dir_cntrl13      2277447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            2277447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bytesPerActivate::samples        13013                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean    89.643280                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean    75.554089                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    83.642615                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::0-127        11318     86.97%     86.97% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-255          871      6.69%     93.67% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-383          409      3.14%     96.81% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::384-511          283      2.17%     98.99% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::512-639           97      0.75%     99.73% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::640-767           25      0.19%     99.92% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::768-895            6      0.05%     99.97% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::896-1023            3      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::1024-1151            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        13013                       # Bytes accessed per row activation
system.mem_ctrls13.bytesReadDRAM               704896                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadSys                706432                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesReadWrQ                  1536                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                460736                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesWrittenSys             461632                       # Total written bytes from the system interface side
system.mem_ctrls13.bytes_read::.ruby.dir_cntrl13       706432                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total           706432                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_written::.ruby.dir_cntrl13       461632                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        461632                       # Number of bytes written to this memory
system.mem_ctrls13.masterReadAccesses::.ruby.dir_cntrl13        11038                       # Per-master read serviced memory accesses
system.mem_ctrls13.masterReadAvgLat::.ruby.dir_cntrl13    396637.91                       # Per-master read average memory access latency
system.mem_ctrls13.masterReadBytes::.ruby.dir_cntrl13       704896                       # Per-master bytes read from memory
system.mem_ctrls13.masterReadRate::.ruby.dir_cntrl13 3477582.053931239061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls13.masterReadTotalLat::.ruby.dir_cntrl13   4378089214                       # Per-master read total memory access latency
system.mem_ctrls13.masterWriteAccesses::.ruby.dir_cntrl13         7213                       # Per-master write serviced memory accesses
system.mem_ctrls13.masterWriteAvgLat::.ruby.dir_cntrl13 651748586.07                       # Per-master write average memory access latency
system.mem_ctrls13.masterWriteBytes::.ruby.dir_cntrl13       460736                       # Per-master bytes write to memory
system.mem_ctrls13.masterWriteRate::.ruby.dir_cntrl13 2273026.439645087346                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls13.masterWriteTotalLat::.ruby.dir_cntrl13 4701062551309                       # Per-master write total memory access latency
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numReadWriteTurnArounds          401                       # Number of turnarounds from READ to WRITE
system.mem_ctrls13.numStayReadState             45468                       # Number of times bus staying in READ state
system.mem_ctrls13.numStayWriteState             7089                       # Number of times bus staying in WRITE state
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.numWriteReadTurnArounds          401                       # Number of turnarounds from WRITE to READ
system.mem_ctrls13.num_reads::.ruby.dir_cntrl13        11038                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             11038                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::.ruby.dir_cntrl13         7213                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             7213                       # Number of write requests responded to by this memory
system.mem_ctrls13.pageHitRate                  28.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.perBankRdBursts::0             827                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1             827                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2             699                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3             514                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4             513                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5             512                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6             804                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7             803                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8             790                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9             798                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10            718                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11            514                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12            528                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13            528                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14            826                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15            813                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             388                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             388                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             512                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             482                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             376                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             396                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             389                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             419                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            529                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            510                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12            509                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13            499                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14            384                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15            394                       # Per bank write bursts
system.mem_ctrls13.priorityMaxLatency    0.006705191650                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls13.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls13.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.mem_ctrls13.rdPerTurnAround::samples          401                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    27.336658                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean    24.614840                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev    13.957216                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-15           38      9.48%      9.48% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-23          184     45.89%     55.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-31           30      7.48%     62.84% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-39           72     17.96%     80.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-47           53     13.22%     94.01% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-55           19      4.74%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-63            3      0.75%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::80-87            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::160-167            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          401                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdQLenPdf::0                 10645                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                   337                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                    27                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                     5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.readBursts                   11038                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::6               11038                       # Read request sizes (log2)
system.mem_ctrls13.readReqs                     11038                       # Number of read requests accepted
system.mem_ctrls13.readRowHitRate                1.83                       # Row buffer hit rate for reads
system.mem_ctrls13.readRowHits                    202                       # Number of row buffer hits during reads
system.mem_ctrls13.servicedByWrQ                   24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.totBusLat                 55070000                       # Total ticks spent in databus transfers
system.mem_ctrls13.totGap                202696121646                       # Total gap between requests
system.mem_ctrls13.totMemAccLat            4378089214                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totQLat                 4171576714                       # Total ticks spent queuing
system.mem_ctrls13.wrPerTurnAround::samples          401                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    17.952618                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    17.948332                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     0.381116                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16             13      3.24%      3.24% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18            381     95.01%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              7      1.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          401                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  388                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  388                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  401                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  403                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  404                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  403                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  401                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.writeBursts                   7213                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::6               7213                       # Write request sizes (log2)
system.mem_ctrls13.writeReqs                     7213                       # Number of write requests accepted
system.mem_ctrls13.writeRowHitRate              69.31                       # Row buffer hit rate for writes
system.mem_ctrls13.writeRowHits                  4999                       # Number of row buffer hits during writes
system.mem_ctrls13_0.actBackEnergy         1716066510                       # Energy for active background per rank (pJ)
system.mem_ctrls13_0.actEnergy               45767400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_0.actPowerDownEnergy   13613735790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_0.averagePower          335.963054                       # Core power per rank (mW)
system.mem_ctrls13_0.memoryStateTime::IDLE   1106058000                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::REF   2184780000                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::SREF 136192797750                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::PRE_PDN  31593938653                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT   1769571411                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT_PDN  29850908032                       # Time in different power states
system.mem_ctrls13_0.preBackEnergy          497149440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_0.preEnergy               24318360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_0.prePowerDownEnergy   12132045600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_0.readEnergy              39284280                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_0.refreshEnergy       5164819920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_0.selfRefreshEnergy    34845271020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_0.totalEnergy          68098756290                       # Total energy per rank (pJ)
system.mem_ctrls13_0.totalIdleTime       197634126156                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_0.writeEnergy             18692820                       # Energy for write commands per rank (pJ)
system.mem_ctrls13_1.actBackEnergy         1683570240                       # Energy for active background per rank (pJ)
system.mem_ctrls13_1.actEnergy               47173980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_1.actPowerDownEnergy   13426025670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_1.averagePower          334.636537                       # Core power per rank (mW)
system.mem_ctrls13_1.memoryStateTime::IDLE   1090979750                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::REF   2156700000                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::SREF 137048471847                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::PRE_PDN  31231910022                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT   1726234886                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT_PDN  29443133959                       # Time in different power states
system.mem_ctrls13_1.preBackEnergy          491315040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_1.preEnergy               25065975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_1.prePowerDownEnergy   11993017440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_1.readEnergy              39384240                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_1.refreshEnergy       5098438800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_1.selfRefreshEnergy    35005692180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_1.totalEnergy          67829875035                       # Total energy per rank (pJ)
system.mem_ctrls13_1.totalIdleTime       197722478308                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_1.writeEnergy             18964260                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgGap                 11151350.09                       # Average gap between requests
system.mem_ctrls14.avgMemAccLat             384622.25                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgPriority_.ruby.dir_cntrl14::samples     18161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls14.avgQLat                  365872.25                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgRdBW                       3.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                    3.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgRdQLen                     1.02                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrBW                       2.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    2.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.avgWrQLen                    24.48                       # Average write queue length when enqueuing
system.mem_ctrls14.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls14.bw_read::.ruby.dir_cntrl14      3468110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total             3468110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::.ruby.dir_cntrl14      5739242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total            5739242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_write::.ruby.dir_cntrl14      2271132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            2271132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bytesPerActivate::samples        12954                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean    89.740312                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean    75.536410                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    84.163619                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::0-127        11285     87.12%     87.12% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-255          825      6.37%     93.48% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-383          452      3.49%     96.97% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::384-511          249      1.92%     98.90% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::512-639          105      0.81%     99.71% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::640-767           27      0.21%     99.92% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::768-895            6      0.05%     99.96% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::896-1023            4      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::1024-1151            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        12954                       # Bytes accessed per row activation
system.mem_ctrls14.bytesReadDRAM               701952                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadSys                702976                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesReadWrQ                  1024                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                460352                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesWrittenSys             460352                       # Total written bytes from the system interface side
system.mem_ctrls14.bytes_read::.ruby.dir_cntrl14       702976                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total           702976                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_written::.ruby.dir_cntrl14       460352                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        460352                       # Number of bytes written to this memory
system.mem_ctrls14.masterReadAccesses::.ruby.dir_cntrl14        10984                       # Per-master read serviced memory accesses
system.mem_ctrls14.masterReadAvgLat::.ruby.dir_cntrl14    384061.98                       # Per-master read average memory access latency
system.mem_ctrls14.masterReadBytes::.ruby.dir_cntrl14       701952                       # Per-master bytes read from memory
system.mem_ctrls14.masterReadRate::.ruby.dir_cntrl14 3463057.923326478340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls14.masterReadTotalLat::.ruby.dir_cntrl14   4218536800                       # Per-master read total memory access latency
system.mem_ctrls14.masterWriteAccesses::.ruby.dir_cntrl14         7193                       # Per-master write serviced memory accesses
system.mem_ctrls14.masterWriteAvgLat::.ruby.dir_cntrl14 655934968.37                       # Per-master write average memory access latency
system.mem_ctrls14.masterWriteBytes::.ruby.dir_cntrl14       460352                       # Per-master bytes write to memory
system.mem_ctrls14.masterWriteRate::.ruby.dir_cntrl14 2271131.987827074714                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls14.masterWriteTotalLat::.ruby.dir_cntrl14 4718140227502                       # Per-master write total memory access latency
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numReadWriteTurnArounds          400                       # Number of turnarounds from READ to WRITE
system.mem_ctrls14.numStayReadState             44955                       # Number of times bus staying in READ state
system.mem_ctrls14.numStayWriteState             7096                       # Number of times bus staying in WRITE state
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.numWriteReadTurnArounds          400                       # Number of turnarounds from WRITE to READ
system.mem_ctrls14.num_reads::.ruby.dir_cntrl14        10984                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             10984                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::.ruby.dir_cntrl14         7193                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             7193                       # Number of write requests responded to by this memory
system.mem_ctrls14.pageHitRate                  28.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.perBankRdBursts::0             813                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1             805                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2             701                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3             514                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4             513                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5             512                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6             788                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7             784                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8             800                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9             802                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10            726                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11            512                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12            522                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13            527                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14            826                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15            823                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             385                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             377                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             512                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             477                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             366                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             410                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             399                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             415                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            539                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            511                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12            511                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13            501                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14            382                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15            384                       # Per bank write bursts
system.mem_ctrls14.priorityMaxLatency    0.007496776616                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls14.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls14.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.mem_ctrls14.rdPerTurnAround::samples          400                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    27.395000                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean    24.990662                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    13.204540                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-15           26      6.50%      6.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-23          181     45.25%     51.75% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-31           47     11.75%     63.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-39           82     20.50%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-47           49     12.25%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-55            8      2.00%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-63            5      1.25%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::88-95            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::152-159            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          400                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdQLenPdf::0                 10604                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                   332                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                    31                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                     1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.readBursts                   10984                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::6               10984                       # Read request sizes (log2)
system.mem_ctrls14.readReqs                     10984                       # Number of read requests accepted
system.mem_ctrls14.readRowHitRate                1.91                       # Row buffer hit rate for reads
system.mem_ctrls14.readRowHits                    210                       # Number of row buffer hits during reads
system.mem_ctrls14.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.totBusLat                 54840000                       # Total ticks spent in databus transfers
system.mem_ctrls14.totGap                202698090675                       # Total gap between requests
system.mem_ctrls14.totMemAccLat            4218536800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totQLat                 4012886800                       # Total ticks spent queuing
system.mem_ctrls14.wrPerTurnAround::samples          400                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    17.982500                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    17.979507                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     0.320078                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              8      2.00%      2.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18            383     95.75%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              9      2.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          400                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  392                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  392                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  401                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  401                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  401                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  401                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  401                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.writeBursts                   7193                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::6               7193                       # Write request sizes (log2)
system.mem_ctrls14.writeReqs                     7193                       # Number of write requests accepted
system.mem_ctrls14.writeRowHitRate              69.50                       # Row buffer hit rate for writes
system.mem_ctrls14.writeRowHits                  4999                       # Number of row buffer hits during writes
system.mem_ctrls14_0.actBackEnergy         1743642540                       # Energy for active background per rank (pJ)
system.mem_ctrls14_0.actEnergy               44874900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_0.actPowerDownEnergy   13229157930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_0.averagePower          333.706234                       # Core power per rank (mW)
system.mem_ctrls14_0.memoryStateTime::IDLE   1076163042                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::REF   2135900000                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::SREF 137686893710                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::PRE_PDN  30916308357                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT   1876144246                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT_PDN  29010332460                       # Time in different power states
system.mem_ctrls14_0.preBackEnergy          484769760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_0.preEnergy               23851575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_0.prePowerDownEnergy   11871863520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_0.readEnergy              38784480                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_0.refreshEnergy       5049267600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_0.selfRefreshEnergy    35135596200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_0.totalEnergy          67641305295                       # Total energy per rank (pJ)
system.mem_ctrls14_0.totalIdleTime       197571005130                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_0.writeEnergy             18536220                       # Energy for write commands per rank (pJ)
system.mem_ctrls14_1.actBackEnergy         1698879870                       # Energy for active background per rank (pJ)
system.mem_ctrls14_1.actEnergy               47630940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_1.actPowerDownEnergy   13144492980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_1.averagePower          332.511501                       # Core power per rank (mW)
system.mem_ctrls14_1.memoryStateTime::IDLE   1052627750                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::REF   2110420000                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::SREF 138478187710                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::PRE_PDN  30431818326                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT   1803563358                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT_PDN  28825623602                       # Time in different power states
system.mem_ctrls14_1.preBackEnergy          475640640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_1.preEnergy               25308855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_1.prePowerDownEnergy   11685790080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_1.readEnergy              39562740                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_1.refreshEnergy       4989032880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_1.selfRefreshEnergy    35272598760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_1.totalEnergy          67399136415                       # Total energy per rank (pJ)
system.mem_ctrls14_1.totalIdleTime       197734820320                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_1.writeEnergy             19011240                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgGap                 11127381.88                       # Average gap between requests
system.mem_ctrls15.avgMemAccLat             387065.50                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgPriority_.ruby.dir_cntrl15::samples     18193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls15.avgQLat                  368315.50                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgRdBW                       3.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                    3.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrBW                       2.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    2.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.avgWrQLen                    24.51                       # Average write queue length when enqueuing
system.mem_ctrls15.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls15.bw_read::.ruby.dir_cntrl15      3471267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total             3471267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::.ruby.dir_cntrl15      5751556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total            5751556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_write::.ruby.dir_cntrl15      2280289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            2280289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bytesPerActivate::samples        13009                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean    89.503574                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean    75.617623                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    82.054237                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::0-127        11315     86.98%     86.98% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-255          866      6.66%     93.64% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-383          448      3.44%     97.08% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::384-511          268      2.06%     99.14% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::512-639           80      0.61%     99.75% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::640-767           21      0.16%     99.92% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::768-895            5      0.04%     99.95% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::896-1023            5      0.04%     99.99% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::1024-1151            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        13009                       # Bytes accessed per row activation
system.mem_ctrls15.bytesReadDRAM               702144                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadSys                703616                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesReadWrQ                  1472                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                462208                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesWrittenSys             462208                       # Total written bytes from the system interface side
system.mem_ctrls15.bytes_read::.ruby.dir_cntrl15       703616                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total           703616                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_written::.ruby.dir_cntrl15       462208                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        462208                       # Number of bytes written to this memory
system.mem_ctrls15.masterReadAccesses::.ruby.dir_cntrl15        10994                       # Per-master read serviced memory accesses
system.mem_ctrls15.masterReadAvgLat::.ruby.dir_cntrl15    386255.74                       # Per-master read average memory access latency
system.mem_ctrls15.masterReadBytes::.ruby.dir_cntrl15       702144                       # Per-master bytes read from memory
system.mem_ctrls15.masterReadRate::.ruby.dir_cntrl15 3464005.149235484190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls15.masterReadTotalLat::.ruby.dir_cntrl15   4246495620                       # Per-master read total memory access latency
system.mem_ctrls15.masterWriteAccesses::.ruby.dir_cntrl15         7222                       # Per-master write serviced memory accesses
system.mem_ctrls15.masterWriteAvgLat::.ruby.dir_cntrl15 655377540.83                       # Per-master write average memory access latency
system.mem_ctrls15.masterWriteBytes::.ruby.dir_cntrl15       462208                       # Per-master bytes write to memory
system.mem_ctrls15.masterWriteRate::.ruby.dir_cntrl15 2280288.504947467707                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls15.masterWriteTotalLat::.ruby.dir_cntrl15 4733136599903                       # Per-master write total memory access latency
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numReadWriteTurnArounds          402                       # Number of turnarounds from READ to WRITE
system.mem_ctrls15.numStayReadState             45030                       # Number of times bus staying in READ state
system.mem_ctrls15.numStayWriteState             7113                       # Number of times bus staying in WRITE state
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.numWriteReadTurnArounds          402                       # Number of turnarounds from WRITE to READ
system.mem_ctrls15.num_reads::.ruby.dir_cntrl15        10994                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             10994                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::.ruby.dir_cntrl15         7222                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             7222                       # Number of write requests responded to by this memory
system.mem_ctrls15.pageHitRate                  28.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.perBankRdBursts::0             828                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1             818                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2             704                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3             512                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4             513                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5             512                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6             797                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7             796                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8             792                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9             797                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10            721                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11            515                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12            519                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13            524                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14            816                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15            807                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             402                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             376                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             510                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             487                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             389                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             429                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             371                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             405                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            539                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            512                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12            512                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13            503                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14            378                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15            385                       # Per bank write bursts
system.mem_ctrls15.priorityMaxLatency    0.006466633432                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls15.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls15.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.mem_ctrls15.rdPerTurnAround::samples          402                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    27.261194                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean    25.033177                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev    12.868758                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-15           21      5.22%      5.22% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-23          188     46.77%     51.99% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-31           47     11.69%     63.68% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-39           92     22.89%     86.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-47           39      9.70%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-55           11      2.74%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-63            2      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-71            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::168-175            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          402                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdQLenPdf::0                 10557                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                   371                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                    32                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                     4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                     5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                     2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.readBursts                   10994                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::6               10994                       # Read request sizes (log2)
system.mem_ctrls15.readReqs                     10994                       # Number of read requests accepted
system.mem_ctrls15.readRowHitRate                1.90                       # Row buffer hit rate for reads
system.mem_ctrls15.readRowHits                    208                       # Number of row buffer hits during reads
system.mem_ctrls15.servicedByWrQ                   23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.totBusLat                 54855000                       # Total ticks spent in databus transfers
system.mem_ctrls15.totGap                202696388379                       # Total gap between requests
system.mem_ctrls15.totMemAccLat            4246495620                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totQLat                 4040789370                       # Total ticks spent queuing
system.mem_ctrls15.wrPerTurnAround::samples          402                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    17.965174                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    17.961565                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     0.351386                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16             10      2.49%      2.49% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              1      0.25%      2.74% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18            385     95.77%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              5      1.24%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::20              1      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          402                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  391                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  392                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  400                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  404                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  403                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  403                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  402                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  403                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  402                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  402                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  402                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  403                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  402                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  403                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  402                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  402                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  402                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  402                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.writeBursts                   7222                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::6               7222                       # Write request sizes (log2)
system.mem_ctrls15.writeReqs                     7222                       # Number of write requests accepted
system.mem_ctrls15.writeRowHitRate              68.90                       # Row buffer hit rate for writes
system.mem_ctrls15.writeRowHits                  4976                       # Number of row buffer hits during writes
system.mem_ctrls15_0.actBackEnergy         1663571790                       # Energy for active background per rank (pJ)
system.mem_ctrls15_0.actEnergy               46138680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_0.actPowerDownEnergy   13346548290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_0.averagePower          333.857717                       # Core power per rank (mW)
system.mem_ctrls15_0.memoryStateTime::IDLE   1073770500                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::REF   2138760000                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::SREF 137603620026                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::PRE_PDN  30919071988                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT   1698783983                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT_PDN  29267655065                       # Time in different power states
system.mem_ctrls15_0.preBackEnergy          484799520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_0.preEnergy               24519495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_0.prePowerDownEnergy   11872923360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_0.readEnergy              39141480                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_0.refreshEnergy       5056028640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_0.selfRefreshEnergy    35119136280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_0.totalEnergy          67672010535                       # Total energy per rank (pJ)
system.mem_ctrls15_0.totalIdleTime       197787448967                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_0.writeEnergy             18880740                       # Energy for write commands per rank (pJ)
system.mem_ctrls15_1.actBackEnergy         1710589950                       # Energy for active background per rank (pJ)
system.mem_ctrls15_1.actEnergy               46767000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_1.actPowerDownEnergy   13151122650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_1.averagePower          332.663719                       # Core power per rank (mW)
system.mem_ctrls15_1.memoryStateTime::IDLE   1058321750                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::REF   2113020000                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::SREF 138396095975                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::PRE_PDN  30469243323                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT   1826359734                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT_PDN  28834238930                       # Time in different power states
system.mem_ctrls15_1.preBackEnergy          477782880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_1.preEnergy               24849660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_1.prePowerDownEnergy   11700207840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_1.readEnergy              39227160                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_1.refreshEnergy       4995179280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_1.selfRefreshEnergy    35264421600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_1.totalEnergy          67429990500                       # Total energy per rank (pJ)
system.mem_ctrls15_1.totalIdleTime       197698686895                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_1.writeEnergy             18818100                       # Energy for write commands per rank (pJ)
system.ruby.Directory_Controller.Dirty_Writeback |        7256      6.32%      6.32% |        7233      6.30%     12.62% |        7233      6.30%     18.91% |        7269      6.33%     25.24% |        7160      6.23%     31.48% |        7165      6.24%     37.72% |        7092      6.18%     43.89% |        7120      6.20%     50.09% |        7135      6.21%     56.30% |        7106      6.19%     62.49% |        7117      6.20%     68.69% |        7094      6.18%     74.86% |        7242      6.31%     81.17% |        7213      6.28%     87.45% |        7193      6.26%     93.71% |        7222      6.29%    100.00%
system.ruby.Directory_Controller.Dirty_Writeback::total       114850                      
system.ruby.Directory_Controller.Exclusive_Unblock |          28      5.82%      5.82% |          34      7.07%     12.89% |          29      6.03%     18.92% |          32      6.65%     25.57% |          28      5.82%     31.39% |          36      7.48%     38.88% |          26      5.41%     44.28% |          27      5.61%     49.90% |          30      6.24%     56.13% |          34      7.07%     63.20% |          29      6.03%     69.23% |          26      5.41%     74.64% |          28      5.82%     80.46% |          36      7.48%     87.94% |          29      6.03%     93.97% |          29      6.03%    100.00%
system.ruby.Directory_Controller.Exclusive_Unblock::total          481                      
system.ruby.Directory_Controller.GETS    |       10868      6.26%      6.26% |       10911      6.29%     12.55% |       10908      6.28%     18.83% |       10827      6.24%     25.07% |       10739      6.19%     31.26% |       10787      6.22%     37.47% |       10788      6.22%     43.69% |       10799      6.22%     49.91% |       10732      6.18%     56.09% |       10758      6.20%     62.29% |       10823      6.24%     68.53% |       10735      6.19%     74.71% |       10965      6.32%     81.03% |       11002      6.34%     87.37% |       10956      6.31%     93.68% |       10965      6.32%    100.00%
system.ruby.Directory_Controller.GETS::total       173563                      
system.ruby.Directory_Controller.GETX    |          28      5.82%      5.82% |          34      7.07%     12.89% |          29      6.03%     18.92% |          32      6.65%     25.57% |          28      5.82%     31.39% |          36      7.48%     38.88% |          26      5.41%     44.28% |          27      5.61%     49.90% |          30      6.24%     56.13% |          34      7.07%     63.20% |          29      6.03%     69.23% |          26      5.41%     74.64% |          28      5.82%     80.46% |          36      7.48%     87.94% |          29      6.03%     93.97% |          29      6.03%    100.00%
system.ruby.Directory_Controller.GETX::total          481                      
system.ruby.Directory_Controller.I.GETS  |       10707      6.26%      6.26% |       10748      6.28%     12.54% |       10750      6.28%     18.83% |       10676      6.24%     25.07% |       10583      6.19%     31.25% |       10632      6.22%     37.47% |       10627      6.21%     43.68% |       10638      6.22%     49.90% |       10574      6.18%     56.08% |       10608      6.20%     62.28% |       10660      6.23%     68.51% |       10583      6.19%     74.70% |       10811      6.32%     81.02% |       10852      6.34%     87.37% |       10803      6.32%     93.68% |       10810      6.32%    100.00%
system.ruby.Directory_Controller.I.GETS::total       171062                      
system.ruby.Directory_Controller.I.GETX  |          26      5.65%      5.65% |          34      7.39%     13.04% |          27      5.87%     18.91% |          29      6.30%     25.22% |          27      5.87%     31.09% |          35      7.61%     38.70% |          25      5.43%     44.13% |          25      5.43%     49.57% |          30      6.52%     56.09% |          33      7.17%     63.26% |          27      5.87%     69.13% |          24      5.22%     74.35% |          27      5.87%     80.22% |          35      7.61%     87.83% |          28      6.09%     93.91% |          28      6.09%    100.00%
system.ruby.Directory_Controller.I.GETX::total          460                      
system.ruby.Directory_Controller.I.Memory_Ack |        7256      6.32%      6.32% |        7233      6.30%     12.62% |        7233      6.30%     18.91% |        7269      6.33%     25.24% |        7160      6.23%     31.48% |        7165      6.24%     37.72% |        7092      6.18%     43.89% |        7120      6.20%     50.09% |        7135      6.21%     56.30% |        7106      6.19%     62.49% |        7117      6.20%     68.69% |        7094      6.18%     74.86% |        7242      6.31%     81.17% |        7213      6.28%     87.45% |        7193      6.26%     93.71% |        7222      6.29%    100.00%
system.ruby.Directory_Controller.I.Memory_Ack::total       114850                      
system.ruby.Directory_Controller.IS.Memory_Data |       10707      6.26%      6.26% |       10747      6.28%     12.54% |       10750      6.28%     18.83% |       10676      6.24%     25.07% |       10583      6.19%     31.25% |       10632      6.22%     37.47% |       10627      6.21%     43.68% |       10638      6.22%     49.90% |       10574      6.18%     56.08% |       10609      6.20%     62.28% |       10660      6.23%     68.52% |       10583      6.19%     74.70% |       10811      6.32%     81.02% |       10852      6.34%     87.37% |       10802      6.31%     93.68% |       10810      6.32%    100.00%
system.ruby.Directory_Controller.IS.Memory_Data::total       171061                      
system.ruby.Directory_Controller.IS.Unblock |       10707      6.26%      6.26% |       10747      6.28%     12.54% |       10750      6.28%     18.83% |       10676      6.24%     25.07% |       10584      6.19%     31.25% |       10632      6.22%     37.47% |       10627      6.21%     43.68% |       10638      6.22%     49.90% |       10574      6.18%     56.08% |       10609      6.20%     62.28% |       10660      6.23%     68.52% |       10583      6.19%     74.70% |       10811      6.32%     81.02% |       10852      6.34%     87.37% |       10802      6.31%     93.68% |       10810      6.32%    100.00%
system.ruby.Directory_Controller.IS.Unblock::total       171062                      
system.ruby.Directory_Controller.Last_Unblock |         161      6.44%      6.44% |         163      6.52%     12.96% |         158      6.32%     19.28% |         151      6.04%     25.32% |         156      6.24%     31.56% |         155      6.20%     37.76% |         161      6.44%     44.20% |         161      6.44%     50.64% |         157      6.28%     56.92% |         150      6.00%     62.92% |         163      6.52%     69.44% |         152      6.08%     75.52% |         154      6.16%     81.68% |         150      6.00%     87.68% |         153      6.12%     93.80% |         155      6.20%    100.00%
system.ruby.Directory_Controller.Last_Unblock::total         2500                      
system.ruby.Directory_Controller.M.PUTX  |        7256      6.32%      6.32% |        7233      6.30%     12.62% |        7233      6.30%     18.91% |        7269      6.33%     25.24% |        7160      6.23%     31.48% |        7165      6.24%     37.72% |        7092      6.18%     43.89% |        7120      6.20%     50.09% |        7135      6.21%     56.30% |        7106      6.19%     62.49% |        7117      6.20%     68.69% |        7094      6.18%     74.86% |        7242      6.31%     81.17% |        7213      6.28%     87.45% |        7193      6.26%     93.71% |        7222      6.29%    100.00%
system.ruby.Directory_Controller.M.PUTX::total       114850                      
system.ruby.Directory_Controller.MI.Dirty_Writeback |        7256      6.32%      6.32% |        7233      6.30%     12.62% |        7233      6.30%     18.91% |        7269      6.33%     25.24% |        7160      6.23%     31.48% |        7165      6.24%     37.72% |        7092      6.18%     43.89% |        7120      6.20%     50.09% |        7135      6.21%     56.30% |        7106      6.19%     62.49% |        7117      6.20%     68.69% |        7094      6.18%     74.86% |        7242      6.31%     81.17% |        7213      6.28%     87.45% |        7193      6.26%     93.71% |        7222      6.29%    100.00%
system.ruby.Directory_Controller.MI.Dirty_Writeback::total       114850                      
system.ruby.Directory_Controller.MM.Exclusive_Unblock |          28      5.82%      5.82% |          34      7.07%     12.89% |          29      6.03%     18.92% |          32      6.65%     25.57% |          28      5.82%     31.39% |          36      7.48%     38.88% |          26      5.41%     44.28% |          27      5.61%     49.90% |          30      6.24%     56.13% |          34      7.07%     63.20% |          29      6.03%     69.23% |          26      5.41%     74.64% |          28      5.82%     80.46% |          36      7.48%     87.94% |          29      6.03%     93.97% |          29      6.03%    100.00%
system.ruby.Directory_Controller.MM.Exclusive_Unblock::total          481                      
system.ruby.Directory_Controller.MM.Memory_Data |          28      5.82%      5.82% |          34      7.07%     12.89% |          29      6.03%     18.92% |          32      6.65%     25.57% |          28      5.82%     31.39% |          36      7.48%     38.88% |          26      5.41%     44.28% |          27      5.61%     49.90% |          30      6.24%     56.13% |          34      7.07%     63.20% |          29      6.03%     69.23% |          26      5.41%     74.64% |          28      5.82%     80.46% |          36      7.48%     87.94% |          29      6.03%     93.97% |          29      6.03%    100.00%
system.ruby.Directory_Controller.MM.Memory_Data::total          481                      
system.ruby.Directory_Controller.Memory_Ack |        7256      6.32%      6.32% |        7233      6.30%     12.62% |        7233      6.30%     18.91% |        7269      6.33%     25.24% |        7160      6.23%     31.48% |        7165      6.24%     37.72% |        7092      6.18%     43.89% |        7120      6.20%     50.09% |        7135      6.21%     56.30% |        7106      6.19%     62.49% |        7117      6.20%     68.69% |        7094      6.18%     74.86% |        7242      6.31%     81.17% |        7213      6.28%     87.45% |        7193      6.26%     93.71% |        7222      6.29%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total       114850                      
system.ruby.Directory_Controller.Memory_Data |       10896      6.26%      6.26% |       10944      6.29%     12.55% |       10937      6.28%     18.83% |       10859      6.24%     25.07% |       10767      6.19%     31.26% |       10823      6.22%     37.48% |       10814      6.21%     43.69% |       10826      6.22%     49.91% |       10761      6.18%     56.09% |       10793      6.20%     62.30% |       10852      6.24%     68.53% |       10761      6.18%     74.71% |       10993      6.32%     81.03% |       11038      6.34%     87.37% |       10984      6.31%     93.68% |       10994      6.32%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       174042                      
system.ruby.Directory_Controller.PUTX    |        7256      6.32%      6.32% |        7233      6.30%     12.62% |        7233      6.30%     18.91% |        7269      6.33%     25.24% |        7160      6.23%     31.48% |        7165      6.24%     37.72% |        7092      6.18%     43.89% |        7120      6.20%     50.09% |        7135      6.21%     56.30% |        7106      6.19%     62.49% |        7117      6.20%     68.69% |        7094      6.18%     74.86% |        7242      6.31%     81.17% |        7213      6.28%     87.45% |        7193      6.26%     93.71% |        7222      6.29%    100.00%
system.ruby.Directory_Controller.PUTX::total       114850                      
system.ruby.Directory_Controller.S.GETS  |         161      6.44%      6.44% |         163      6.52%     12.95% |         158      6.32%     19.27% |         151      6.04%     25.31% |         156      6.24%     31.55% |         155      6.20%     37.74% |         161      6.44%     44.18% |         161      6.44%     50.62% |         158      6.32%     56.94% |         150      6.00%     62.93% |         163      6.52%     69.45% |         152      6.08%     75.53% |         154      6.16%     81.69% |         150      6.00%     87.68% |         153      6.12%     93.80% |         155      6.20%    100.00%
system.ruby.Directory_Controller.S.GETS::total         2501                      
system.ruby.Directory_Controller.S.GETX  |           2      9.52%      9.52% |           0      0.00%      9.52% |           2      9.52%     19.05% |           3     14.29%     33.33% |           1      4.76%     38.10% |           1      4.76%     42.86% |           1      4.76%     47.62% |           2      9.52%     57.14% |           0      0.00%     57.14% |           1      4.76%     61.90% |           2      9.52%     71.43% |           2      9.52%     80.95% |           1      4.76%     85.71% |           1      4.76%     90.48% |           1      4.76%     95.24% |           1      4.76%    100.00%
system.ruby.Directory_Controller.S.GETX::total           21                      
system.ruby.Directory_Controller.SS.Last_Unblock |         161      6.44%      6.44% |         163      6.52%     12.96% |         158      6.32%     19.28% |         151      6.04%     25.32% |         156      6.24%     31.56% |         155      6.20%     37.76% |         161      6.44%     44.20% |         161      6.44%     50.64% |         157      6.28%     56.92% |         150      6.00%     62.92% |         163      6.52%     69.44% |         152      6.08%     75.52% |         154      6.16%     81.68% |         150      6.00%     87.68% |         153      6.12%     93.80% |         155      6.20%    100.00%
system.ruby.Directory_Controller.SS.Last_Unblock::total         2500                      
system.ruby.Directory_Controller.SS.Memory_Data |         161      6.44%      6.44% |         163      6.52%     12.96% |         158      6.32%     19.28% |         151      6.04%     25.32% |         156      6.24%     31.56% |         155      6.20%     37.76% |         161      6.44%     44.20% |         161      6.44%     50.64% |         157      6.28%     56.92% |         150      6.00%     62.92% |         163      6.52%     69.44% |         152      6.08%     75.52% |         154      6.16%     81.68% |         150      6.00%     87.68% |         153      6.12%     93.80% |         155      6.20%    100.00%
system.ruby.Directory_Controller.SS.Memory_Data::total         2500                      
system.ruby.Directory_Controller.Unblock |       10707      6.26%      6.26% |       10747      6.28%     12.54% |       10750      6.28%     18.83% |       10676      6.24%     25.07% |       10584      6.19%     31.25% |       10632      6.22%     37.47% |       10627      6.21%     43.68% |       10638      6.22%     49.90% |       10574      6.18%     56.08% |       10609      6.20%     62.28% |       10660      6.23%     68.52% |       10583      6.19%     74.70% |       10811      6.32%     81.02% |       10852      6.34%     87.37% |       10802      6.31%     93.68% |       10810      6.32%    100.00%
system.ruby.Directory_Controller.Unblock::total       171062                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   3023600113                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.000000                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.000000                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     0.000026                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |  3023600111    100.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   3023600113                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples   3023601158                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.000110                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.000002                      
system.ruby.IFETCH.latency_hist_seqr::stdev     0.392797                      
system.ruby.IFETCH.latency_hist_seqr     |  3023600987    100.00%    100.00% |          13      0.00%    100.00% |           9      0.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           8      0.00%    100.00% |          34      0.00%    100.00% |          98      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   3023601158                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         1045                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   320.158852                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    99.034747                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   587.272543                      
system.ruby.IFETCH.miss_latency_hist_seqr |         874     83.64%     83.64% |          13      1.24%     84.88% |           9      0.86%     85.74% |           6      0.57%     86.32% |           3      0.29%     86.60% |           8      0.77%     87.37% |          34      3.25%     90.62% |          98      9.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         1045                      
system.ruby.L1Cache_Controller.Ack       |       69241      6.19%      6.19% |       70015      6.26%     12.44% |       69820      6.24%     18.68% |       70025      6.26%     24.94% |       69624      6.22%     31.16% |       70074      6.26%     37.43% |       70001      6.26%     43.68% |       70222      6.28%     49.96% |       70322      6.28%     56.24% |       70088      6.26%     62.50% |       69686      6.23%     68.73% |       70492      6.30%     75.03% |       69827      6.24%     81.27% |       69944      6.25%     87.52% |       69701      6.23%     93.75% |       69953      6.25%    100.00%
system.ruby.L1Cache_Controller.Ack::total      1119035                      
system.ruby.L1Cache_Controller.All_acks  |       69922      6.22%      6.22% |       70352      6.26%     12.47% |       70164      6.24%     18.71% |       70355      6.26%     24.97% |       69954      6.22%     31.19% |       70388      6.26%     37.45% |       70307      6.25%     43.70% |       70552      6.27%     49.98% |       70631      6.28%     56.26% |       70403      6.26%     62.52% |       69964      6.22%     68.74% |       70803      6.30%     75.04% |       70157      6.24%     81.27% |       70277      6.25%     87.52% |       70044      6.23%     93.75% |       70260      6.25%    100.00%
system.ruby.L1Cache_Controller.All_acks::total      1124533                      
system.ruby.L1Cache_Controller.Data      |      134808      9.08%      9.08% |      114910      7.74%     16.83% |      130149      8.77%     25.59% |      115588      7.79%     33.38% |      130488      8.79%     42.17% |      115334      7.77%     49.95% |      130082      8.76%     58.71% |      115868      7.81%     66.52% |       83292      5.61%     72.13% |       66809      4.50%     76.63% |       74952      5.05%     81.68% |       67185      4.53%     86.21% |       63560      4.28%     90.49% |       44431      2.99%     93.48% |       62073      4.18%     97.67% |       34631      2.33%    100.00%
system.ruby.L1Cache_Controller.Data::total      1484160                      
system.ruby.L1Cache_Controller.Exclusive_Data |       81124      4.80%      4.80% |       74456      4.41%      9.21% |       74930      4.43%     13.64% |       74553      4.41%     18.06% |       74753      4.42%     22.48% |       74621      4.42%     26.90% |       75134      4.45%     31.34% |       74727      4.42%     35.77% |      122828      7.27%     43.04% |      124308      7.36%     50.39% |      129538      7.67%     58.06% |      124113      7.35%     65.41% |      141194      8.36%     73.76% |      145630      8.62%     82.38% |      143144      8.47%     90.85% |      154533      9.15%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total      1689586                      
system.ruby.L1Cache_Controller.Fwd_GETS  |         517     23.11%     23.11% |         519     23.20%     46.31% |          48      2.15%     48.46% |          19      0.85%     49.31% |          68      3.04%     52.35% |         148      6.62%     58.96% |          32      1.43%     60.39% |          27      1.21%     61.60% |          61      2.73%     64.33% |         128      5.72%     70.05% |          40      1.79%     71.84% |          30      1.34%     73.18% |          10      0.45%     73.63% |          51      2.28%     75.91% |          18      0.80%     76.71% |         521     23.29%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         2237                      
system.ruby.L1Cache_Controller.Fwd_GETX  |       92029      6.21%      6.21% |       93507      6.31%     12.53% |       99032      6.69%     19.21% |      101408      6.85%     26.06% |       90954      6.14%     32.20% |       92486      6.24%     38.45% |       92939      6.28%     44.72% |      100038      6.75%     51.48% |       85854      5.80%     57.28% |       91529      6.18%     63.46% |       91730      6.19%     69.65% |       94219      6.36%     76.01% |       84893      5.73%     81.74% |       85508      5.77%     87.52% |       91573      6.18%     93.70% |       93277      6.30%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total      1480976                      
system.ruby.L1Cache_Controller.I.Ifetch  |         203     19.41%     19.41% |          53      5.07%     24.47% |          57      5.45%     29.92% |          57      5.45%     35.37% |          57      5.45%     40.82% |          57      5.45%     46.27% |          57      5.45%     51.72% |          56      5.35%     57.07% |          56      5.35%     62.43% |          56      5.35%     67.78% |          56      5.35%     73.14% |          57      5.45%     78.59% |          56      5.35%     83.94% |          56      5.35%     89.29% |          56      5.35%     94.65% |          56      5.35%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total         1046                      
system.ruby.L1Cache_Controller.I.L1_Replacement |         548      8.07%      8.07% |         389      5.73%     13.79% |         432      6.36%     20.15% |         405      5.96%     26.11% |         396      5.83%     31.94% |         433      6.37%     38.31% |         393      5.78%     44.10% |         413      6.08%     50.18% |         445      6.55%     56.73% |         420      6.18%     62.91% |         425      6.26%     69.16% |         436      6.42%     75.58% |         427      6.28%     81.87% |         384      5.65%     87.52% |         424      6.24%     93.76% |         424      6.24%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total         6794                      
system.ruby.L1Cache_Controller.I.Load    |      145810      7.12%      7.12% |      118961      5.81%     12.93% |      134858      6.58%     19.51% |      119729      5.85%     25.36% |      135230      6.60%     31.96% |      119510      5.83%     37.79% |      134852      6.58%     44.38% |      119987      5.86%     50.24% |      135433      6.61%     56.85% |      120658      5.89%     62.74% |      134470      6.57%     69.31% |      120438      5.88%     75.19% |      134541      6.57%     81.75% |      119728      5.85%     87.60% |      135117      6.60%     94.20% |      118848      5.80%    100.00%
system.ruby.L1Cache_Controller.I.Load::total      2048170                      
system.ruby.L1Cache_Controller.I.Store   |       69899      6.22%      6.22% |       70348      6.26%     12.47% |       70164      6.24%     18.71% |       70355      6.26%     24.97% |       69954      6.22%     31.19% |       70388      6.26%     37.45% |       70307      6.25%     43.70% |       70552      6.27%     49.97% |       70631      6.28%     56.26% |       70403      6.26%     62.52% |       69964      6.22%     68.74% |       70803      6.30%     75.03% |       70157      6.24%     81.27% |       70277      6.25%     87.52% |       70044      6.23%     93.75% |       70259      6.25%    100.00%
system.ruby.L1Cache_Controller.I.Store::total      1124505                      
system.ruby.L1Cache_Controller.II.Store  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     80.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.II.Store::total            5                      
system.ruby.L1Cache_Controller.II.Writeback_Ack_Data |          14      6.36%      6.36% |          11      5.00%     11.36% |           7      3.18%     14.55% |           5      2.27%     16.82% |          18      8.18%     25.00% |          15      6.82%     31.82% |          12      5.45%     37.27% |          22     10.00%     47.27% |          21      9.55%     56.82% |          20      9.09%     65.91% |           7      3.18%     69.09% |           7      3.18%     72.27% |          15      6.82%     79.09% |          17      7.73%     86.82% |          17      7.73%     94.55% |          12      5.45%    100.00%
system.ruby.L1Cache_Controller.II.Writeback_Ack_Data::total          220                      
system.ruby.L1Cache_Controller.IM.Ack    |       69181      6.18%      6.18% |       70011      6.26%     12.44% |       69820      6.24%     18.68% |       70025      6.26%     24.94% |       69624      6.22%     31.16% |       70074      6.26%     37.42% |       70001      6.26%     43.68% |       70222      6.28%     49.95% |       70322      6.28%     56.24% |       70088      6.26%     62.50% |       69686      6.23%     68.73% |       70492      6.30%     75.03% |       69827      6.24%     81.27% |       69944      6.25%     87.52% |       69701      6.23%     93.75% |       69938      6.25%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total      1118956                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |       69899      6.22%      6.22% |       70348      6.26%     12.47% |       70164      6.24%     18.71% |       70355      6.26%     24.97% |       69954      6.22%     31.19% |       70388      6.26%     37.45% |       70307      6.25%     43.70% |       70552      6.27%     49.97% |       70631      6.28%     56.26% |       70403      6.26%     62.52% |       69964      6.22%     68.74% |       70803      6.30%     75.03% |       70157      6.24%     81.27% |       70277      6.25%     87.52% |       70044      6.23%     93.75% |       70259      6.25%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total      1124505                      
system.ruby.L1Cache_Controller.IM.L1_Replacement |           1      1.75%      1.75% |           0      0.00%      1.75% |           0      0.00%      1.75% |           0      0.00%      1.75% |           3      5.26%      7.02% |           2      3.51%     10.53% |           0      0.00%     10.53% |           3      5.26%     15.79% |           1      1.75%     17.54% |          13     22.81%     40.35% |           5      8.77%     49.12% |           9     15.79%     64.91% |           8     14.04%     78.95% |           3      5.26%     84.21% |           0      0.00%     84.21% |           9     15.79%    100.00%
system.ruby.L1Cache_Controller.IM.L1_Replacement::total           57                      
system.ruby.L1Cache_Controller.IS.Data   |      134808      9.08%      9.08% |      114910      7.74%     16.83% |      130149      8.77%     25.59% |      115588      7.79%     33.38% |      130488      8.79%     42.17% |      115334      7.77%     49.95% |      130082      8.76%     58.71% |      115868      7.81%     66.52% |       83292      5.61%     72.13% |       66809      4.50%     76.63% |       74952      5.05%     81.68% |       67185      4.53%     86.21% |       63560      4.28%     90.49% |       44431      2.99%     93.48% |       62073      4.18%     97.67% |       34631      2.33%    100.00%
system.ruby.L1Cache_Controller.IS.Data::total      1484160                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |       11202      1.98%      1.98% |        4104      0.73%      2.71% |        4766      0.84%      3.55% |        4198      0.74%      4.30% |        4799      0.85%      5.14% |        4233      0.75%      5.89% |        4827      0.85%      6.75% |        4175      0.74%      7.49% |       52197      9.24%     16.72% |       53905      9.54%     26.26% |       59574     10.54%     36.81% |       53310      9.43%     46.24% |       71037     12.57%     58.81% |       75353     13.34%     72.15% |       73100     12.94%     85.09% |       84273     14.91%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total       565053                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |         718     10.51%     10.51% |          97      1.42%     11.93% |         415      6.07%     18.00% |         130      1.90%     19.90% |         549      8.03%     27.93% |         105      1.54%     29.47% |         478      6.99%     36.46% |         179      2.62%     39.08% |         791     11.57%     50.66% |         208      3.04%     53.70% |         667      9.76%     63.46% |         302      4.42%     67.88% |         924     13.52%     81.40% |         264      3.86%     85.26% |         698     10.21%     95.48% |         309      4.52%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total         6834                      
system.ruby.L1Cache_Controller.Ifetch    |   190073845      6.29%      6.29% |   188528513      6.24%     12.52% |   188966310      6.25%     18.77% |   188756006      6.24%     25.01% |   189576916      6.27%     31.28% |   189039514      6.25%     37.54% |   189044259      6.25%     43.79% |   188753195      6.24%     50.03% |   188998548      6.25%     56.28% |   189376547      6.26%     62.55% |   188751385      6.24%     68.79% |   189043493      6.25%     75.04% |   188530154      6.24%     81.28% |   188298459      6.23%     87.50% |   189145153      6.26%     93.76% |   188718862      6.24%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total   3023601159                      
system.ruby.L1Cache_Controller.Inv       |           1      1.37%      1.37% |           4      5.48%      6.85% |           5      6.85%     13.70% |           5      6.85%     20.55% |           5      6.85%     27.40% |           5      6.85%     34.25% |           5      6.85%     41.10% |           5      6.85%     47.95% |           4      5.48%     53.42% |           5      6.85%     60.27% |           5      6.85%     67.12% |           5      6.85%     73.97% |           5      6.85%     80.82% |           5      6.85%     87.67% |           5      6.85%     94.52% |           4      5.48%    100.00%
system.ruby.L1Cache_Controller.Inv::total           73                      
system.ruby.L1Cache_Controller.L1_Replacement |      147812      7.17%      7.17% |      119246      5.78%     12.95% |      135564      6.57%     19.53% |      120068      5.82%     25.35% |      136018      6.60%     31.95% |      119858      5.81%     37.76% |      135615      6.58%     44.34% |      120446      5.84%     50.18% |      136765      6.63%     56.81% |      121267      5.88%     62.70% |      135683      6.58%     69.28% |      121127      5.87%     75.15% |      136010      6.60%     81.75% |      120365      5.84%     87.59% |      136370      6.61%     94.20% |      119602      5.80%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total      2061816                      
system.ruby.L1Cache_Controller.Load      |   123931263      6.27%      6.27% |   123267615      6.24%     12.52% |   123432189      6.25%     18.77% |   123318686      6.24%     25.01% |   123681597      6.26%     31.27% |   123435825      6.25%     37.52% |   123451048      6.25%     43.77% |   123373590      6.25%     50.02% |   123446477      6.25%     56.27% |   123546146      6.26%     62.52% |   123311924      6.24%     68.77% |   123401003      6.25%     75.02% |   123205013      6.24%     81.25% |   123164411      6.24%     87.49% |   123441702      6.25%     93.74% |   123641626      6.26%    100.00%
system.ruby.L1Cache_Controller.Load::total   1975050115                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          30     18.18%     18.18% |          15      9.09%     27.27% |           4      2.42%     29.70% |           5      3.03%     32.73% |          10      6.06%     38.79% |          10      6.06%     44.85% |           7      4.24%     49.09% |           9      5.45%     54.55% |           9      5.45%     60.00% |          10      6.06%     66.06% |          12      7.27%     73.33% |           9      5.45%     78.79% |           3      1.82%     80.61% |           9      5.45%     86.06% |           9      5.45%     91.52% |          14      8.48%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total          165                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            1                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        7649      1.38%      1.38% |        3839      0.69%      2.07% |        4111      0.74%      2.81% |        3960      0.71%      3.53% |        4159      0.75%      4.28% |        3990      0.72%      5.00% |        4132      0.75%      5.74% |        3911      0.71%      6.45% |       51493      9.29%     15.74% |       53660      9.68%     25.42% |       58901     10.63%     36.05% |       53062      9.57%     45.62% |       70317     12.69%     58.31% |       74984     13.53%     71.83% |       72312     13.05%     84.88% |       83803     15.12%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       554283                      
system.ruby.L1Cache_Controller.M.Load    |      583763      0.38%      0.38% |     1403599      0.92%      1.31% |     1454799      0.96%      2.26% |     1432474      0.94%      3.20% |     1488047      0.98%      4.18% |     1451301      0.95%      5.13% |     1455988      0.96%      6.09% |     1445621      0.95%      7.04% |    11714979      7.70%     14.73% |    12604952      8.28%     23.01% |    12595089      8.27%     31.29% |    12587586      8.27%     39.55% |    21587404     14.18%     53.73% |    23197078     15.24%     68.97% |    23555866     15.47%     84.45% |    23680745     15.55%    100.00%
system.ruby.L1Cache_Controller.M.Load::total    152239291                      
system.ruby.L1Cache_Controller.M.Store   |        2209     59.56%     59.56% |          64      1.73%     61.28% |         136      3.67%     64.95% |          58      1.56%     66.51% |         106      2.86%     69.37% |          72      1.94%     71.31% |         147      3.96%     75.28% |          77      2.08%     77.35% |         134      3.61%     80.97% |          66      1.78%     82.74% |         155      4.18%     86.92% |          68      1.83%     88.76% |         133      3.59%     92.34% |          67      1.81%     94.15% |         143      3.86%     98.00% |          74      2.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         3709                      
system.ruby.L1Cache_Controller.MI.Fwd_GETX |          14      6.36%      6.36% |          11      5.00%     11.36% |           7      3.18%     14.55% |           5      2.27%     16.82% |          18      8.18%     25.00% |          15      6.82%     31.82% |          12      5.45%     37.27% |          22     10.00%     47.27% |          21      9.55%     56.82% |          20      9.09%     65.91% |           7      3.18%     69.09% |           7      3.18%     72.27% |          15      6.82%     79.09% |          17      7.73%     86.82% |          17      7.73%     94.55% |          12      5.45%    100.00%
system.ruby.L1Cache_Controller.MI.Fwd_GETX::total          220                      
system.ruby.L1Cache_Controller.MI.Load   |         971      5.27%      5.27% |          93      0.50%      5.77% |          88      0.48%      6.25% |          37      0.20%      6.45% |         318      1.72%      8.17% |         105      0.57%      8.74% |         176      0.95%      9.70% |          57      0.31%     10.01% |        1750      9.49%     19.50% |        1400      7.59%     27.09% |        1513      8.20%     35.29% |        1705      9.25%     44.54% |        2530     13.72%     58.26% |        2448     13.28%     71.53% |        2095     11.36%     82.90% |        3154     17.10%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total        18440                      
system.ruby.L1Cache_Controller.MI.Store  |           7     10.61%     10.61% |           3      4.55%     15.15% |           0      0.00%     15.15% |           1      1.52%     16.67% |          18     27.27%     43.94% |           1      1.52%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           6      9.09%     54.55% |           2      3.03%     57.58% |           5      7.58%     65.15% |           0      0.00%     65.15% |           8     12.12%     77.27% |           4      6.06%     83.33% |           5      7.58%     90.91% |           6      9.09%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total           66                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data |       12172      2.13%      2.13% |        4386      0.77%      2.90% |        5114      0.90%      3.80% |        4497      0.79%      4.59% |        5113      0.90%      5.49% |        4521      0.79%      6.28% |        5194      0.91%      7.19% |        4509      0.79%      7.98% |       52530      9.21%     17.19% |       54214      9.51%     26.70% |       59879     10.50%     37.20% |       53626      9.40%     46.61% |       71261     12.50%     59.10% |       75534     13.25%     72.35% |       73315     12.86%     85.21% |       84353     14.79%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data::total       570218                      
system.ruby.L1Cache_Controller.MM.Fwd_GETS |          91     90.10%     90.10% |           9      8.91%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           1      0.99%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total          101                      
system.ruby.L1Cache_Controller.MM.Fwd_GETX |       69289      6.19%      6.19% |       70030      6.26%     12.45% |       69801      6.24%     18.69% |       70042      6.26%     24.95% |       69608      6.22%     31.18% |       70071      6.26%     37.44% |       69917      6.25%     43.69% |       70182      6.27%     49.96% |       70264      6.28%     56.24% |       70057      6.26%     62.50% |       69633      6.22%     68.73% |       70467      6.30%     75.03% |       69814      6.24%     81.27% |       69952      6.25%     87.52% |       69680      6.23%     93.75% |       69928      6.25%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total      1118735                      
system.ruby.L1Cache_Controller.MM.L1_Replacement |        4537     28.08%     28.08% |         558      3.45%     31.54% |        1010      6.25%     37.79% |         542      3.35%     41.15% |         972      6.02%     47.16% |         546      3.38%     50.54% |        1074      6.65%     57.19% |         620      3.84%     61.03% |        1058      6.55%     67.58% |         574      3.55%     71.13% |         985      6.10%     77.23% |         571      3.53%     80.76% |         959      5.94%     86.70% |         567      3.51%     90.21% |        1020      6.31%     96.52% |         562      3.48%    100.00%
system.ruby.L1Cache_Controller.MM.L1_Replacement::total        16155                      
system.ruby.L1Cache_Controller.MM.Load   |    40586355      6.43%      6.43% |    39317283      6.23%     12.66% |    39368700      6.24%     18.90% |    39356786      6.24%     25.14% |    39496322      6.26%     31.40% |    39408998      6.25%     37.64% |    39400139      6.24%     43.89% |    39350071      6.24%     50.12% |    39354392      6.24%     56.36% |    39459330      6.25%     62.61% |    39318285      6.23%     68.84% |    39384450      6.24%     75.09% |    39268849      6.22%     81.31% |    39245535      6.22%     87.53% |    39389780      6.24%     93.77% |    39307314      6.23%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total    631012589                      
system.ruby.L1Cache_Controller.MM.Store  |     6533443      6.38%      6.38% |     6349822      6.20%     12.59% |     6381268      6.24%     18.82% |     6374937      6.23%     25.05% |     6478798      6.33%     31.38% |     6405569      6.26%     37.64% |     6388367      6.24%     43.88% |     6375999      6.23%     50.11% |     6379492      6.23%     56.35% |     6450537      6.30%     62.65% |     6368346      6.22%     68.87% |     6413675      6.27%     75.14% |     6317976      6.17%     81.31% |     6332643      6.19%     87.50% |     6400949      6.25%     93.75% |     6392559      6.25%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total    102344380                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS |           5     71.43%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           2     28.57%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS::total            7                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX |       22722      6.28%      6.28% |       23464      6.48%     12.76% |       29224      8.07%     20.83% |       31361      8.66%     29.49% |       21328      5.89%     35.39% |       22400      6.19%     41.57% |       23010      6.36%     47.93% |       29834      8.24%     56.17% |       15568      4.30%     60.47% |       21452      5.93%     66.40% |       22090      6.10%     72.50% |       23745      6.56%     79.06% |       15064      4.16%     83.22% |       15539      4.29%     87.51% |       21876      6.04%     93.55% |       23337      6.45%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX::total       362014                      
system.ruby.L1Cache_Controller.MM_W.L1_Replacement |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.L1_Replacement::total            4                      
system.ruby.L1Cache_Controller.MM_W.Load |        2653     11.43%     11.43% |         783      3.37%     14.80% |        2101      9.05%     23.86% |         727      3.13%     26.99% |        2170      9.35%     36.34% |         674      2.90%     39.24% |        2205      9.50%     48.74% |         729      3.14%     51.88% |        2213      9.53%     61.42% |         683      2.94%     64.36% |        2060      8.88%     73.24% |         715      3.08%     76.32% |        1979      8.53%     84.84% |         743      3.20%     88.04% |        2120      9.13%     97.18% |         655      2.82%    100.00%
system.ruby.L1Cache_Controller.MM_W.Load::total        23210                      
system.ruby.L1Cache_Controller.MM_W.Store |       69464      6.24%      6.24% |       69487      6.24%     12.48% |       69819      6.27%     18.76% |       69373      6.23%     24.99% |       69587      6.25%     31.24% |       69368      6.23%     37.47% |       69964      6.29%     43.76% |       69459      6.24%     50.00% |       70276      6.31%     56.31% |       69374      6.23%     62.54% |       69492      6.24%     68.79% |       69799      6.27%     75.06% |       69612      6.25%     81.31% |       69276      6.22%     87.53% |       69590      6.25%     93.79% |       69160      6.21%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total      1113100                      
system.ruby.L1Cache_Controller.MM_W.Use_Timeout |       71235      6.30%      6.30% |       70535      6.24%     12.54% |       70677      6.25%     18.79% |       70528      6.24%     25.02% |       70476      6.23%     31.26% |       70547      6.24%     37.49% |       70846      6.26%     43.76% |       70727      6.25%     50.01% |       71190      6.30%     56.31% |       70567      6.24%     62.55% |       70465      6.23%     68.78% |       70972      6.28%     75.06% |       70642      6.25%     81.30% |       70454      6.23%     87.53% |       70559      6.24%     93.77% |       70420      6.23%    100.00%
system.ruby.L1Cache_Controller.MM_W.Use_Timeout::total      1130840                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETS |          12     32.43%     32.43% |           3      8.11%     40.54% |           0      0.00%     40.54% |           0      0.00%     40.54% |           8     21.62%     62.16% |           0      0.00%     62.16% |           0      0.00%     62.16% |           0      0.00%     62.16% |           4     10.81%     72.97% |           2      5.41%     78.38% |           0      0.00%     78.38% |           0      0.00%     78.38% |           0      0.00%     78.38% |           0      0.00%     78.38% |           0      0.00%     78.38% |           8     21.62%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETS::total           37                      
system.ruby.L1Cache_Controller.M_W.L1_Replacement |          19      1.07%      1.07% |           3      0.17%      1.24% |           7      0.40%      1.64% |           3      0.17%      1.81% |           6      0.34%      2.15% |           3      0.17%      2.32% |          14      0.79%      3.11% |           6      0.34%      3.44% |         239     13.50%     16.94% |         134      7.57%     24.51% |         296     16.71%     41.22% |         118      6.66%     47.88% |         279     15.75%     63.64% |         172      9.71%     73.35% |         279     15.75%     89.10% |         193     10.90%    100.00%
system.ruby.L1Cache_Controller.M_W.L1_Replacement::total         1771                      
system.ruby.L1Cache_Controller.M_W.Load  |        5887      1.08%      1.08% |         514      0.09%      1.17% |        1066      0.19%      1.36% |         536      0.10%      1.46% |         987      0.18%      1.64% |         614      0.11%      1.75% |        1021      0.19%      1.94% |         629      0.11%      2.06% |       49741      9.08%     11.14% |       60246     11.00%     22.14% |       59174     10.81%     32.95% |       59767     10.91%     43.86% |       66000     12.05%     55.91% |       80454     14.69%     70.61% |       67319     12.29%     82.90% |       93640     17.10%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total       547595                      
system.ruby.L1Cache_Controller.M_W.Store |        1313     20.82%     20.82% |         183      2.90%     23.72% |         513      8.13%     31.85% |         173      2.74%     34.60% |         522      8.28%     42.87% |         159      2.52%     45.39% |         539      8.55%     53.94% |         175      2.77%     56.71% |         559      8.86%     65.58% |         164      2.60%     68.18% |         501      7.94%     76.12% |         169      2.68%     78.80% |         485      7.69%     86.49% |         177      2.81%     89.30% |         515      8.17%     97.46% |         160      2.54%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total         6307                      
system.ruby.L1Cache_Controller.M_W.Use_Timeout |        9889      1.77%      1.77% |        3921      0.70%      2.47% |        4253      0.76%      3.23% |        4025      0.72%      3.95% |        4277      0.77%      4.72% |        4074      0.73%      5.45% |        4288      0.77%      6.22% |        4000      0.72%      6.93% |       51638      9.24%     16.17% |       53741      9.62%     25.79% |       59073     10.57%     36.36% |       53141      9.51%     45.87% |       70552     12.63%     58.50% |       75176     13.45%     71.96% |       72585     12.99%     84.95% |       84113     15.05%    100.00%
system.ruby.L1Cache_Controller.M_W.Use_Timeout::total       558746                      
system.ruby.L1Cache_Controller.O.Fwd_GETS |          42      3.79%      3.79% |         103      9.30%     13.09% |           8      0.72%     13.81% |          12      1.08%     14.89% |          29      2.62%     17.51% |         136     12.27%     29.78% |          25      2.26%     32.04% |          16      1.44%     33.48% |          41      3.70%     37.18% |         110      9.93%     47.11% |          25      2.26%     49.37% |          21      1.90%     51.26% |           1      0.09%     51.35% |          40      3.61%     54.96% |           9      0.81%     55.78% |         490     44.22%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETS::total         1108                      
system.ruby.L1Cache_Controller.O.Fwd_GETX |           4     66.67%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETX::total            6                      
system.ruby.L1Cache_Controller.O.L1_Replacement |          26     16.56%     16.56% |          13      8.28%     24.84% |           4      2.55%     27.39% |           5      3.18%     30.57% |           9      5.73%     36.31% |          10      6.37%     42.68% |           7      4.46%     47.13% |           9      5.73%     52.87% |           8      5.10%     57.96% |          10      6.37%     64.33% |          12      7.64%     71.97% |           9      5.73%     77.71% |           3      1.91%     79.62% |           9      5.73%     85.35% |           9      5.73%     91.08% |          14      8.92%    100.00%
system.ruby.L1Cache_Controller.O.L1_Replacement::total          157                      
system.ruby.L1Cache_Controller.O.Load    |           8      0.00%      0.00% |       40264     18.15%     18.15% |           1      0.00%     18.15% |           2      0.00%     18.15% |           3      0.00%     18.15% |       71520     32.24%     50.39% |           5      0.00%     50.39% |           3      0.00%     50.39% |        1903      0.86%     51.25% |        6771      3.05%     54.30% |           6      0.00%     54.31% |           3      0.00%     54.31% |           0      0.00%     54.31% |          10      0.00%     54.31% |           5      0.00%     54.32% |      101356     45.68%    100.00%
system.ruby.L1Cache_Controller.O.Load::total       221860                      
system.ruby.L1Cache_Controller.OI.Load   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OI.Load::total            2                      
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data |          26     16.56%     16.56% |          13      8.28%     24.84% |           4      2.55%     27.39% |           5      3.18%     30.57% |           9      5.73%     36.31% |          10      6.37%     42.68% |           7      4.46%     47.13% |           9      5.73%     52.87% |           8      5.10%     57.96% |          10      6.37%     64.33% |          12      7.64%     71.97% |           9      5.73%     77.71% |           3      1.91%     79.62% |           9      5.73%     85.35% |           9      5.73%     91.08% |          14      8.92%    100.00%
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data::total          157                      
system.ruby.L1Cache_Controller.OM.Ack    |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Ack::total           16                      
system.ruby.L1Cache_Controller.OM.All_acks |       69922      6.22%      6.22% |       70352      6.26%     12.47% |       70164      6.24%     18.71% |       70355      6.26%     24.97% |       69954      6.22%     31.19% |       70388      6.26%     37.45% |       70307      6.25%     43.70% |       70552      6.27%     49.98% |       70631      6.28%     56.26% |       70403      6.26%     62.52% |       69964      6.22%     68.74% |       70803      6.30%     75.04% |       70157      6.24%     81.27% |       70277      6.25%     87.52% |       70044      6.23%     93.75% |       70260      6.25%    100.00%
system.ruby.L1Cache_Controller.OM.All_acks::total      1124533                      
system.ruby.L1Cache_Controller.S.Fwd_GETS |         337     41.15%     41.15% |         389     47.50%     88.64% |          36      4.40%     93.04% |           2      0.24%     93.28% |          21      2.56%     95.85% |           2      0.24%     96.09% |           0      0.00%     96.09% |           2      0.24%     96.34% |           7      0.85%     97.19% |           6      0.73%     97.92% |           3      0.37%     98.29% |           0      0.00%     98.29% |           6      0.73%     99.02% |           2      0.24%     99.27% |           0      0.00%     99.27% |           6      0.73%    100.00%
system.ruby.L1Cache_Controller.S.Fwd_GETS::total          819                      
system.ruby.L1Cache_Controller.S.Ifetch  |   190073642      6.29%      6.29% |   188528460      6.24%     12.52% |   188966253      6.25%     18.77% |   188755949      6.24%     25.01% |   189576859      6.27%     31.28% |   189039457      6.25%     37.54% |   189044202      6.25%     43.79% |   188753139      6.24%     50.03% |   188998492      6.25%     56.28% |   189376491      6.26%     62.55% |   188751329      6.24%     68.79% |   189043436      6.25%     75.04% |   188530098      6.24%     81.28% |   188298403      6.23%     87.50% |   189145097      6.26%     93.76% |   188718806      6.24%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total   3023600113                      
system.ruby.L1Cache_Controller.S.Inv     |           1      1.37%      1.37% |           4      5.48%      6.85% |           5      6.85%     13.70% |           5      6.85%     20.55% |           5      6.85%     27.40% |           5      6.85%     34.25% |           5      6.85%     41.10% |           5      6.85%     47.95% |           4      5.48%     53.42% |           5      6.85%     60.27% |           5      6.85%     67.12% |           5      6.85%     73.97% |           5      6.85%     80.82% |           5      6.85%     87.67% |           5      6.85%     94.52% |           4      5.48%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           73                      
system.ruby.L1Cache_Controller.S.L1_Replacement |      134313      9.10%      9.10% |      114347      7.75%     16.85% |      129584      8.78%     25.63% |      115023      7.79%     33.42% |      129924      8.80%     42.23% |      114769      7.78%     50.01% |      129517      8.78%     58.78% |      115305      7.81%     66.59% |       82729      5.61%     72.20% |       66248      4.49%     76.69% |       74392      5.04%     81.73% |       66620      4.51%     86.25% |       63093      4.28%     90.52% |       43981      2.98%     93.50% |       61628      4.18%     97.68% |       34288      2.32%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total      1475761                      
system.ruby.L1Cache_Controller.S.Load    |    82602531      6.95%      6.95% |    82384111      6.93%     13.88% |    82468679      6.94%     20.81% |    82406052      6.93%     27.75% |    82555200      6.94%     34.69% |    82380714      6.93%     41.62% |    82454114      6.94%     48.55% |    82453314      6.94%     55.49% |    72183227      6.07%     61.56% |    71290338      6.00%     67.56% |    71199164      5.99%     73.55% |    71243855      5.99%     79.54% |    62140690      5.23%     84.76% |    60516552      5.09%     89.85% |    60286785      5.07%     94.93% |    60333991      5.07%    100.00%
system.ruby.L1Cache_Controller.S.Load::total   1188899317                      
system.ruby.L1Cache_Controller.S.Store   |          23     82.14%     82.14% |           4     14.29%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           1      3.57%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           28                      
system.ruby.L1Cache_Controller.SI.Load   |        3285      8.29%      8.29% |        2007      5.06%     13.35% |        1897      4.79%     18.14% |        2343      5.91%     24.05% |        3320      8.38%     32.42% |        2387      6.02%     38.44% |        2548      6.43%     44.87% |        3179      8.02%     52.89% |        2839      7.16%     60.05% |        1768      4.46%     64.51% |        2163      5.46%     69.97% |        2484      6.27%     76.23% |        3020      7.62%     83.85% |        1863      4.70%     88.55% |        2615      6.60%     95.15% |        1923      4.85%    100.00%
system.ruby.L1Cache_Controller.SI.Load::total        39641                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack |      117648      9.01%      9.01% |       97548      7.47%     16.47% |      112973      8.65%     25.12% |       98474      7.54%     32.66% |      113374      8.68%     41.34% |       98150      7.51%     48.85% |      113004      8.65%     57.50% |       98739      7.56%     65.06% |       73876      5.66%     70.71% |       58009      4.44%     75.15% |       66257      5.07%     80.23% |       58446      4.47%     84.70% |       61314      4.69%     89.39% |       43356      3.32%     92.71% |       61199      4.68%     97.40% |       34002      2.60%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack::total      1306369                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data |       16663      9.84%      9.84% |       16799      9.92%     19.75% |       16611      9.81%     29.56% |       16549      9.77%     39.33% |       16550      9.77%     49.10% |       16619      9.81%     58.91% |       16513      9.75%     68.66% |       16566      9.78%     78.44% |        8853      5.23%     83.67% |        8239      4.86%     88.53% |        8135      4.80%     93.33% |        8174      4.83%     98.16% |        1779      1.05%     99.21% |         625      0.37%     99.58% |         429      0.25%     99.83% |         286      0.17%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data::total       169390                      
system.ruby.L1Cache_Controller.SM.Ack    |          44     69.84%     69.84% |           4      6.35%     76.19% |           0      0.00%     76.19% |           0      0.00%     76.19% |           0      0.00%     76.19% |           0      0.00%     76.19% |           0      0.00%     76.19% |           0      0.00%     76.19% |           0      0.00%     76.19% |           0      0.00%     76.19% |           0      0.00%     76.19% |           0      0.00%     76.19% |           0      0.00%     76.19% |           0      0.00%     76.19% |           0      0.00%     76.19% |          15     23.81%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           63                      
system.ruby.L1Cache_Controller.SM.Exclusive_Data |          23     82.14%     82.14% |           4     14.29%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           0      0.00%     96.43% |           1      3.57%    100.00%
system.ruby.L1Cache_Controller.SM.Exclusive_Data::total           28                      
system.ruby.L1Cache_Controller.Store     |     6676358      6.38%      6.38% |     6489911      6.20%     12.59% |     6521900      6.24%     18.82% |     6514897      6.23%     25.05% |     6618985      6.33%     31.38% |     6545557      6.26%     37.64% |     6529324      6.24%     43.88% |     6516262      6.23%     50.11% |     6521102      6.23%     56.35% |     6590546      6.30%     62.65% |     6508464      6.22%     68.87% |     6554514      6.27%     75.14% |     6458371      6.17%     81.31% |     6472444      6.19%     87.50% |     6541246      6.25%     93.75% |     6532219      6.25%    100.00%
system.ruby.L1Cache_Controller.Store::total    104592100                      
system.ruby.L1Cache_Controller.Use_Timeout |       81124      4.80%      4.80% |       74456      4.41%      9.21% |       74930      4.43%     13.64% |       74553      4.41%     18.06% |       74753      4.42%     22.48% |       74621      4.42%     26.90% |       75134      4.45%     31.34% |       74727      4.42%     35.77% |      122828      7.27%     43.04% |      124308      7.36%     50.39% |      129538      7.67%     58.06% |      124113      7.35%     65.41% |      141194      8.36%     73.76% |      145630      8.62%     82.38% |      143144      8.47%     90.85% |      154533      9.15%    100.00%
system.ruby.L1Cache_Controller.Use_Timeout::total      1689586                      
system.ruby.L1Cache_Controller.Writeback_Ack |      117648      9.01%      9.01% |       97548      7.47%     16.47% |      112973      8.65%     25.12% |       98474      7.54%     32.66% |      113374      8.68%     41.34% |       98150      7.51%     48.85% |      113004      8.65%     57.50% |       98739      7.56%     65.06% |       73876      5.66%     70.71% |       58009      4.44%     75.15% |       66257      5.07%     80.23% |       58446      4.47%     84.70% |       61314      4.69%     89.39% |       43356      3.32%     92.71% |       61199      4.68%     97.40% |       34002      2.60%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total      1306369                      
system.ruby.L1Cache_Controller.Writeback_Ack_Data |       28875      3.90%      3.90% |       21209      2.87%      6.77% |       21736      2.94%      9.71% |       21056      2.85%     12.55% |       21690      2.93%     15.48% |       21165      2.86%     18.34% |       21726      2.94%     21.28% |       21106      2.85%     24.13% |       61412      8.30%     32.43% |       62483      8.44%     40.87% |       68033      9.19%     50.07% |       61816      8.35%     58.42% |       73058      9.87%     68.29% |       76185     10.30%     78.59% |       73770      9.97%     88.56% |       84665     11.44%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack_Data::total       739985                      
system.ruby.L2Cache_Controller.All_Acks  |          26      5.41%      5.41% |          28      5.82%     11.23% |          32      6.65%     17.88% |          29      6.03%     23.91% |          44      9.15%     33.06% |          44      9.15%     42.20% |          43      8.94%     51.14% |          42      8.73%     59.88% |          42      8.73%     68.61% |          30      6.24%     74.84% |          26      5.41%     80.25% |          29      6.03%     86.28% |          28      5.82%     92.10% |          12      2.49%     94.59% |          13      2.70%     97.30% |          13      2.70%    100.00%
system.ruby.L2Cache_Controller.All_Acks::total          481                      
system.ruby.L2Cache_Controller.Data      |       11033      6.34%      6.34% |       11025      6.33%     12.67% |       11061      6.36%     19.03% |       11192      6.43%     25.46% |       10871      6.25%     31.71% |       10787      6.20%     37.90% |       10758      6.18%     44.09% |       10818      6.22%     50.30% |       10903      6.26%     56.57% |       10847      6.23%     62.80% |       10739      6.17%     68.97% |       10726      6.16%     75.13% |       10853      6.24%     81.37% |       10703      6.15%     87.52% |       10727      6.16%     93.68% |       10999      6.32%    100.00%
system.ruby.L2Cache_Controller.Data::total       174042                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       89331      5.29%      5.29% |       85777      5.08%     10.36% |      144528      8.55%     18.92% |     1193490     70.64%     89.56% |        7853      0.46%     90.02% |        6158      0.36%     90.39% |        6128      0.36%     90.75% |        6420      0.38%     91.13% |        7392      0.44%     91.57% |       14892      0.88%     92.45% |        6144      0.36%     92.81% |        6151      0.36%     93.17% |       38367      2.27%     95.45% |        6136      0.36%     95.81% |        6118      0.36%     96.17% |       64701      3.83%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total      1689586                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS |          31      8.93%      8.93% |           5      1.44%     10.37% |          29      8.36%     18.73% |           0      0.00%     18.73% |          78     22.48%     41.21% |           0      0.00%     41.21% |          12      3.46%     44.67% |           0      0.00%     44.67% |         156     44.96%     89.63% |           0      0.00%     89.63% |           0      0.00%     89.63% |           0      0.00%     89.63% |           0      0.00%     89.63% |           0      0.00%     89.63% |           0      0.00%     89.63% |          36     10.37%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS::total          347                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS |           1      4.35%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |          22     95.65%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS::total           23                      
system.ruby.L2Cache_Controller.IFLOSX.Unblock |          44      4.15%      4.15% |         107     10.08%     14.23% |          92      8.67%     22.90% |          21      1.98%     24.88% |          27      2.54%     27.43% |           0      0.00%     27.43% |          38      3.58%     31.01% |          14      1.32%     32.33% |         337     31.76%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |         381     35.91%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.Unblock::total         1061                      
system.ruby.L2Cache_Controller.IFLOX.Exclusive_Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.Exclusive_Unblock::total            2                      
system.ruby.L2Cache_Controller.IFLOX.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          27     57.45%     57.45% |           1      2.13%     59.57% |           0      0.00%     59.57% |           0      0.00%     59.57% |           0      0.00%     59.57% |          19     40.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.Unblock::total           47                      
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock |           8      0.00%      0.00% |           7      0.00%      0.00% |          29      0.00%      0.00% |     1118776     99.97%     99.98% |          21      0.00%     99.98% |          48      0.00%     99.98% |           6      0.00%     99.99% |          19      0.00%     99.99% |          36      0.00%     99.99% |          48      0.00%     99.99% |          17      0.00%    100.00% |          17      0.00%    100.00% |          17      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           6      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock::total      1119057                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS |           2      2.20%      2.20% |           0      0.00%      2.20% |           5      5.49%      7.69% |           0      0.00%      7.69% |          27     29.67%     37.36% |           0      0.00%     37.36% |           2      2.20%     39.56% |           0      0.00%     39.56% |          54     59.34%     98.90% |           0      0.00%     98.90% |           0      0.00%     98.90% |           0      0.00%     98.90% |           0      0.00%     98.90% |           0      0.00%     98.90% |           0      0.00%     98.90% |           1      1.10%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS::total           91                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       96474     99.85%     99.85% |           0      0.00%     99.85% |          91      0.09%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |          51      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX::total        96616                      
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         226    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTX::total          226                      
system.ruby.L2Cache_Controller.IFLOXX.Unblock |           1      0.61%      0.61% |           2      1.21%      1.82% |           7      4.24%      6.06% |           2      1.21%      7.27% |           4      2.42%      9.70% |           1      0.61%     10.30% |           4      2.42%     12.73% |           3      1.82%     14.55% |         133     80.61%     95.15% |           3      1.82%     96.97% |           1      0.61%     97.58% |           0      0.00%     97.58% |           2      1.21%     98.79% |           0      0.00%     98.79% |           0      0.00%     98.79% |           2      1.21%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Unblock::total          165                      
system.ruby.L2Cache_Controller.IFLS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          91      8.25%      8.25% |          91      8.25%     16.50% |          12      1.09%     17.59% |          12      1.09%     18.68% |         183     16.59%     35.27% |         111     10.06%     45.33% |         124     11.24%     56.57% |         115     10.43%     67.00% |         105      9.52%     76.52% |         103      9.34%     85.86% |          42      3.81%     89.66% |         111     10.06%     99.73% |           3      0.27%    100.00%
system.ruby.L2Cache_Controller.IFLS.L1_GETS::total         1103                      
system.ruby.L2Cache_Controller.IFLS.Unblock |          48      5.86%      5.86% |          15      1.83%      7.69% |          29      3.54%     11.23% |          42      5.13%     16.36% |          71      8.67%     25.03% |          87     10.62%     35.65% |          87     10.62%     46.28% |          98     11.97%     58.24% |          58      7.08%     65.32% |          62      7.57%     72.89% |          44      5.37%     78.27% |          29      3.54%     81.81% |          30      3.66%     85.47% |          30      3.66%     89.13% |          45      5.49%     94.63% |          44      5.37%    100.00%
system.ruby.L2Cache_Controller.IFLS.Unblock::total          819                      
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     66.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock::total            6                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |          15     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETS::total           30                      
system.ruby.L2Cache_Controller.IGM.Data  |          26      5.64%      5.64% |          27      5.86%     11.50% |          29      6.29%     17.79% |          27      5.86%     23.64% |          43      9.33%     32.97% |          43      9.33%     42.30% |          41      8.89%     51.19% |          41      8.89%     60.09% |          41      8.89%     68.98% |          29      6.29%     75.27% |          25      5.42%     80.69% |          27      5.86%     86.55% |          27      5.86%     92.41% |          11      2.39%     94.79% |          12      2.60%     97.40% |          12      2.60%    100.00%
system.ruby.L2Cache_Controller.IGM.Data::total          461                      
system.ruby.L2Cache_Controller.IGM.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGM.L1_GETX::total           14                      
system.ruby.L2Cache_Controller.IGMLS.Data |           0      0.00%      0.00% |           1      5.00%      5.00% |           3     15.00%     20.00% |           2     10.00%     30.00% |           1      5.00%     35.00% |           1      5.00%     40.00% |           2     10.00%     50.00% |           1      5.00%     55.00% |           1      5.00%     60.00% |           1      5.00%     65.00% |           1      5.00%     70.00% |           2     10.00%     80.00% |           1      5.00%     85.00% |           1      5.00%     90.00% |           1      5.00%     95.00% |           1      5.00%    100.00%
system.ruby.L2Cache_Controller.IGMLS.Data::total           20                      
system.ruby.L2Cache_Controller.IGMO.All_Acks |          26      5.41%      5.41% |          28      5.82%     11.23% |          32      6.65%     17.88% |          29      6.03%     23.91% |          44      9.15%     33.06% |          44      9.15%     42.20% |          43      8.94%     51.14% |          42      8.73%     59.88% |          42      8.73%     68.61% |          30      6.24%     74.84% |          26      5.41%     80.25% |          29      6.03%     86.28% |          28      5.82%     92.10% |          12      2.49%     94.59% |          13      2.70%     97.30% |          13      2.70%    100.00%
system.ruby.L2Cache_Controller.IGMO.All_Acks::total          481                      
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock |          26      5.41%      5.41% |          28      5.82%     11.23% |          32      6.65%     17.88% |          29      6.03%     23.91% |          44      9.15%     33.06% |          44      9.15%     42.20% |          43      8.94%     51.14% |          42      8.73%     59.88% |          42      8.73%     68.61% |          30      6.24%     74.84% |          26      5.41%     80.25% |          29      6.03%     86.28% |          28      5.82%     92.10% |          12      2.49%     94.59% |          13      2.70%     97.30% |          13      2.70%    100.00%
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock::total          481                      
system.ruby.L2Cache_Controller.IGS.Data  |       11007      6.34%      6.34% |       10997      6.34%     12.68% |       11029      6.35%     19.03% |       11163      6.43%     25.46% |       10827      6.24%     31.70% |       10743      6.19%     37.89% |       10715      6.17%     44.07% |       10776      6.21%     50.27% |       10861      6.26%     56.53% |       10817      6.23%     62.76% |       10713      6.17%     68.94% |       10697      6.16%     75.10% |       10825      6.24%     81.34% |       10691      6.16%     87.50% |       10714      6.17%     93.67% |       10986      6.33%    100.00%
system.ruby.L2Cache_Controller.IGS.Data::total       173561                      
system.ruby.L2Cache_Controller.IGS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     10.07%     10.07% |           0      0.00%     10.07% |           0      0.00%     10.07% |          28     20.14%     30.22% |          15     10.79%     41.01% |          17     12.23%     53.24% |          15     10.79%     64.03% |          15     10.79%     74.82% |          13      9.35%     84.17% |           7      5.04%     89.21% |          15     10.79%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGS.L1_GETS::total          139                      
system.ruby.L2Cache_Controller.IGS.Unblock |       11007      6.34%      6.34% |       10997      6.34%     12.68% |       11029      6.35%     19.03% |       11163      6.43%     25.46% |       10827      6.24%     31.70% |       10743      6.19%     37.89% |       10715      6.17%     44.07% |       10776      6.21%     50.27% |       10861      6.26%     56.53% |       10817      6.23%     62.76% |       10713      6.17%     68.94% |       10697      6.16%     75.10% |       10825      6.24%     81.34% |       10691      6.16%     87.50% |       10714      6.17%     93.67% |       10986      6.33%    100.00%
system.ruby.L2Cache_Controller.IGS.Unblock::total       173561                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETS |          44      4.15%      4.15% |         107     10.08%     14.23% |          92      8.67%     22.90% |          21      1.98%     24.88% |          27      2.54%     27.43% |           0      0.00%     27.43% |          38      3.58%     31.01% |          14      1.32%     32.33% |         337     31.76%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |         381     35.91%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETS::total         1061                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     66.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETX::total            6                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO |           1      0.72%      0.72% |           1      0.72%      1.45% |           3      2.17%      3.62% |           2      1.45%      5.07% |           1      0.72%      5.80% |           0      0.00%      5.80% |           2      1.45%      7.25% |           3      2.17%      9.42% |         119     86.23%     95.65% |           2      1.45%     97.10% |           1      0.72%     97.83% |           0      0.00%     97.83% |           2      1.45%     99.28% |           0      0.00%     99.28% |           0      0.00%     99.28% |           1      0.72%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO::total          138                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS |          30      3.87%      3.87% |          93     12.00%     15.87% |          71      9.16%     25.03% |          10      1.29%     26.32% |           2      0.26%     26.58% |           0      0.00%     26.58% |          16      2.06%     28.65% |           6      0.77%     29.42% |         180     23.23%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |         367     47.35%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS::total          775                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only |           0      0.00%      0.00% |           1      1.52%      1.52% |           0      0.00%      1.52% |          27     40.91%     42.42% |           3      4.55%     46.97% |           1      1.52%     48.48% |           1      1.52%     50.00% |           0      0.00%     50.00% |          31     46.97%     96.97% |           1      1.52%     98.48% |           0      0.00%     98.48% |           0      0.00%     98.48% |           0      0.00%     98.48% |           0      0.00%     98.48% |           0      0.00%     98.48% |           1      1.52%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only::total           66                      
system.ruby.L2Cache_Controller.ILOSXW.L1_GETS |           0      0.00%      0.00% |           1      7.14%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |          13     92.86%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_GETS::total           14                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTO |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTO::total            1                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS |           0      0.00%      0.00% |           1      7.14%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |          13     92.86%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS::total           14                      
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA |           1      0.72%      0.72% |           1      0.72%      1.45% |           3      2.17%      3.62% |           2      1.45%      5.07% |           1      0.72%      5.80% |           0      0.00%      5.80% |           2      1.45%      7.25% |           3      2.17%      9.42% |         119     86.23%     95.65% |           2      1.45%     97.10% |           1      0.72%     97.83% |           0      0.00%     97.83% |           2      1.45%     99.28% |           0      0.00%     99.28% |           0      0.00%     99.28% |           1      0.72%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA::total          138                      
system.ruby.L2Cache_Controller.ILOSXW.Unblock |          30      3.87%      3.87% |          93     12.00%     15.87% |          71      9.16%     25.03% |          10      1.29%     26.32% |           2      0.26%     26.58% |           0      0.00%     26.58% |          16      2.06%     28.65% |           6      0.77%     29.42% |         180     23.23%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |         367     47.35%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.Unblock::total          775                      
system.ruby.L2Cache_Controller.ILOX.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          27     57.45%     57.45% |           1      2.13%     59.57% |           0      0.00%     59.57% |           0      0.00%     59.57% |           0      0.00%     59.57% |          19     40.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_GETS::total           47                      
system.ruby.L2Cache_Controller.ILOX.L1_PUTO |           0      0.00%      0.00% |           1      5.26%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           2     10.53%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           0      0.00%     26.32% |          12     63.16%     89.47% |           1      5.26%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           1      5.26%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_PUTO::total           19                      
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA |           0      0.00%      0.00% |           1      5.26%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           2     10.53%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           0      0.00%     26.32% |          12     63.16%     89.47% |           1      5.26%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           1      5.26%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA::total           19                      
system.ruby.L2Cache_Controller.ILOXW.Unblock |           0      0.00%      0.00% |           1      1.52%      1.52% |           0      0.00%      1.52% |          27     40.91%     42.42% |           3      4.55%     46.97% |           1      1.52%     48.48% |           1      1.52%     50.00% |           0      0.00%     50.00% |          31     46.97%     96.97% |           1      1.52%     98.48% |           0      0.00%     98.48% |           0      0.00%     98.48% |           0      0.00%     98.48% |           0      0.00%     98.48% |           0      0.00%     98.48% |           1      1.52%    100.00%
system.ruby.L2Cache_Controller.ILOXW.Unblock::total           66                      
system.ruby.L2Cache_Controller.ILS.L1_GETS |          48      5.86%      5.86% |          15      1.83%      7.69% |          29      3.54%     11.23% |          42      5.13%     16.36% |          71      8.67%     25.03% |          87     10.62%     35.65% |          87     10.62%     46.28% |          98     11.97%     58.24% |          58      7.08%     65.32% |          62      7.57%     72.89% |          44      5.37%     78.27% |          29      3.54%     81.81% |          30      3.66%     85.47% |          30      3.66%     89.13% |          45      5.49%     94.63% |          44      5.37%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETS::total          819                      
system.ruby.L2Cache_Controller.ILS.L1_GETX |           0      0.00%      0.00% |           1      5.00%      5.00% |           3     15.00%     20.00% |           2     10.00%     30.00% |           1      5.00%     35.00% |           1      5.00%     40.00% |           2     10.00%     50.00% |           1      5.00%     55.00% |           1      5.00%     60.00% |           1      5.00%     65.00% |           1      5.00%     70.00% |           2     10.00%     80.00% |           1      5.00%     85.00% |           1      5.00%     90.00% |           1      5.00%     95.00% |           1      5.00%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETX::total           20                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS::total            4                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only |       10957      6.47%      6.47% |       10924      6.45%     12.92% |       10993      6.49%     19.41% |       11359      6.71%     26.11% |       10446      6.17%     32.28% |       10337      6.10%     38.38% |       10299      6.08%     44.46% |       10391      6.13%     50.60% |       10621      6.27%     56.87% |       10505      6.20%     63.07% |       10292      6.08%     69.15% |       10281      6.07%     75.21% |       10492      6.19%     81.41% |       10270      6.06%     87.47% |       10303      6.08%     93.55% |       10918      6.45%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only::total       169388                      
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA::total            4                      
system.ruby.L2Cache_Controller.ILX.L1_GETS |           2      0.75%      0.75% |           4      1.50%      2.26% |          14      5.26%      7.52% |           5      1.88%      9.40% |           9      3.38%     12.78% |          19      7.14%     19.92% |          10      3.76%     23.68% |          22      8.27%     31.95% |         139     52.26%     84.21% |          12      4.51%     88.72% |           3      1.13%     89.85% |           2      0.75%     90.60% |          19      7.14%     97.74% |           1      0.38%     98.12% |           1      0.38%     98.50% |           4      1.50%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETS::total          266                      
system.ruby.L2Cache_Controller.ILX.L1_GETX |           7      0.00%      0.00% |           5      0.00%      0.00% |          22      0.00%      0.00% |     1118773     99.98%     99.99% |          16      0.00%     99.99% |          30      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          30      0.00%     99.99% |          39      0.00%    100.00% |          15      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETX::total      1118956                      
system.ruby.L2Cache_Controller.ILX.L1_PUTX |       89320     15.66%     15.66% |       85759     15.03%     30.69% |      144477     25.33%     56.02% |       74914     13.13%     69.15% |        7819      1.37%     70.52% |        6101      1.07%     71.59% |        6114      1.07%     72.66% |        6394      1.12%     73.79% |        7219      1.27%     75.05% |       14826      2.60%     77.65% |        6119      1.07%     78.72% |        6123      1.07%     79.80% |       38323      6.72%     86.51% |        6131      1.07%     87.59% |        6110      1.07%     88.66% |       64689     11.34%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTX::total       570438                      
system.ruby.L2Cache_Controller.ILXW.L1_GETS |        5549     19.20%     19.20% |        3902     13.50%     32.70% |        8318     28.78%     61.48% |        6962     24.09%     85.56% |           4      0.01%     85.58% |           0      0.00%     85.58% |           0      0.00%     85.58% |           0      0.00%     85.58% |           1      0.00%     85.58% |         359      1.24%     86.82% |           0      0.00%     86.82% |           0      0.00%     86.82% |        1685      5.83%     92.65% |           0      0.00%     92.65% |           0      0.00%     92.65% |        2124      7.35%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETS::total        28904                      
system.ruby.L2Cache_Controller.ILXW.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |         122     21.90%     21.90% |         428     76.84%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           7      1.26%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETX::total          557                      
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA |       89320     15.66%     15.66% |       85759     15.04%     30.70% |      144477     25.34%     56.04% |       74694     13.10%     69.14% |        7819      1.37%     70.51% |        6101      1.07%     71.58% |        6114      1.07%     72.65% |        6394      1.12%     73.77% |        7219      1.27%     75.04% |       14826      2.60%     77.64% |        6119      1.07%     78.71% |        6123      1.07%     79.79% |       38323      6.72%     86.51% |        6131      1.08%     87.58% |        6110      1.07%     88.66% |       64689     11.34%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA::total       570218                      
system.ruby.L2Cache_Controller.ILXW.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         220    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILXW.Unblock::total          220                      
system.ruby.L2Cache_Controller.IW.L1_GETS |         510     16.13%     16.13% |         587     18.57%     34.70% |         466     14.74%     49.45% |         727     23.00%     72.45% |          20      0.63%     73.08% |           0      0.00%     73.08% |           0      0.00%     73.08% |           0      0.00%     73.08% |           3      0.09%     73.17% |         123      3.89%     77.06% |           0      0.00%     77.06% |           0      0.00%     77.06% |         206      6.52%     83.58% |           0      0.00%     83.58% |           0      0.00%     83.58% |         519     16.42%    100.00%
system.ruby.L2Cache_Controller.IW.L1_GETS::total         3161                      
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA |       10957      6.47%      6.47% |       10924      6.45%     12.92% |       10993      6.49%     19.41% |       11359      6.71%     26.11% |       10446      6.17%     32.28% |       10337      6.10%     38.38% |       10299      6.08%     44.46% |       10391      6.13%     50.60% |       10621      6.27%     56.87% |       10504      6.20%     63.07% |       10292      6.08%     69.15% |       10281      6.07%     75.22% |       10492      6.19%     81.41% |       10270      6.06%     87.47% |       10302      6.08%     93.55% |       10917      6.45%    100.00%
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA::total       169385                      
system.ruby.L2Cache_Controller.L1_GETS   |      367073     17.58%     17.58% |      347325     16.63%     34.21% |      547138     26.20%     60.40% |      159104      7.62%     68.02% |       22284      1.07%     69.09% |       17018      0.81%     69.90% |       17027      0.82%     70.72% |       18560      0.89%     71.61% |       23178      1.11%     72.72% |       31315      1.50%     74.21% |       17067      0.82%     75.03% |       17029      0.82%     75.85% |       75769      3.63%     79.48% |       16980      0.81%     80.29% |       17095      0.82%     81.11% |      394598     18.89%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total      2088560                      
system.ruby.L2Cache_Controller.L1_GETX   |          42      0.00%      0.00% |          33      0.00%      0.01% |         417      0.03%      0.04% |     1220986     99.90%     99.94% |          61      0.00%     99.95% |         179      0.01%     99.96% |          43      0.00%     99.97% |          42      0.00%     99.97% |          74      0.01%     99.98% |         121      0.01%     99.99% |          42      0.00%     99.99% |          45      0.00%     99.99% |          29      0.00%    100.00% |          12      0.00%    100.00% |          13      0.00%    100.00% |          33      0.00%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total      1222172                      
system.ruby.L2Cache_Controller.L1_PUTO   |           1      0.63%      0.63% |           2      1.27%      1.90% |           4      2.53%      4.43% |           2      1.27%      5.70% |           3      1.90%      7.59% |           1      0.63%      8.23% |           3      1.90%     10.13% |           3      1.90%     12.03% |         131     82.91%     94.94% |           3      1.90%     96.84% |           1      0.63%     97.47% |           0      0.00%     97.47% |           2      1.27%     98.73% |           0      0.00%     98.73% |           0      0.00%     98.73% |           2      1.27%    100.00%
system.ruby.L2Cache_Controller.L1_PUTO::total          158                      
system.ruby.L2Cache_Controller.L1_PUTS   |       12454      5.17%      5.17% |       16290      6.76%     11.93% |       76804     31.89%     43.82% |        4485      1.86%     45.68% |          13      0.01%     45.69% |           0      0.00%     45.69% |          27      0.01%     45.70% |         358      0.15%     45.85% |        1779      0.74%     46.59% |          20      0.01%     46.60% |           0      0.00%     46.60% |           0      0.00%     46.60% |          11      0.00%     46.60% |           0      0.00%     46.60% |           0      0.00%     46.60% |      128620     53.40%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS::total       240861                      
system.ruby.L2Cache_Controller.L1_PUTS_only |      258178     20.86%     20.86% |      239733     19.37%     40.22% |      316037     25.53%     65.75% |       76312      6.16%     71.92% |       13660      1.10%     73.02% |       10358      0.84%     73.86% |       10323      0.83%     74.69% |       11064      0.89%     75.59% |       13160      1.06%     76.65% |       15347      1.24%     77.89% |       10316      0.83%     78.72% |       10302      0.83%     79.55% |       34843      2.81%     82.37% |       10299      0.83%     83.20% |       10330      0.83%     84.04% |      197620     15.96%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS_only::total      1237882                      
system.ruby.L2Cache_Controller.L1_PUTX   |       89320     15.65%     15.65% |       85759     15.03%     30.68% |      144477     25.32%     56.00% |       75140     13.17%     69.16% |        7819      1.37%     70.53% |        6101      1.07%     71.60% |        6114      1.07%     72.67% |        6394      1.12%     73.80% |        7219      1.27%     75.06% |       14826      2.60%     77.66% |        6119      1.07%     78.73% |        6123      1.07%     79.80% |       38323      6.72%     86.52% |        6131      1.07%     87.59% |        6110      1.07%     88.66% |       64689     11.34%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       570664                      
system.ruby.L2Cache_Controller.L1_WBCLEANDATA |       10957      6.47%      6.47% |       10924      6.45%     12.92% |       10993      6.49%     19.41% |       11359      6.71%     26.11% |       10446      6.17%     32.28% |       10337      6.10%     38.38% |       10299      6.08%     44.46% |       10393      6.14%     50.60% |       10621      6.27%     56.87% |       10505      6.20%     63.07% |       10292      6.08%     69.15% |       10281      6.07%     75.22% |       10492      6.19%     81.41% |       10270      6.06%     87.47% |       10302      6.08%     93.55% |       10918      6.45%    100.00%
system.ruby.L2Cache_Controller.L1_WBCLEANDATA::total       169389                      
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA |       89321     15.66%     15.66% |       85761     15.04%     30.70% |      144480     25.33%     56.03% |       74696     13.10%     69.12% |        7822      1.37%     70.49% |        6102      1.07%     71.56% |        6117      1.07%     72.64% |        6397      1.12%     73.76% |        7350      1.29%     75.05% |       14829      2.60%     77.65% |        6120      1.07%     78.72% |        6123      1.07%     79.79% |       38325      6.72%     86.51% |        6131      1.07%     87.59% |        6110      1.07%     88.66% |       64691     11.34%    100.00%
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA::total       570375                      
system.ruby.L2Cache_Controller.L2_Replacement |       11002      6.47%      6.47% |       10971      6.45%     12.91% |       11043      6.49%     19.40% |       11404      6.70%     26.10% |       10508      6.17%     32.28% |       10403      6.11%     38.39% |       10362      6.09%     44.48% |       10459      6.15%     50.63% |       10681      6.28%     56.90% |       10552      6.20%     63.10% |       10340      6.08%     69.18% |       10329      6.07%     75.25% |       10528      6.19%     81.44% |       10305      6.06%     87.49% |       10334      6.07%     93.57% |       10950      6.43%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total       170171                      
system.ruby.L2Cache_Controller.M.L1_GETS |       89288     15.80%     15.80% |       85742     15.18%     30.98% |      144226     25.53%     56.51% |       69855     12.36%     68.88% |        7787      1.38%     70.25% |        6066      1.07%     71.33% |        6079      1.08%     72.40% |        6359      1.13%     73.53% |        7312      1.29%     74.82% |       14813      2.62%     77.44% |        6100      1.08%     78.52% |        6104      1.08%     79.61% |       38321      6.78%     86.39% |        6123      1.08%     87.47% |        6104      1.08%     88.55% |       64673     11.45%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       564952                      
system.ruby.L2Cache_Controller.M.L1_GETX |           9      0.18%      0.18% |           0      0.00%      0.18% |         237      4.66%      4.83% |        4829     94.91%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           1      0.02%     99.76% |           1      0.02%     99.78% |           1      0.02%     99.80% |           1      0.02%     99.82% |           0      0.00%     99.82% |           0      0.00%     99.82% |           9      0.18%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         5088                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        7252      6.31%      6.31% |        7252      6.31%     12.63% |        7258      6.32%     18.95% |        7321      6.37%     25.32% |        7150      6.23%     31.55% |        7168      6.24%     37.79% |        7168      6.24%     44.03% |        7141      6.22%     50.25% |        7139      6.22%     56.46% |        7092      6.18%     62.64% |        7145      6.22%     68.86% |        7147      6.22%     75.08% |        7125      6.20%     81.29% |        7132      6.21%     87.50% |        7132      6.21%     93.71% |        7228      6.29%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total       114850                      
system.ruby.L2Cache_Controller.MI.Writeback_Ack |        7252      6.31%      6.31% |        7252      6.31%     12.63% |        7258      6.32%     18.95% |        7321      6.37%     25.32% |        7150      6.23%     31.55% |        7168      6.24%     37.79% |        7168      6.24%     44.03% |        7141      6.22%     50.25% |        7139      6.22%     56.46% |        7092      6.18%     62.64% |        7145      6.22%     68.86% |        7147      6.22%     75.08% |        7125      6.20%     81.29% |        7132      6.21%     87.50% |        7132      6.21%     93.71% |        7228      6.29%    100.00%
system.ruby.L2Cache_Controller.MI.Writeback_Ack::total       114850                      
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock |           9      0.18%      0.18% |           0      0.00%      0.18% |         237      4.66%      4.83% |        4829     94.91%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           1      0.02%     99.76% |           1      0.02%     99.78% |           1      0.02%     99.80% |           1      0.02%     99.82% |           0      0.00%     99.82% |           0      0.00%     99.82% |           9      0.18%    100.00%
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock::total         5088                      
system.ruby.L2Cache_Controller.MM.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         452    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MM.L1_GETX::total          452                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       11007      6.34%      6.34% |       10998      6.34%     12.68% |       11029      6.35%     19.03% |       11163      6.43%     25.46% |       10827      6.24%     31.70% |       10743      6.19%     37.89% |       10715      6.17%     44.07% |       10776      6.21%     50.27% |       10861      6.26%     56.53% |       10817      6.23%     62.76% |       10713      6.17%     68.94% |       10697      6.16%     75.10% |       10825      6.24%     81.34% |       10691      6.16%     87.50% |       10715      6.17%     93.67% |       10987      6.33%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       173564                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          26      5.64%      5.64% |          27      5.86%     11.50% |          29      6.29%     17.79% |          27      5.86%     23.64% |          43      9.33%     32.97% |          43      9.33%     42.30% |          41      8.89%     51.19% |          41      8.89%     60.09% |          41      8.89%     68.98% |          29      6.29%     75.27% |          25      5.42%     80.69% |          27      5.86%     86.55% |          27      5.86%     92.41% |          11      2.39%     94.79% |          12      2.60%     97.40% |          12      2.60%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total          461                      
system.ruby.L2Cache_Controller.OLSX.L1_GETS |       12403      5.24%      5.24% |       16155      6.83%     12.07% |       76083     32.16%     44.23% |        4475      1.89%     46.12% |           0      0.00%     46.12% |           0      0.00%     46.12% |           0      0.00%     46.12% |           0      0.00%     46.12% |        1499      0.63%     46.75% |           6      0.00%     46.75% |           0      0.00%     46.75% |           0      0.00%     46.75% |          11      0.00%     46.76% |           0      0.00%     46.76% |           0      0.00%     46.76% |      125971     53.24%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_GETS::total       236603                      
system.ruby.L2Cache_Controller.OLSX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_GETX::total            2                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS |       12402      5.24%      5.24% |       16154      6.82%     12.06% |       76089     32.14%     44.20% |        4471      1.89%     46.09% |          11      0.00%     46.10% |           0      0.00%     46.10% |          11      0.00%     46.10% |           8      0.00%     46.11% |        1599      0.68%     46.78% |           6      0.00%     46.78% |           0      0.00%     46.78% |           0      0.00%     46.78% |          11      0.00%     46.79% |           0      0.00%     46.79% |           0      0.00%     46.79% |      125970     53.21%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS::total       236732                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      1.53%      1.53% |           1      0.76%      2.29% |           1      0.76%      3.05% |           0      0.00%      3.05% |           2      1.53%      4.58% |           3      2.29%      6.87% |         117     89.31%     96.18% |           2      1.53%     97.71% |           1      0.76%     98.47% |           0      0.00%     98.47% |           2      1.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only::total          131                      
system.ruby.L2Cache_Controller.OLSXS.L1_GETS |          18      0.92%      0.92% |          18      0.92%      1.83% |         411     20.91%     22.74% |           2      0.10%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |        1517     77.16%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_GETS::total         1966                      
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS |          14      0.72%      0.72% |          33      1.71%      2.43% |         451     23.31%     25.74% |           2      0.10%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |        1435     74.16%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS::total         1935                      
system.ruby.L2Cache_Controller.OLSXS.Unblock |       12403      5.24%      5.24% |       16155      6.83%     12.07% |       76083     32.16%     44.23% |        4475      1.89%     46.12% |           0      0.00%     46.12% |           0      0.00%     46.12% |           0      0.00%     46.12% |           0      0.00%     46.12% |        1499      0.63%     46.75% |           6      0.00%     46.75% |           0      0.00%     46.75% |           0      0.00%     46.75% |          11      0.00%     46.76% |           0      0.00%     46.76% |           0      0.00%     46.76% |      125971     53.24%    100.00%
system.ruby.L2Cache_Controller.OLSXS.Unblock::total       236603                      
system.ruby.L2Cache_Controller.OLSXW.L1_GETS |          58      3.62%      3.62% |         253     15.78%     19.40% |         460     28.70%     48.10% |           2      0.12%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |         830     51.78%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_GETS::total         1603                      
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS |           7      0.69%      0.69% |           9      0.89%      1.58% |         193     19.11%     20.69% |           2      0.20%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |         799     79.11%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS::total         1010                      
system.ruby.L2Cache_Controller.OLSXW.Unblock |       12402      5.24%      5.24% |       16154      6.82%     12.06% |       76089     32.14%     44.20% |        4471      1.89%     46.09% |          11      0.00%     46.10% |           0      0.00%     46.10% |          11      0.00%     46.10% |           8      0.00%     46.11% |        1599      0.68%     46.78% |           6      0.00%     46.78% |           0      0.00%     46.78% |           0      0.00%     46.78% |          11      0.00%     46.79% |           0      0.00%     46.79% |           0      0.00%     46.79% |      125970     53.21%    100.00%
system.ruby.L2Cache_Controller.OLSXW.Unblock::total       236732                      
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock |       89288     15.80%     15.80% |       85742     15.18%     30.98% |      144226     25.53%     56.51% |       69855     12.36%     68.88% |        7787      1.38%     70.25% |        6066      1.07%     71.33% |        6079      1.08%     72.40% |        6359      1.13%     73.53% |        7312      1.29%     74.82% |       14813      2.62%     77.44% |        6100      1.08%     78.52% |        6104      1.08%     79.61% |       38321      6.78%     86.39% |        6123      1.08%     87.47% |        6104      1.08%     88.55% |       64673     11.45%    100.00%
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock::total       564952                      
system.ruby.L2Cache_Controller.OO.L1_GETS |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OO.L1_GETS::total            3                      
system.ruby.L2Cache_Controller.OXW.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      1.53%      1.53% |           1      0.76%      2.29% |           1      0.76%      3.05% |           0      0.00%      3.05% |           2      1.53%      4.58% |           3      2.29%      6.87% |         117     89.31%     96.18% |           2      1.53%     97.71% |           1      0.76%     98.47% |           0      0.00%     98.47% |           2      1.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OXW.Unblock::total          131                      
system.ruby.L2Cache_Controller.S.L1_GETS |      247635     23.11%     23.11% |      229192     21.39%     44.50% |      305445     28.51%     73.01% |       65557      6.12%     79.13% |        3291      0.31%     79.43% |          77      0.01%     79.44% |          71      0.01%     79.45% |         750      0.07%     79.52% |        2598      0.24%     79.76% |        4978      0.46%     80.22% |          77      0.01%     80.23% |          77      0.01%     80.24% |       24472      2.28%     82.52% |          86      0.01%     82.53% |          89      0.01%     82.54% |      187093     17.46%    100.00%
system.ruby.L2Cache_Controller.S.L1_GETS::total      1071488                      
system.ruby.L2Cache_Controller.S.L2_Replacement |        3401      6.43%      6.43% |        3400      6.43%     12.86% |        3462      6.55%     19.40% |        3560      6.73%     26.13% |        3306      6.25%     32.39% |        3202      6.05%     38.44% |        3171      6.00%     44.43% |        3266      6.17%     50.61% |        3385      6.40%     57.01% |        3374      6.38%     63.39% |        3168      5.99%     69.38% |        3153      5.96%     75.34% |        3339      6.31%     81.65% |        3142      5.94%     87.59% |        3167      5.99%     93.58% |        3395      6.42%    100.00%
system.ruby.L2Cache_Controller.S.L2_Replacement::total        52891                      
system.ruby.L2Cache_Controller.SLS.L1_GETS |           0      0.00%      0.00% |          14      3.37%      3.37% |          14      3.37%      6.73% |           0      0.00%      6.73% |          14      3.37%     10.10% |          14      3.37%     13.46% |           0      0.00%     13.46% |         330     79.33%     92.79% |           0      0.00%     92.79% |           0      0.00%     92.79% |           0      0.00%     92.79% |           0      0.00%     92.79% |           0      0.00%     92.79% |           0      0.00%     92.79% |          15      3.61%     96.39% |          15      3.61%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETS::total          416                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         342     92.93%     92.93% |           0      0.00%     92.93% |          13      3.53%     96.47% |           0      0.00%     96.47% |           0      0.00%     96.47% |           0      0.00%     96.47% |           0      0.00%     96.47% |           0      0.00%     96.47% |          13      3.53%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS::total          368                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only |      247221     23.14%     23.14% |      228808     21.42%     44.56% |      305042     28.55%     73.11% |       64925      6.08%     79.19% |        3210      0.30%     79.49% |          20      0.00%     79.49% |          21      0.00%     79.50% |         670      0.06%     79.56% |        2391      0.22%     79.78% |        4839      0.45%     80.23% |          23      0.00%     80.24% |          21      0.00%     80.24% |       24349      2.28%     82.52% |          29      0.00%     82.52% |          27      0.00%     82.52% |      186701     17.48%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only::total      1068297                      
system.ruby.L2Cache_Controller.SLS.L2_Replacement |         349     14.36%     14.36% |         319     13.13%     27.49% |         323     13.29%     40.78% |         523     21.52%     62.30% |          52      2.14%     64.44% |          33      1.36%     65.80% |          23      0.95%     66.75% |          52      2.14%     68.89% |         157      6.46%     75.35% |          86      3.54%     78.89% |          27      1.11%     80.00% |          29      1.19%     81.19% |          64      2.63%     83.83% |          31      1.28%     85.10% |          35      1.44%     86.54% |         327     13.46%    100.00%
system.ruby.L2Cache_Controller.SLS.L2_Replacement::total         2430                      
system.ruby.L2Cache_Controller.SLSS.Unblock |           0      0.00%      0.00% |          14      3.37%      3.37% |          14      3.37%      6.73% |           0      0.00%      6.73% |          14      3.37%     10.10% |          14      3.37%     13.46% |           0      0.00%     13.46% |         330     79.33%     92.79% |           0      0.00%     92.79% |           0      0.00%     92.79% |           0      0.00%     92.79% |           0      0.00%     92.79% |           0      0.00%     92.79% |           0      0.00%     92.79% |          15      3.61%     96.39% |          15      3.61%    100.00%
system.ruby.L2Cache_Controller.SLSS.Unblock::total          416                      
system.ruby.L2Cache_Controller.SLSW.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         342     92.93%     92.93% |           0      0.00%     92.93% |          13      3.53%     96.47% |           0      0.00%     96.47% |           0      0.00%     96.47% |           0      0.00%     96.47% |           0      0.00%     96.47% |           0      0.00%     96.47% |          13      3.53%    100.00%
system.ruby.L2Cache_Controller.SLSW.Unblock::total          368                      
system.ruby.L2Cache_Controller.SS.Unblock |      247635     23.11%     23.11% |      229192     21.39%     44.50% |      305445     28.51%     73.01% |       65557      6.12%     79.13% |        3291      0.31%     79.43% |          77      0.01%     79.44% |          71      0.01%     79.45% |         750      0.07%     79.52% |        2598      0.24%     79.76% |        4978      0.46%     80.22% |          77      0.01%     80.23% |          77      0.01%     80.24% |       24472      2.28%     82.52% |          86      0.01%     82.53% |          89      0.01%     82.54% |      187093     17.46%    100.00%
system.ruby.L2Cache_Controller.SS.Unblock::total      1071488                      
system.ruby.L2Cache_Controller.SW.L1_GETS |         476     24.00%     24.00% |         332     16.74%     40.75% |         517     26.07%     66.82% |         175      8.83%     75.64% |           8      0.40%     76.05% |           0      0.00%     76.05% |           0      0.00%     76.05% |           0      0.00%     76.05% |           0      0.00%     76.05% |           4      0.20%     76.25% |           0      0.00%     76.25% |           0      0.00%     76.25% |          84      4.24%     80.48% |           0      0.00%     80.48% |           0      0.00%     80.48% |         387     19.52%    100.00%
system.ruby.L2Cache_Controller.SW.L1_GETS::total         1983                      
system.ruby.L2Cache_Controller.SW.Unblock |      247221     23.14%     23.14% |      228808     21.42%     44.56% |      305042     28.55%     73.11% |       64925      6.08%     79.19% |        3210      0.30%     79.49% |          20      0.00%     79.49% |          21      0.00%     79.50% |         670      0.06%     79.56% |        2391      0.22%     79.78% |        4839      0.45%     80.23% |          23      0.00%     80.24% |          21      0.00%     80.24% |       24349      2.28%     82.52% |          29      0.00%     82.52% |          27      0.00%     82.52% |      186701     17.48%    100.00%
system.ruby.L2Cache_Controller.SW.Unblock::total      1068297                      
system.ruby.L2Cache_Controller.Unblock   |      530791     19.02%     19.02% |      501538     17.97%     36.99% |      773903     27.73%     64.72% |      150941      5.41%     70.13% |       17462      0.63%     70.76% |       10943      0.39%     71.15% |       10966      0.39%     71.54% |       13000      0.47%     72.01% |       19823      0.71%     72.72% |       20727      0.74%     73.46% |       10859      0.39%     73.85% |       10824      0.39%     74.24% |       59702      2.14%     76.38% |       10836      0.39%     76.76% |       10890      0.39%     77.16% |      637544     22.84%    100.00%
system.ruby.L2Cache_Controller.Unblock::total      2790749                      
system.ruby.L2Cache_Controller.Writeback_Ack |        7252      6.31%      6.31% |        7252      6.31%     12.63% |        7258      6.32%     18.95% |        7321      6.37%     25.32% |        7150      6.23%     31.55% |        7168      6.24%     37.79% |        7168      6.24%     44.03% |        7141      6.22%     50.25% |        7139      6.22%     56.46% |        7092      6.18%     62.64% |        7145      6.22%     68.86% |        7147      6.22%     75.08% |        7125      6.20%     81.29% |        7132      6.21%     87.50% |        7132      6.21%     93.71% |        7228      6.29%    100.00%
system.ruby.L2Cache_Controller.Writeback_Ack::total       114850                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples   1972943862                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.000002                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.000001                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.001229                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |  1972940882    100.00%    100.00% |        2980      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total   1972943862                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples   1974992030                      
system.ruby.LD.latency_hist_seqr::mean       1.159567                      
system.ruby.LD.latency_hist_seqr::gmean      1.004306                      
system.ruby.LD.latency_hist_seqr::stdev     14.036912                      
system.ruby.LD.latency_hist_seqr         |  1974845504     99.99%     99.99% |       30498      0.00%     99.99% |         873      0.00%     99.99% |         831      0.00%     99.99% |         636      0.00%     99.99% |         510      0.00%     99.99% |         543      0.00%     99.99% |      112631      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total    1974992030                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples      2048168                      
system.ruby.LD.miss_latency_hist_seqr::mean   154.864699                      
system.ruby.LD.miss_latency_hist_seqr::gmean    62.952465                      
system.ruby.LD.miss_latency_hist_seqr::stdev   407.854894                      
system.ruby.LD.miss_latency_hist_seqr    |     1901642     92.85%     92.85% |       30498      1.49%     94.34% |         873      0.04%     94.38% |         831      0.04%     94.42% |         636      0.03%     94.45% |         510      0.02%     94.47% |         543      0.03%     94.50% |      112631      5.50%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      2048168                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples          148                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         148    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total          148                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size          256                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket         2559                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples          214                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean   174.710280                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean     4.735604                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::stdev   527.478901                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |         190     88.79%     88.79% |           7      3.27%     92.06% |           2      0.93%     92.99% |           0      0.00%     92.99% |           0      0.00%     92.99% |           0      0.00%     92.99% |           0      0.00%     92.99% |           7      3.27%     96.26% |           8      3.74%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total          214                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples           66                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean   564.242424                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean   154.829413                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev   830.045153                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |          42     63.64%     63.64% |           7     10.61%     74.24% |           2      3.03%     77.27% |           0      0.00%     77.27% |           0      0.00%     77.27% |           0      0.00%     77.27% |           0      0.00%     77.27% |           7     10.61%     87.88% |           8     12.12%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total           66                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples          214                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         214    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total          214                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples          214                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         214    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total          214                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples     68715064                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.000002                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.000002                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.001554                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |    68714898    100.00%    100.00% |         166      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total     68715064                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          256                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         2559                      
system.ruby.RMW_Read.latency_hist_seqr::samples     69838074                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.759976                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.063588                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     6.350306                      
system.ruby.RMW_Read.latency_hist_seqr   |    69838050    100.00%    100.00% |          23      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total     69838074                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples      1123010                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean    48.261445                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    46.233740                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    17.609733                      
system.ruby.RMW_Read.miss_latency_hist_seqr |     1122986    100.00%    100.00% |          23      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total      1123010                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     34752070                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.000044                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.000031                      
system.ruby.ST.hit_latency_hist_seqr::stdev     0.006665                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |    34750526    100.00%    100.00% |        1544      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     34752070                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples     34753527                      
system.ruby.ST.latency_hist_seqr::mean       1.005843                      
system.ruby.ST.latency_hist_seqr::gmean      1.000230                      
system.ruby.ST.latency_hist_seqr::stdev      1.138366                      
system.ruby.ST.latency_hist_seqr         |    34753367    100.00%    100.00% |         144      0.00%    100.00% |           9      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      34753527                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         1457                      
system.ruby.ST.miss_latency_hist_seqr::mean   139.323267                      
system.ruby.ST.miss_latency_hist_seqr::gmean   115.379096                      
system.ruby.ST.miss_latency_hist_seqr::stdev   108.557819                      
system.ruby.ST.miss_latency_hist_seqr    |        1297     89.02%     89.02% |         144      9.88%     98.90% |           9      0.62%     99.52% |           4      0.27%     99.79% |           2      0.14%     99.93% |           0      0.00%     99.93% |           0      0.00%     99.93% |           1      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         1457                      
system.ruby.clk_domain.clock                      333                       # Clock period in ticks
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  6871.449839                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time  1009.668372                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  3766.981897                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  6565.842511                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time  1024.346969                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  3415.308918                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl10.requestToDir.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.dir_cntrl10.requestToDir.avg_stall_time  6227.654750                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromDir.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromDir.avg_stall_time  1014.943450                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromMemory.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseToDir.avg_stall_time  3335.098463                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl11.requestToDir.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.dir_cntrl11.requestToDir.avg_stall_time  6592.390202                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromDir.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromDir.avg_stall_time  1022.063083                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromMemory.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseToDir.avg_stall_time  3651.041903                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl12.requestToDir.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.dir_cntrl12.requestToDir.avg_stall_time  6807.519442                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromDir.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromDir.avg_stall_time   998.618270                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseToDir.avg_stall_time  3750.248276                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl13.requestToDir.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.dir_cntrl13.requestToDir.avg_stall_time  6479.551931                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromDir.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromDir.avg_stall_time   992.640963                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseToDir.avg_stall_time  3441.881557                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl14.requestToDir.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.dir_cntrl14.requestToDir.avg_stall_time  6532.779480                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromDir.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromDir.avg_stall_time  1003.657918                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseToDir.avg_stall_time  3424.585591                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl15.requestToDir.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.dir_cntrl15.requestToDir.avg_stall_time  6869.000637                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromDir.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromDir.avg_stall_time  1015.751316                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseToDir.avg_stall_time  3744.786783                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  6568.050712                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time  1017.548160                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  3424.468998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  6939.541071                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time  1033.395178                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  3735.998143                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl4.requestToDir.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.dir_cntrl4.requestToDir.avg_stall_time  6480.869155                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromDir.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromDir.avg_stall_time  1003.779175                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseToDir.avg_stall_time  3606.514615                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl5.requestToDir.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.dir_cntrl5.requestToDir.avg_stall_time  6185.717002                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromDir.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromDir.avg_stall_time  1009.281669                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseToDir.avg_stall_time  3301.697647                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl6.requestToDir.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.dir_cntrl6.requestToDir.avg_stall_time  6180.000577                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromDir.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromDir.avg_stall_time  1002.740978                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromMemory.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseToDir.avg_stall_time  3298.287978                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl7.requestToDir.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.dir_cntrl7.requestToDir.avg_stall_time  6593.975565                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromDir.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromDir.avg_stall_time  1026.389663                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromMemory.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseToDir.avg_stall_time  3621.169638                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl8.requestToDir.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.dir_cntrl8.requestToDir.avg_stall_time  6534.858699                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromDir.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromDir.avg_stall_time  1017.269364                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromMemory.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseToDir.avg_stall_time  3667.725325                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl9.requestToDir.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.dir_cntrl9.requestToDir.avg_stall_time  6199.823214                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromDir.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromDir.avg_stall_time  1013.422802                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromMemory.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseToDir.avg_stall_time  3316.848986                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   5100011471                      
system.ruby.hit_latency_hist_seqr::mean      1.000001                      
system.ruby.hit_latency_hist_seqr::gmean     1.000001                      
system.ruby.hit_latency_hist_seqr::stdev     0.000959                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |  5100006779    100.00%    100.00% |        4692      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   5100011471                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses    130603358                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits    130387626                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses       215732                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses    190073845                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits    190073642                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          203                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles         46084                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.526907                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   333.341989                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.000883                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   356.325807                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000488                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  5236.989740                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000663                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   333.003230                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.000709                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  6186.797461                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load     29360459                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store         2095                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load        17645                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.sequencer.store_waiting_on_store         6094                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses    129755423                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits    129566110                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses       189313                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses    188528513                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits    188528460                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           53                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles         29131                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.522928                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   333.063981                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000734                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   352.341190                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000816                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  4585.985008                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000587                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   332.983660                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000621                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  5794.001396                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.load_waiting_on_load     29086149                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl1.sequencer.load_waiting_on_store      1262717                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.store_waiting_on_load       220875                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl1.sequencer.store_waiting_on_store        29660                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time   332.982421                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses    129816706                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits    129612272                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses       204434                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses    188751385                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits    188751329                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl10.fully_busy_cycles        30842                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.523435                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time   333.132502                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000886                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   345.725216                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000504                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  5171.127630                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000559                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time   332.953826                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000671                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  6084.551664                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.load_waiting_on_load     29155145                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl10.sequencer.load_waiting_on_store      1264924                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.sequencer.store_waiting_on_load       223753                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl10.sequencer.store_waiting_on_store        29956                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time   332.951606                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses    129951328                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits    129760087                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses       191241                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses    189043493                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits    189043436                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl11.fully_busy_cycles        29646                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.524135                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time   333.204789                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000807                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   345.532691                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000641                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  4597.419143                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000526                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time   332.949432                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000628                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  6419.127025                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.load_waiting_on_load     29189505                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl11.sequencer.load_waiting_on_store      1271019                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.store_waiting_on_load       223561                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl11.sequencer.store_waiting_on_store        30067                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time   332.947694                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses    129657826                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits    129453128                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses       204698                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses    188530154                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits    188530098                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl12.fully_busy_cycles        31873                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.522845                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time   333.292200                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000894                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   345.332553                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000416                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time  6812.139011                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time   332.947592                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000672                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  7388.489423                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.load_waiting_on_load     29154579                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl12.sequencer.load_waiting_on_store      1262026                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.sequencer.store_waiting_on_load       222202                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl12.sequencer.store_waiting_on_store        29191                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time   332.945056                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses    129632540                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits    129442535                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses       190005                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses    188298459                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits    188298403                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl13.fully_busy_cycles        28360                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.522390                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time   333.178454                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000826                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   342.923756                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000425                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time  6159.670713                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000499                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time   332.943333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000624                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time  7013.205145                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.load_waiting_on_load     29175215                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl13.sequencer.load_waiting_on_store      1270335                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.store_waiting_on_load       218901                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl13.sequencer.store_waiting_on_store        29035                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time   332.941878                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses    129978233                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits    129773072                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses       205161                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses    189145153                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits    189145097                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl14.fully_busy_cycles        29710                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.524364                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time   333.219588                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000898                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time   344.503913                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000606                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time  5782.042699                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time   332.940702                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000673                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time  7037.959018                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.load_waiting_on_load     29175803                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl14.sequencer.load_waiting_on_store      1268448                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.store_waiting_on_load       224661                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl14.sequencer.store_waiting_on_store        28955                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time   332.938417                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses    130168762                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits    129979654                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses       189108                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses    188718862                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits    188718806                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles        28707                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.523975                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time   333.314389                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000836                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   341.194663                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000499                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time  5218.432093                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000482                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time   332.937163                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000621                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time  7354.624536                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.load_waiting_on_load     29354271                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl15.sequencer.load_waiting_on_store      1271324                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.store_waiting_on_load       222550                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl15.sequencer.store_waiting_on_store        28863                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   332.934901                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses    129952104                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits    129747082                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses       205022                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses    188966310                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits    188966253                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles         30441                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.523974                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   333.053980                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000813                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   353.164627                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000595                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  4223.524895                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000637                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   332.980304                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000673                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  5749.474288                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.load_waiting_on_load     29112769                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl2.sequencer.load_waiting_on_store      1262461                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.store_waiting_on_load       226458                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl2.sequencer.store_waiting_on_store        29391                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time   332.978460                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses    129831202                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits    129641118                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses       190084                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses    188756006                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits    188755949                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles         28832                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.523431                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   333.061747                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000737                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   352.851822                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000630                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  3652.126991                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000589                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   332.977266                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000624                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  6084.364444                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.load_waiting_on_load     29127111                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl3.sequencer.load_waiting_on_store      1267352                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.store_waiting_on_load       222857                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl3.sequencer.store_waiting_on_store        29626                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time   332.974989                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses    130296926                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits    130091742                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses       205184                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses    189576916                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits    189576859                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl4.fully_busy_cycles         29448                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.525573                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time   333.123005                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000813                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   353.754195                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000465                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  5823.460239                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000638                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   332.975825                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000673                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  5835.529260                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.load_waiting_on_load     29181822                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl4.sequencer.load_waiting_on_store      1275439                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.store_waiting_on_load       230391                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl4.sequencer.store_waiting_on_store        28938                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time   332.971891                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses    129978887                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits    129788989                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses       189898                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses    189039514                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits    189039457                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl5.fully_busy_cycles         28830                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.524141                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time   333.043989                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000736                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   352.586625                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000755                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  5207.630678                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000589                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   332.969175                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000623                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  5467.097824                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.load_waiting_on_load     29151465                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl5.sequencer.load_waiting_on_store      1270417                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.sequencer.store_waiting_on_load       223413                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl5.sequencer.store_waiting_on_store        29438                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time   332.968293                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses    129977648                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits    129772489                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses       205159                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses    189044259                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits    189044202                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl6.fully_busy_cycles         30606                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.524157                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time   333.056834                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000813                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   353.053834                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000493                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  4580.601596                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000638                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   332.966289                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000673                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  5467.986019                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.load_waiting_on_load     29131681                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl6.sequencer.load_waiting_on_store      1269271                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.sequencer.store_waiting_on_load       227045                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl6.sequencer.store_waiting_on_store        29555                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time   332.964966                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses    129886616                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits    129696077                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses       190539                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses    188753195                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits    188753139                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl7.fully_busy_cycles         29220                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.523533                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time   333.103104                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000738                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   352.791631                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000606                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  4244.902553                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000591                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   332.964045                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000625                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  5792.307604                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.load_waiting_on_load     29191029                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl7.sequencer.load_waiting_on_store      1266334                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.sequencer.store_waiting_on_load       224463                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl7.sequencer.store_waiting_on_store        29122                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time   332.961426                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses    129962980                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits    129756916                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses       206064                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses    188998548                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits    188998492                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl8.fully_busy_cycles         29426                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.524097                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time   333.194194                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000880                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   347.502094                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000371                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  6179.999192                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000576                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   332.959928                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000676                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  6410.678984                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.load_waiting_on_load     29192225                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl8.sequencer.load_waiting_on_store      1265674                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.store_waiting_on_load       228288                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl8.sequencer.store_waiting_on_store        29373                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time   332.958307                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses    130133522                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits    129942461                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses       191061                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses    189376547                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits    189376491                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl9.fully_busy_cycles         28722                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.524964                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time   333.071673                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000809                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   345.491190                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000879                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  5800.393257                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000525                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   332.957900                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000627                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  6063.981325                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.load_waiting_on_load     29192424                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl9.sequencer.load_waiting_on_store      1275157                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.store_waiting_on_load       225712                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl9.sequencer.store_waiting_on_store        30301                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time   332.955207                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.001477                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  9317.744517                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls         6668                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses       360469                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits       349335                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        11134                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.012108                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time  3519.518957                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.001049                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  4032.373469                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001374                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  9003.370061                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls         5141                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses       342260                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits       331103                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        11157                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.011479                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time  3576.381666                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000995                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  3708.882409                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl1.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000126                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 10237.707050                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls          130                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses        16979                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits         6178                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        10801                       # Number of cache demand misses
system.ruby.l2_cntrl10.fully_busy_cycles           28                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.000265                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time  2600.061560                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  3391.439388                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl10.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 10596.479694                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          120                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses        16954                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits         6182                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        10772                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles           28                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.000265                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time  2595.056049                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  3725.658126                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl11.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.000381                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 10200.911030                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls         2091                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses        73707                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits        62805                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        10902                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           27                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.002220                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time  3394.677313                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000191                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  4116.415555                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl12.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 10261.302824                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.num_msg_stalls           49                       # Number of times messages were stalled
system.ruby.l2_cntrl13.L2cache.demand_accesses        16943                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits         6209                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        10734                       # Number of cache demand misses
system.ruby.l2_cntrl13.fully_busy_cycles            8                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.000266                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time  2605.332676                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  3734.308441                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl13.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 10263.411349                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls          126                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses        16982                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits         6208                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        10774                       # Number of cache demand misses
system.ruby.l2_cntrl14.fully_busy_cycles           28                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.000266                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time  2597.564802                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  3741.767207                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl14.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.001611                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time  9252.533976                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls         7706                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses       389194                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits       377761                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        11433                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.013088                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time  3545.917297                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.001184                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  4096.553543                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl15.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   649.092483                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.002238                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  8243.611393                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.num_msg_stalls        10973                       # Number of times messages were stalled
system.ruby.l2_cntrl2.L2cache.demand_accesses       537227                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits       526005                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        11222                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.018209                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time  4138.554304                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.001539                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time  3708.065345                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl2.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.001838                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   333.059521                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.006658                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  4913.136121                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.num_msg_stalls       105543                       # Number of times messages were stalled
system.ruby.l2_cntrl3.L2cache.demand_accesses      1274777                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits       144717                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses      1130060                       # Number of cache demand misses
system.ruby.l2_cntrl3.fully_busy_cycles           154                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.006887                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   716.517764                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.002239                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time  3999.369061                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl3.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   333.000482                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.000150                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time 10064.025169                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.num_msg_stalls          257                       # Number of times messages were stalled
system.ruby.l2_cntrl4.L2cache.demand_accesses        22088                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits        11092                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        10996                       # Number of cache demand misses
system.ruby.l2_cntrl4.fully_busy_cycles            52                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.000436                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time  2792.454420                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  3736.506379                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl4.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000129                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  9939.387374                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.num_msg_stalls          117                       # Number of times messages were stalled
system.ruby.l2_cntrl5.L2cache.demand_accesses        17080                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits         6157                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        10923                       # Number of cache demand misses
system.ruby.l2_cntrl5.fully_busy_cycles            24                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.000265                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time  2553.821788                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  3381.776646                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl5.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   333.023278                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000083                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  9922.954747                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.num_msg_stalls           27                       # Number of times messages were stalled
system.ruby.l2_cntrl6.L2cache.demand_accesses        17043                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits         6150                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        10893                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.000264                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time  2570.945373                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  3381.156187                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl6.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000161                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 10243.632714                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.num_msg_stalls          211                       # Number of times messages were stalled
system.ruby.l2_cntrl7.L2cache.demand_accesses        18391                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits         7439                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        10952                       # Number of cache demand misses
system.ruby.l2_cntrl7.fully_busy_cycles            49                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time  2755.265424                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000061                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  3737.350943                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl7.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   333.000998                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000162                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  9610.508308                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.num_msg_stalls          355                       # Number of times messages were stalled
system.ruby.l2_cntrl8.L2cache.demand_accesses        22897                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits        11410                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        11487                       # Number of cache demand misses
system.ruby.l2_cntrl8.fully_busy_cycles            81                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000447                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time  3135.854946                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  3744.992844                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl8.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000201                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  9570.529685                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.num_msg_stalls          678                       # Number of times messages were stalled
system.ruby.l2_cntrl9.L2cache.demand_accesses        30758                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits        19798                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        10960                       # Number of cache demand misses
system.ruby.l2_cntrl9.fully_busy_cycles            39                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000736                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time  3254.341252                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  3431.487277                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl9.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples     5103185217                      
system.ruby.latency_hist_seqr::mean          1.072267                      
system.ruby.latency_hist_seqr::gmean         1.002512                      
system.ruby.latency_hist_seqr::stdev         8.771107                      
system.ruby.latency_hist_seqr            |  5103038312    100.00%    100.00% |       30685      0.00%    100.00% |         893      0.00%    100.00% |         841      0.00%    100.00% |         641      0.00%    100.00% |         518      0.00%    100.00% |         577      0.00%    100.00% |      112738      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       5103185217                      
system.ruby.memctrl_clk_domain.clock              999                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples      3173746                      
system.ruby.miss_latency_hist_seqr::mean   117.199614                      
system.ruby.miss_latency_hist_seqr::gmean    56.464097                      
system.ruby.miss_latency_hist_seqr::stdev   331.976585                      
system.ruby.miss_latency_hist_seqr       |     3026841     95.37%     95.37% |       30685      0.97%     96.34% |         893      0.03%     96.37% |         841      0.03%     96.39% |         641      0.02%     96.41% |         518      0.02%     96.43% |         577      0.02%     96.45% |      112738      3.55%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      3173746                      
system.ruby.network.average_flit_latency    16.887609                      
system.ruby.network.average_flit_network_latency    10.798206                      
system.ruby.network.average_flit_queueing_latency     6.089403                      
system.ruby.network.average_flit_vnet_latency |   12.504736                       |   15.537039                       |    9.938009                      
system.ruby.network.average_flit_vqueue_latency |    1.201012                       |           1                       |    8.256625                      
system.ruby.network.average_hops             2.757540                      
system.ruby.network.average_packet_latency    13.460160                      
system.ruby.network.average_packet_network_latency    10.419735                      
system.ruby.network.average_packet_queueing_latency     3.040425                      
system.ruby.network.average_packet_vnet_latency |   10.843541                       |   14.222062                       |   10.017678                      
system.ruby.network.average_packet_vqueue_latency |    1.284796                       |           1                       |    4.215315                      
system.ruby.network.avg_link_utilization     0.278065                      
system.ruby.network.avg_vc_load          |    0.054832     19.72%     19.72% |    0.017006      6.12%     25.84% |    0.004435      1.59%     27.43% |    0.004145      1.49%     28.92% |    0.005937      2.13%     31.06% |    0.000359      0.13%     31.18% |    0.000354      0.13%     31.31% |    0.000355      0.13%     31.44% |    0.158552     57.02%     88.46% |    0.011808      4.25%     92.71% |    0.010175      3.66%     96.36% |    0.010108      3.64%    100.00%
system.ruby.network.avg_vc_load::total       0.278065                      
system.ruby.network.ext_in_link_utilization     35576861                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links0.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links1.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization     35576857                      
system.ruby.network.flit_network_latency |   125549491                       |    13410702                       |   245206022                      
system.ruby.network.flit_queueing_latency |    12058342                       |      863144                       |   203720317                      
system.ruby.network.flits_injected       |    10040158     28.22%     28.22% |      863145      2.43%     30.65% |    24673559     69.35%    100.00%
system.ruby.network.flits_injected::total     35576862                      
system.ruby.network.flits_received       |    10040155     28.22%     28.22% |      863144      2.43%     30.65% |    24673557     69.35%    100.00%
system.ruby.network.flits_received::total     35576856                      
system.ruby.network.int_link_utilization     98104615                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs36.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs37.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs38.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs39.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs40.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs41.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs42.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs43.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs44.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs45.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs46.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs47.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |    76784166                       |     5742072                       |   113023497                      
system.ruby.network.packet_queueing_latency |     9097764                       |      403744                       |    47558893                      
system.ruby.network.packets_injected     |     7081098     37.73%     37.73% |      403745      2.15%     39.88% |    11282407     60.12%    100.00%
system.ruby.network.packets_injected::total     18767250                      
system.ruby.network.packets_received     |     7081097     37.73%     37.73% |      403744      2.15%     39.88% |    11282405     60.12%    100.00%
system.ruby.network.packets_received::total     18767246                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      8512165                      
system.ruby.network.routers00.buffer_writes      8512165                      
system.ruby.network.routers00.crossbar_activity      8512165                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity      8523009                      
system.ruby.network.routers00.sw_output_arbiter_activity      8512165                      
system.ruby.network.routers01.buffer_reads     11759930                      
system.ruby.network.routers01.buffer_writes     11759930                      
system.ruby.network.routers01.crossbar_activity     11759930                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity     11784590                      
system.ruby.network.routers01.sw_output_arbiter_activity     11759930                      
system.ruby.network.routers02.buffer_reads     13922138                      
system.ruby.network.routers02.buffer_writes     13922138                      
system.ruby.network.routers02.crossbar_activity     13922138                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity     13951304                      
system.ruby.network.routers02.sw_output_arbiter_activity     13922138                      
system.ruby.network.routers03.buffer_reads     10470771                      
system.ruby.network.routers03.buffer_writes     10470771                      
system.ruby.network.routers03.crossbar_activity     10470771                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity     10481656                      
system.ruby.network.routers03.sw_output_arbiter_activity     10470771                      
system.ruby.network.routers04.buffer_reads      7053186                      
system.ruby.network.routers04.buffer_writes      7053186                      
system.ruby.network.routers04.crossbar_activity      7053186                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity      7057979                      
system.ruby.network.routers04.sw_output_arbiter_activity      7053186                      
system.ruby.network.routers05.buffer_reads      7854563                      
system.ruby.network.routers05.buffer_writes      7854563                      
system.ruby.network.routers05.crossbar_activity      7854563                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity      7859972                      
system.ruby.network.routers05.sw_output_arbiter_activity      7854563                      
system.ruby.network.routers06.buffer_reads      9101778                      
system.ruby.network.routers06.buffer_writes      9101778                      
system.ruby.network.routers06.crossbar_activity      9101778                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity      9109546                      
system.ruby.network.routers06.sw_output_arbiter_activity      9101778                      
system.ruby.network.routers07.buffer_reads      8142948                      
system.ruby.network.routers07.buffer_writes      8142948                      
system.ruby.network.routers07.crossbar_activity      8142948                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity      8151192                      
system.ruby.network.routers07.sw_output_arbiter_activity      8142948                      
system.ruby.network.routers08.buffer_reads      6431594                      
system.ruby.network.routers08.buffer_writes      6431594                      
system.ruby.network.routers08.crossbar_activity      6431594                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity      6436165                      
system.ruby.network.routers08.sw_output_arbiter_activity      6431594                      
system.ruby.network.routers09.buffer_reads      7547393                      
system.ruby.network.routers09.buffer_writes      7547393                      
system.ruby.network.routers09.crossbar_activity      7547393                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity      7553297                      
system.ruby.network.routers09.sw_output_arbiter_activity      7547393                      
system.ruby.network.routers10.buffer_reads      8322663                      
system.ruby.network.routers10.buffer_writes      8322663                      
system.ruby.network.routers10.crossbar_activity      8322663                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity      8330990                      
system.ruby.network.routers10.sw_output_arbiter_activity      8322663                      
system.ruby.network.routers11.buffer_reads      7546654                      
system.ruby.network.routers11.buffer_writes      7546654                      
system.ruby.network.routers11.crossbar_activity      7546654                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity      7553789                      
system.ruby.network.routers11.sw_output_arbiter_activity      7546654                      
system.ruby.network.routers12.buffer_reads      5039075                      
system.ruby.network.routers12.buffer_writes      5039075                      
system.ruby.network.routers12.crossbar_activity      5039075                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity      5041690                      
system.ruby.network.routers12.sw_output_arbiter_activity      5039075                      
system.ruby.network.routers13.buffer_reads      6653421                      
system.ruby.network.routers13.buffer_writes      6653421                      
system.ruby.network.routers13.crossbar_activity      6653421                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity      6658898                      
system.ruby.network.routers13.sw_output_arbiter_activity      6653421                      
system.ruby.network.routers14.buffer_reads      7542024                      
system.ruby.network.routers14.buffer_writes      7542024                      
system.ruby.network.routers14.crossbar_activity      7542024                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity      7549112                      
system.ruby.network.routers14.sw_output_arbiter_activity      7542024                      
system.ruby.network.routers15.buffer_reads      7781172                      
system.ruby.network.routers15.buffer_writes      7781172                      
system.ruby.network.routers15.crossbar_activity      7781172                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity      7790477                      
system.ruby.network.routers15.sw_output_arbiter_activity      7781172                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   5103185228                      
system.ruby.outstanding_req_hist_seqr::mean     1.172918                      
system.ruby.outstanding_req_hist_seqr::gmean     1.123326                      
system.ruby.outstanding_req_hist_seqr::stdev     0.409877                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  4283614534     83.94%     83.94% |   757568114     14.85%     98.79% |    61171551      1.20%     99.98% |      805087      0.02%    100.00% |       25636      0.00%    100.00% |         295      0.00%    100.00% |          10      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   5103185228                      
system.ruby.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 312977489886                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               312993143550                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76739                       # Simulator instruction rate (inst/s)
host_mem_usage                                1753444                       # Number of bytes of host memory used
host_op_rate                                   136956                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                122909.93                       # Real time elapsed on the host
host_tick_rate                                1649279                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  9432004245                       # Number of instructions simulated
sim_ops                                   16833289840                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.202713                       # Number of seconds simulated
sim_ticks                                202712811939                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu00.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu00.branchPred.BTBLookups          237702252                       # Number of BTB lookups
system.cpu00.branchPred.RASInCorrect               90                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.condIncorrect        20033646                       # Number of conditional branches incorrect
system.cpu00.branchPred.condPredicted       306612901                       # Number of conditional branches predicted
system.cpu00.branchPred.indirectHits         94148119                       # Number of indirect target hits.
system.cpu00.branchPred.indirectLookups     237702252                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectMisses      143554133                       # Number of indirect misses.
system.cpu00.branchPred.lookups             306612901                       # Number of BP lookups
system.cpu00.branchPred.usedRAS                241504                       # Number of times the RAS was used to get a target.
system.cpu00.branchPredindirectMispredicted      5106963                       # Number of mispredicted indirect branches.
system.cpu00.cc_regfile_reads               956697568                       # number of cc regfile reads
system.cpu00.cc_regfile_writes              683247776                       # number of cc regfile writes
system.cpu00.commit.amos                            0                       # Number of atomic instructions committed
system.cpu00.commit.branchMispredicts        20033810                       # The number of times a branch was mispredicted
system.cpu00.commit.branches                144898847                       # Number of branches committed
system.cpu00.commit.bw_lim_events            44958676                       # number cycles where commit BW limit reached
system.cpu00.commit.commitNonSpecStalls           532                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.commitSquashedInsts     804908948                       # The number of squashed insts skipped by commit
system.cpu00.commit.committedInsts          559294120                       # Number of instructions committed
system.cpu00.commit.committedOps            996210191                       # Number of ops (including micro ops) committed
system.cpu00.commit.committed_per_cycle::samples    495295954                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.011343                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.483313                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0    199953768     40.37%     40.37% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1     94385606     19.06%     59.43% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2     30817266      6.22%     65.65% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3     54142822     10.93%     76.58% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4     50779448     10.25%     86.83% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5      9775702      1.97%     88.81% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6      7282785      1.47%     90.28% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7      3199881      0.65%     90.92% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8     44958676      9.08%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total    495295954                       # Number of insts commited each cycle
system.cpu00.commit.fp_insts                     2236                       # Number of committed floating point instructions.
system.cpu00.commit.function_calls                264                       # Number of function calls committed.
system.cpu00.commit.int_insts               988632943                       # Number of committed integer instructions.
system.cpu00.commit.loads                    86263423                       # Number of loads committed
system.cpu00.commit.membars                       320                       # Number of memory barriers committed
system.cpu00.commit.op_class_0::No_OpClass      7575528      0.76%      0.76% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu      879978743     88.33%     89.09% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult      20215947      2.03%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv             14      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd           33      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd           132      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu            30      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt            22      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc          244      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            6      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            3      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            1      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      86263039      8.66%     99.78% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite      2174730      0.22%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemRead          384      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemWrite         1335      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total       996210191                       # Class of committed instruction
system.cpu00.commit.refs                     88439488                       # Number of memory references committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu00.committedInsts                 559294120                       # Number of Instructions Simulated
system.cpu00.committedOps                   996210191                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.088420                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.088420                       # CPI: Total CPI of All Threads
system.cpu00.decode.BlockedCycles           116061530                       # Number of cycles decode is blocked
system.cpu00.decode.DecodedInsts           2085812430                       # Number of instructions handled by decode
system.cpu00.decode.IdleCycles              155777245                       # Number of cycles decode is idle
system.cpu00.decode.RunCycles               298757120                       # Number of cycles decode is running
system.cpu00.decode.SquashCycles             20034285                       # Number of cycles decode is squashing
system.cpu00.decode.UnblockCycles            18060473                       # Number of cycles decode is unblocking
system.cpu00.dtb.rdAccesses                 133471128                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                         378                       # TLB misses on read requests
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.wrAccesses                   3500220                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                          61                       # TLB misses on write requests
system.cpu00.fetch.Branches                 306612901                       # Number of branches that fetch encountered
system.cpu00.fetch.CacheLines               190075172                       # Number of cache lines fetched
system.cpu00.fetch.Cycles                   387951187                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.IcacheSquashes             7103361                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.IcacheWaitRetryStallCycles         3309                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.Insts                   1215520475                       # Number of instructions fetch has processed
system.cpu00.fetch.MiscStallCycles               4467                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu00.fetch.PendingTrapStallCycles         1772                       # Number of stall cycles due to pending traps
system.cpu00.fetch.SquashCycles              40068570                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.branchRate                0.503679                       # Number of branch fetches per cycle
system.cpu00.fetch.icacheStallCycles        200695627                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.predictedBranches         94389623                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.rate                      1.996757                       # Number of inst fetches per cycle
system.cpu00.fetch.rateDist::samples        608690653                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            3.601252                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           3.500955                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0              254430144     41.80%     41.80% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                5449415      0.90%     42.69% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2               32796570      5.39%     48.08% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3               31230052      5.13%     53.21% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4               24918107      4.09%     57.31% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5               16230338      2.67%     59.97% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6               39367415      6.47%     66.44% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7               23861557      3.92%     70.36% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8              180407055     29.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total          608690653                       # Number of instructions fetched each cycle (Total)
system.cpu00.fp_regfile_reads                    3345                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 140652                       # number of floating regfile writes
system.cpu00.idleCycles                         56530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.iew.branchMispredicts           23030396                       # Number of branch mispredicts detected at execute
system.cpu00.iew.exec_branches              203237851                       # Number of branches executed
system.cpu00.iew.exec_nop                           0                       # number of nop insts executed
system.cpu00.iew.exec_rate                   2.601086                       # Inst execution rate
system.cpu00.iew.exec_refs                  166986963                       # number of memory reference insts executed
system.cpu00.iew.exec_stores                  3500220                       # Number of stores executed
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.iewBlockCycles              95558686                       # Number of cycles IEW is blocking
system.cpu00.iew.iewDispLoadInsts           158238667                       # Number of dispatched load instructions
system.cpu00.iew.iewDispNonSpecInsts             2818                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewDispSquashedInsts          657851                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispStoreInsts           13156675                       # Number of dispatched store instructions
system.cpu00.iew.iewDispatchedInsts        1801125079                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewExecLoadInsts           163486743                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts        49123635                       # Number of squashed instructions skipped in execute
system.cpu00.iew.iewExecutedInsts          1583403762                       # Number of executed instructions
system.cpu00.iew.iewIQFullEvents                51740                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewLSQFullEvents               11828                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.iewSquashCycles             20034285                       # Number of cycles IEW is squashing
system.cpu00.iew.iewUnblockCycles               74697                       # Number of cycles IEW is unblocking
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.cacheBlocked     29386507                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.lsq.thread0.forwLoads        1835210                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.ignoredResponses         2467                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.memOrderViolation          376                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.squashedLoads     71975249                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.squashedStores     10980613                       # Number of stores squashed
system.cpu00.iew.memOrderViolationEvents          376                       # Number of memory order violations
system.cpu00.iew.predictedNotTakenIncorrect     14191789                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.predictedTakenIncorrect      8838607                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.wb_consumers              1717742933                       # num instructions consuming a value
system.cpu00.iew.wb_count                  1536725347                       # cumulative count of insts written-back
system.cpu00.iew.wb_fanout                   0.667067                       # average fanout of values written-back
system.cpu00.iew.wb_producers              1145849137                       # num instructions producing a value
system.cpu00.iew.wb_rate                     2.524407                       # insts written-back per cycle
system.cpu00.iew.wb_sent                   1542794472                       # cumulative count of insts sent to commit
system.cpu00.int_regfile_reads             2095346883                       # number of integer regfile reads
system.cpu00.int_regfile_writes            1344753012                       # number of integer regfile writes
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu00.ipc                             0.918763                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.918763                       # IPC: Total IPC of All Threads
system.cpu00.iq.FU_type_0::No_OpClass        19170482      1.17%      1.17% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu          1406514031     86.16%     87.33% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult           27187419      1.67%     89.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                  26      0.00%     89.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd            741770      0.05%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMultAcc             0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMisc                0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                135      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                 51      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                 24      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc               248      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                9      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdDiv                  0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             4      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            1      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAes                  0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAesMix               0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdPredAlu              0      0.00%     89.04% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead          173158193     10.61%     99.65% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite           5613529      0.34%     99.99% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemRead        140096      0.01%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemWrite         1375      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total           1632527393                       # Type of FU issued
system.cpu00.iq.fp_alu_accesses                884166                       # Number of floating point alu accesses
system.cpu00.iq.fp_inst_queue_reads           1768470                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_wakeup_accesses       142031                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_writes          2971566                       # Number of floating instruction queue writes
system.cpu00.iq.fu_busy_cnt                  53698440                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032893                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu              53571836     99.76%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMultAcc               0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMisc                  0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    2      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdDiv                    0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAdd              0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAlu              0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceCmp              0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAes                    0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAesMix                 0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash               0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash2              0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash             0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash2            0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma2              0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma3              0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdPredAlu                0      0.00%     99.76% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead               124942      0.23%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                1262      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemRead             269      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemWrite            129      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.int_alu_accesses           1666171185                       # Number of integer alu accesses
system.cpu00.iq.int_inst_queue_reads       3935283263                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_wakeup_accesses   1536583316                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.int_inst_queue_writes      2603068787                       # Number of integer instruction queue writes
system.cpu00.iq.iqInstsAdded               1801117412                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqInstsIssued              1632527393                       # Number of instructions issued
system.cpu00.iq.iqNonSpecInstsAdded              7667                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqSquashedInstsExamined     804914907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedInstsIssued         9607850                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedNonSpecRemoved         7135                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.iqSquashedOperandsExamined    829060388                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.issued_per_cycle::samples    608690653                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       2.682031                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      2.621476                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0         227161724     37.32%     37.32% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1          44107343      7.25%     44.57% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2          39449858      6.48%     51.05% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3          66394578     10.91%     61.95% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4          51144386      8.40%     70.36% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5          49841651      8.19%     78.55% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6          81262658     13.35%     91.90% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7          25652787      4.21%     96.11% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8          23675668      3.89%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total     608690653                       # Number of insts issued each cycle
system.cpu00.iq.rate                         2.681782                       # Inst issue rate
system.cpu00.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu00.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu00.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu00.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.wrAccesses                 190075341                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                         185                       # TLB misses on write requests
system.cpu00.memDep0.conflictingLoads         6694596                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores           5644                       # Number of conflicting stores.
system.cpu00.memDep0.insertedLoads          158238667                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores          13156675                       # Number of stores inserted to the mem dependence unit.
system.cpu00.misc_regfile_reads             614200241                       # number of misc regfile reads
system.cpu00.numCycles                      608747183                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.pwrStateResidencyTicks::ON  312993143550                       # Cumulative time (in ticks) in various power states
system.cpu00.rename.BlockCycles             115468850                       # Number of cycles rename is blocking
system.cpu00.rename.CommittedMaps          1330480871                       # Number of HB maps that are committed
system.cpu00.rename.IQFullEvents               539379                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.IdleCycles              169824616                       # Number of cycles rename is idle
system.cpu00.rename.ROBFullEvents              287238                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.RenameLookups          4871283041                       # Number of register rename lookups that rename has made
system.cpu00.rename.RenamedInsts           1990261286                       # Number of instructions processed by rename
system.cpu00.rename.RenamedOperands        2629550575                       # Number of destination operands rename has renamed
system.cpu00.rename.RunCycles               300326230                       # Number of cycles rename is running
system.cpu00.rename.SQFullEvents                39377                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.SquashCycles             20034285                       # Number of cycles rename is squashing
system.cpu00.rename.UnblockCycles             3020476                       # Number of cycles rename is unblocking
system.cpu00.rename.UndoneMaps             1299069719                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.fp_rename_lookups          304958                       # Number of floating rename lookups
system.cpu00.rename.int_rename_lookups     2749380027                       # Number of integer rename lookups
system.cpu00.rename.serializeStallCycles        16196                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.serializingInsts               72                       # count of serializing insts renamed
system.cpu00.rename.skidInsts                12440206                       # count of insts added to the skid buffer
system.cpu00.rename.tempSerializingInsts           74                       # count of temporary serializing insts renamed
system.cpu00.rob.rob_reads                 2251454948                       # The number of ROB reads
system.cpu00.rob.rob_writes                3716082900                       # The number of ROB writes
system.cpu00.timesIdled                           296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.workload.numSyscalls                  51                       # Number of system calls
system.cpu01.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu01.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu01.branchPred.BTBLookups          234682914                       # Number of BTB lookups
system.cpu01.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.condIncorrect        19590531                       # Number of conditional branches incorrect
system.cpu01.branchPred.condPredicted       303692437                       # Number of conditional branches predicted
system.cpu01.branchPred.indirectHits         94094602                       # Number of indirect target hits.
system.cpu01.branchPred.indirectLookups     234682914                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectMisses      140588312                       # Number of indirect misses.
system.cpu01.branchPred.lookups             303692437                       # Number of BP lookups
system.cpu01.branchPred.usedRAS                 85316                       # Number of times the RAS was used to get a target.
system.cpu01.branchPredindirectMispredicted      4772761                       # Number of mispredicted indirect branches.
system.cpu01.cc_regfile_reads               955238268                       # number of cc regfile reads
system.cpu01.cc_regfile_writes              680334412                       # number of cc regfile writes
system.cpu01.commit.amos                            0                       # Number of atomic instructions committed
system.cpu01.commit.branchMispredicts        19590950                       # The number of times a branch was mispredicted
system.cpu01.commit.branches                145232228                       # Number of branches committed
system.cpu01.commit.bw_lim_events            44956420                       # number cycles where commit BW limit reached
system.cpu01.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.commitSquashedInsts     789718243                       # The number of squashed insts skipped by commit
system.cpu01.commit.committedInsts          560255630                       # Number of instructions committed
system.cpu01.commit.committedOps            997717026                       # Number of ops (including micro ops) committed
system.cpu01.commit.committed_per_cycle::samples    491625692                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.029424                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.490629                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0    196630687     40.00%     40.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1     93948023     19.11%     59.11% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2     30697232      6.24%     65.35% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3     54059119     11.00%     76.35% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4     50470513     10.27%     86.61% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5     10049297      2.04%     88.66% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6      7283522      1.48%     90.14% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7      3530879      0.72%     90.86% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8     44956420      9.14%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total    491625692                       # Number of insts commited each cycle
system.cpu01.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu01.commit.function_calls                 10                       # Number of function calls committed.
system.cpu01.commit.int_insts               989784948                       # Number of committed integer instructions.
system.cpu01.commit.loads                    86377542                       # Number of loads committed
system.cpu01.commit.membars                        10                       # Number of memory barriers committed
system.cpu01.commit.op_class_0::No_OpClass      7560058      0.76%      0.76% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu      881384825     88.34%     89.10% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult      20222570      2.03%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead      86377534      8.66%     99.78% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      2172015      0.22%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total       997717026                       # Class of committed instruction
system.cpu01.commit.refs                     88549565                       # Number of memory references committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu01.committedInsts                 560255630                       # Number of Instructions Simulated
system.cpu01.committedOps                   997717026                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.075739                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.075739                       # CPI: Total CPI of All Threads
system.cpu01.decode.BlockedCycles           114120940                       # Number of cycles decode is blocked
system.cpu01.decode.DecodedInsts           2064865557                       # Number of instructions handled by decode
system.cpu01.decode.IdleCycles              154732241                       # Number of cycles decode is idle
system.cpu01.decode.RunCycles               296611772                       # Number of cycles decode is running
system.cpu01.decode.SquashCycles             19591352                       # Number of cycles decode is squashing
system.cpu01.decode.UnblockCycles            17619899                       # Number of cycles decode is unblocking
system.cpu01.dtb.rdAccesses                 132752455                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                         276                       # TLB misses on read requests
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.wrAccesses                   3424752                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                           2                       # TLB misses on write requests
system.cpu01.fetch.Branches                 303692437                       # Number of branches that fetch encountered
system.cpu01.fetch.CacheLines               188528528                       # Number of cache lines fetched
system.cpu01.fetch.Cycles                   383925932                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.IcacheSquashes             6940102                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.IcacheWaitRetryStallCycles          225                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.Insts                   1203285793                       # Number of instructions fetch has processed
system.cpu01.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu01.fetch.MiscStallCycles               2665                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles       232846                       # Number of stall cycles due to pending traps
system.cpu01.fetch.SquashCycles              39182704                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.TlbCycles                        3                       # Number of cycles fetch has spent waiting for tlb
system.cpu01.fetch.branchRate                0.503896                       # Number of branch fetches per cycle
system.cpu01.fetch.icacheStallCycles        198923181                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.predictedBranches         94179918                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.rate                      1.996529                       # Number of inst fetches per cycle
system.cpu01.fetch.rateDist::samples        602676204                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            3.596386                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.497935                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0              251945315     41.80%     41.80% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                5335339      0.89%     42.69% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2               32537148      5.40%     48.09% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3               31101442      5.16%     53.25% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4               25251393      4.19%     57.44% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5               15772315      2.62%     60.06% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6               39144774      6.50%     66.55% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7               23701039      3.93%     70.48% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8              177887439     29.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total          602676204                       # Number of instructions fetched each cycle (Total)
system.cpu01.fp_regfile_reads                      10                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                 134889                       # number of floating regfile writes
system.cpu01.idleCycles                         12802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.iew.branchMispredicts           22442470                       # Number of branch mispredicts detected at execute
system.cpu01.iew.exec_branches              202881340                       # Number of branches executed
system.cpu01.iew.exec_nop                           0                       # number of nop insts executed
system.cpu01.iew.exec_rate                   2.615873                       # Inst execution rate
system.cpu01.iew.exec_refs                  166965385                       # number of memory reference insts executed
system.cpu01.iew.exec_stores                  3424752                       # Number of stores executed
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.iewBlockCycles              93607620                       # Number of cycles IEW is blocking
system.cpu01.iew.iewDispLoadInsts           156802339                       # Number of dispatched load instructions
system.cpu01.iew.iewDispNonSpecInsts              795                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewDispSquashedInsts          634024                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispStoreInsts           12666490                       # Number of dispatched store instructions
system.cpu01.iew.iewDispatchedInsts        1787442101                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewExecLoadInsts           163540633                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts        48018714                       # Number of squashed instructions skipped in execute
system.cpu01.iew.iewExecutedInsts          1576558069                       # Number of executed instructions
system.cpu01.iew.iewIQFullEvents                43530                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.iewSquashCycles             19591352                       # Number of cycles IEW is squashing
system.cpu01.iew.iewUnblockCycles               51155                       # Number of cycles IEW is unblocking
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.cacheBlocked     30599338                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.lsq.thread0.forwLoads        1832392                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.ignoredResponses         2344                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.memOrderViolation          566                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.squashedLoads     70424794                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.squashedStores     10494467                       # Number of stores squashed
system.cpu01.iew.memOrderViolationEvents          566                       # Number of memory order violations
system.cpu01.iew.predictedNotTakenIncorrect     13716390                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.predictedTakenIncorrect      8726080                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.wb_consumers              1710015125                       # num instructions consuming a value
system.cpu01.iew.wb_count                  1529344464                       # cumulative count of insts written-back
system.cpu01.iew.wb_fanout                   0.666875                       # average fanout of values written-back
system.cpu01.iew.wb_producers              1140365883                       # num instructions producing a value
system.cpu01.iew.wb_rate                     2.537535                       # insts written-back per cycle
system.cpu01.iew.wb_sent                   1535265095                       # cumulative count of insts sent to commit
system.cpu01.int_regfile_reads             2088797621                       # number of integer regfile reads
system.cpu01.int_regfile_writes            1337542182                       # number of integer regfile writes
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu01.ipc                             0.929593                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.929593                       # IPC: Total IPC of All Threads
system.cpu01.iq.FU_type_0::No_OpClass        18818401      1.16%      1.16% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu          1399376038     86.14%     87.30% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult           27105730      1.67%     88.96% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   7      0.00%     88.96% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd            703717      0.04%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMultAcc             0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMisc                0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 1      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdDiv                  0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAes                  0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAesMix               0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdPredAlu              0      0.00%     89.01% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead          172970628     10.65%     99.66% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           5468478      0.34%     99.99% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemRead        133779      0.01%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total           1624576788                       # Type of FU issued
system.cpu01.iq.fp_alu_accesses                837512                       # Number of floating point alu accesses
system.cpu01.iq.fp_inst_queue_reads           1675309                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_wakeup_accesses       134841                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_writes          2816095                       # Number of floating instruction queue writes
system.cpu01.iq.fu_busy_cnt                  53186385                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.032739                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu              53089766     99.82%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMultAcc               0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMisc                  0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdDiv                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAdd              0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAlu              0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceCmp              0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAes                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAesMix                 0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash               0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash2              0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash             0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash2            0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma2              0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma3              0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdPredAlu                0      0.00%     99.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                95779      0.18%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 834      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemRead               6      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.int_alu_accesses           1658107260                       # Number of integer alu accesses
system.cpu01.iq.int_inst_queue_reads       3912883690                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_wakeup_accesses   1529209623                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.int_inst_queue_writes      2574351334                       # Number of integer instruction queue writes
system.cpu01.iq.iqInstsAdded               1787439986                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqInstsIssued              1624576788                       # Number of instructions issued
system.cpu01.iq.iqNonSpecInstsAdded              2115                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqSquashedInstsExamined     789725045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedInstsIssued         9542839                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedNonSpecRemoved         2098                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.iqSquashedOperandsExamined    808164745                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.issued_per_cycle::samples    602676204                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       2.695605                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.620563                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0         223296039     37.05%     37.05% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1          43649934      7.24%     44.29% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2          39110434      6.49%     50.78% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3          65296952     10.83%     61.62% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4          51914518      8.61%     70.23% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5          49600958      8.23%     78.46% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6          80756077     13.40%     91.86% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7          25794530      4.28%     96.14% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8          23256762      3.86%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total     602676204                       # Number of insts issued each cycle
system.cpu01.iq.rate                         2.695547                       # Inst issue rate
system.cpu01.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu01.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu01.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu01.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.wrAccesses                 188613996                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                       85478                       # TLB misses on write requests
system.cpu01.memDep0.conflictingLoads         6487012                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            908                       # Number of conflicting stores.
system.cpu01.memDep0.insertedLoads          156802339                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores          12666490                       # Number of stores inserted to the mem dependence unit.
system.cpu01.misc_regfile_reads             612509100                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu01.numCycles                      602689006                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean     2006831160                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value   2006831160                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value   2006831160                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON  310986312390                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED   2006831160                       # Cumulative time (in ticks) in various power states
system.cpu01.quiesceCycles                  337230344                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.rename.BlockCycles             113694935                       # Number of cycles rename is blocking
system.cpu01.rename.CommittedMaps          1332080970                       # Number of HB maps that are committed
system.cpu01.rename.IQFullEvents               459328                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.IdleCycles              168422920                       # Number of cycles rename is idle
system.cpu01.rename.ROBFullEvents              235256                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenameLookups          4825982075                       # Number of register rename lookups that rename has made
system.cpu01.rename.RenamedInsts           1971680887                       # Number of instructions processed by rename
system.cpu01.rename.RenamedOperands        2605935324                       # Number of destination operands rename has renamed
system.cpu01.rename.RunCycles               298186049                       # Number of cycles rename is running
system.cpu01.rename.SquashCycles             19591352                       # Number of cycles rename is squashing
system.cpu01.rename.UnblockCycles             2780452                       # Number of cycles rename is unblocking
system.cpu01.rename.UndoneMaps             1273854294                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.fp_rename_lookups          289110                       # Number of floating rename lookups
system.cpu01.rename.int_rename_lookups     2722892306                       # Number of integer rename lookups
system.cpu01.rename.serializeStallCycles          496                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.serializingInsts               45                       # count of serializing insts renamed
system.cpu01.rename.skidInsts                11539647                       # count of insts added to the skid buffer
system.cpu01.rename.tempSerializingInsts           41                       # count of temporary serializing insts renamed
system.cpu01.rob.rob_reads                 2234102942                       # The number of ROB reads
system.cpu01.rob.rob_writes                3686350946                       # The number of ROB writes
system.cpu01.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu02.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu02.branchPred.BTBLookups          235402070                       # Number of BTB lookups
system.cpu02.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.condIncorrect        19716151                       # Number of conditional branches incorrect
system.cpu02.branchPred.condPredicted       304509482                       # Number of conditional branches predicted
system.cpu02.branchPred.indirectHits         94207493                       # Number of indirect target hits.
system.cpu02.branchPred.indirectLookups     235402070                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectMisses      141194577                       # Number of indirect misses.
system.cpu02.branchPred.lookups             304509482                       # Number of BP lookups
system.cpu02.branchPred.usedRAS                 89156                       # Number of times the RAS was used to get a target.
system.cpu02.branchPredindirectMispredicted      4847225                       # Number of mispredicted indirect branches.
system.cpu02.cc_regfile_reads               956261943                       # number of cc regfile reads
system.cpu02.cc_regfile_writes              681328804                       # number of cc regfile writes
system.cpu02.commit.amos                            0                       # Number of atomic instructions committed
system.cpu02.commit.branchMispredicts        19716536                       # The number of times a branch was mispredicted
system.cpu02.commit.branches                145197789                       # Number of branches committed
system.cpu02.commit.bw_lim_events            44831522                       # number cycles where commit BW limit reached
system.cpu02.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.commitSquashedInsts     793825188                       # The number of squashed insts skipped by commit
system.cpu02.commit.committedInsts          560127657                       # Number of instructions committed
system.cpu02.commit.committedOps            997496017                       # Number of ops (including micro ops) committed
system.cpu02.commit.committed_per_cycle::samples    492551065                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.025163                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.488038                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0    197368457     40.07%     40.07% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1     94090035     19.10%     59.17% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2     30719734      6.24%     65.41% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3     54079827     10.98%     76.39% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4     50594977     10.27%     86.66% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5     10041189      2.04%     88.70% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6      7288264      1.48%     90.18% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7      3537060      0.72%     90.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8     44831522      9.10%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total    492551065                       # Number of insts commited each cycle
system.cpu02.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu02.commit.function_calls                 10                       # Number of function calls committed.
system.cpu02.commit.int_insts               989567656                       # Number of committed integer instructions.
system.cpu02.commit.loads                    86359049                       # Number of loads committed
system.cpu02.commit.membars                        10                       # Number of memory barriers committed
system.cpu02.commit.op_class_0::No_OpClass      7559246      0.76%      0.76% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu      881186818     88.34%     89.10% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult      20219025      2.03%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead      86359041      8.66%     99.78% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      2171863      0.22%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total       997496017                       # Class of committed instruction
system.cpu02.commit.refs                     88530920                       # Number of memory references committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu02.committedInsts                 560127657                       # Number of Instructions Simulated
system.cpu02.committedOps                   997496017                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.078786                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.078786                       # CPI: Total CPI of All Threads
system.cpu02.decode.BlockedCycles           114412243                       # Number of cycles decode is blocked
system.cpu02.decode.DecodedInsts           2070598190                       # Number of instructions handled by decode
system.cpu02.decode.IdleCycles              155098274                       # Number of cycles decode is idle
system.cpu02.decode.RunCycles               297297403                       # Number of cycles decode is running
system.cpu02.decode.SquashCycles             19717046                       # Number of cycles decode is squashing
system.cpu02.decode.UnblockCycles            17722525                       # Number of cycles decode is unblocking
system.cpu02.dtb.rdAccesses                 132971438                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.wrAccesses                   3444391                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                           2                       # TLB misses on write requests
system.cpu02.fetch.Branches                 304509482                       # Number of branches that fetch encountered
system.cpu02.fetch.CacheLines               188966322                       # Number of cache lines fetched
system.cpu02.fetch.Cycles                   384843204                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.IcacheSquashes             6971663                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.IcacheWaitRetryStallCycles          246                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.Insts                   1206616226                       # Number of instructions fetch has processed
system.cpu02.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu02.fetch.MiscStallCycles               3446                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles       243081                       # Number of stall cycles due to pending traps
system.cpu02.fetch.SquashCycles              39434092                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.branchRate                0.503940                       # Number of branch fetches per cycle
system.cpu02.fetch.icacheStallCycles        199440468                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.predictedBranches         94296649                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.rate                      1.996857                       # Number of inst fetches per cycle
system.cpu02.fetch.rateDist::samples        604247491                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            3.597874                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.498468                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0              252519426     41.79%     41.79% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                5373695      0.89%     42.68% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2               32626148      5.40%     48.08% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3               31127336      5.15%     53.23% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4               25299521      4.19%     57.42% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5               15839611      2.62%     60.04% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6               39186007      6.49%     66.52% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7               23719952      3.93%     70.45% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8              178555795     29.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total          604247491                       # Number of instructions fetched each cycle (Total)
system.cpu02.fp_regfile_reads                      23                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                 137451                       # number of floating regfile writes
system.cpu02.idleCycles                         10323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.iew.branchMispredicts           22616711                       # Number of branch mispredicts detected at execute
system.cpu02.iew.exec_branches              203134488                       # Number of branches executed
system.cpu02.iew.exec_nop                           0                       # number of nop insts executed
system.cpu02.iew.exec_rate                   2.613429                       # Inst execution rate
system.cpu02.iew.exec_refs                  167191806                       # number of memory reference insts executed
system.cpu02.iew.exec_stores                  3444391                       # Number of stores executed
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.iewBlockCycles              93939821                       # Number of cycles IEW is blocking
system.cpu02.iew.iewDispLoadInsts           157162910                       # Number of dispatched load instructions
system.cpu02.iew.iewDispNonSpecInsts              883                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewDispSquashedInsts          649039                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispStoreInsts           12783898                       # Number of dispatched store instructions
system.cpu02.iew.iewDispatchedInsts        1791333672                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewExecLoadInsts           163747415                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts        48298107                       # Number of squashed instructions skipped in execute
system.cpu02.iew.iewExecutedInsts          1579184677                       # Number of executed instructions
system.cpu02.iew.iewIQFullEvents                41926                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.iewSquashCycles             19717046                       # Number of cycles IEW is squashing
system.cpu02.iew.iewUnblockCycles               50163                       # Number of cycles IEW is unblocking
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.cacheBlocked     30631032                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.lsq.thread0.forwLoads        1830651                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.ignoredResponses         2239                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.memOrderViolation          547                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.squashedLoads     70803858                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.squashedStores     10612027                       # Number of stores squashed
system.cpu02.iew.memOrderViolationEvents          547                       # Number of memory order violations
system.cpu02.iew.predictedNotTakenIncorrect     13848490                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.predictedTakenIncorrect      8768221                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.wb_consumers              1712309483                       # num instructions consuming a value
system.cpu02.iew.wb_count                  1531882942                       # cumulative count of insts written-back
system.cpu02.iew.wb_fanout                   0.667024                       # average fanout of values written-back
system.cpu02.iew.wb_producers              1142150891                       # num instructions producing a value
system.cpu02.iew.wb_rate                     2.535148                       # insts written-back per cycle
system.cpu02.iew.wb_sent                   1537833103                       # cumulative count of insts sent to commit
system.cpu02.int_regfile_reads             2091644191                       # number of integer regfile reads
system.cpu02.int_regfile_writes            1339784978                       # number of integer regfile writes
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu02.ipc                             0.926968                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.926968                       # IPC: Total IPC of All Threads
system.cpu02.iq.FU_type_0::No_OpClass        18902422      1.16%      1.16% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu          1401860872     86.14%     87.30% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult           27129136      1.67%     88.97% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   7      0.00%     88.97% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd            712978      0.04%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMultAcc             0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMisc                0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  4      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 1      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdDiv                  0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAes                  0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAesMix               0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdPredAlu              0      0.00%     89.01% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead          173233661     10.64%     99.65% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           5507374      0.34%     99.99% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemRead        136321      0.01%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemWrite           15      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total           1627482791                       # Type of FU issued
system.cpu02.iq.fp_alu_accesses                849334                       # Number of floating point alu accesses
system.cpu02.iq.fp_inst_queue_reads           1698970                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_wakeup_accesses       137406                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_writes          2853235                       # Number of floating instruction queue writes
system.cpu02.iq.fu_busy_cnt                  53345677                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.032778                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu              53248137     99.82%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMultAcc               0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMisc                  0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdDiv                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAdd              0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAlu              0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceCmp              0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAes                    0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAesMix                 0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash               0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash2              0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash             0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash2            0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma2              0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma3              0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdPredAlu                0      0.00%     99.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                96710      0.18%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 815      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemRead              14      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemWrite              1      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.int_alu_accesses           1661076712                       # Number of integer alu accesses
system.cpu02.iq.int_inst_queue_reads       3920511205                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_wakeup_accesses   1531745536                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.int_inst_queue_writes      2582318354                       # Number of integer instruction queue writes
system.cpu02.iq.iqInstsAdded               1791331308                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqInstsIssued              1627482791                       # Number of instructions issued
system.cpu02.iq.iqNonSpecInstsAdded              2364                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqSquashedInstsExamined     793837622                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedInstsIssued         9651432                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedNonSpecRemoved         2347                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.iqSquashedOperandsExamined    812340628                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.issued_per_cycle::samples    604247491                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       2.693404                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.620921                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0         224204603     37.10%     37.10% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1          43755830      7.24%     44.35% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2          39193368      6.49%     50.83% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3          65384945     10.82%     61.65% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4          51918599      8.59%     70.25% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5          49690726      8.22%     78.47% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6          80964257     13.40%     91.87% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7          25809482      4.27%     96.14% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8          23325681      3.86%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total     604247491                       # Number of insts issued each cycle
system.cpu02.iq.rate                         2.693358                       # Inst issue rate
system.cpu02.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu02.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu02.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu02.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.wrAccesses                 189055579                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                       89267                       # TLB misses on write requests
system.cpu02.memDep0.conflictingLoads         6523727                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           1035                       # Number of conflicting stores.
system.cpu02.memDep0.insertedLoads          157162910                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores          12783898                       # Number of stores inserted to the mem dependence unit.
system.cpu02.misc_regfile_reads             613421209                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu02.numCycles                      604257814                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean     1481956560                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value   1481956560                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value   1481956560                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON  311511186990                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED   1481956560                       # Cumulative time (in ticks) in various power states
system.cpu02.quiesceCycles                  335661536                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.rename.BlockCycles             113973007                       # Number of cycles rename is blocking
system.cpu02.rename.CommittedMaps          1331790364                       # Number of HB maps that are committed
system.cpu02.rename.IQFullEvents               469131                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.IdleCycles              168878180                       # Number of cycles rename is idle
system.cpu02.rename.ROBFullEvents              242922                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.RenameLookups          4838034608                       # Number of register rename lookups that rename has made
system.cpu02.rename.RenamedInsts           1976795030                       # Number of instructions processed by rename
system.cpu02.rename.RenamedOperands        2612358230                       # Number of destination operands rename has renamed
system.cpu02.rename.RunCycles               298872827                       # Number of cycles rename is running
system.cpu02.rename.SquashCycles             19717046                       # Number of cycles rename is squashing
system.cpu02.rename.UnblockCycles             2804705                       # Number of cycles rename is unblocking
system.cpu02.rename.UndoneMaps             1280567805                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.fp_rename_lookups          294775                       # Number of floating rename lookups
system.cpu02.rename.int_rename_lookups     2729755567                       # Number of integer rename lookups
system.cpu02.rename.serializeStallCycles         1726                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.serializingInsts               38                       # count of serializing insts renamed
system.cpu02.rename.skidInsts                11626728                       # count of insts added to the skid buffer
system.cpu02.rename.tempSerializingInsts           37                       # count of temporary serializing insts renamed
system.cpu02.rob.rob_reads                 2239037875                       # The number of ROB reads
system.cpu02.rob.rob_writes                3694778179                       # The number of ROB writes
system.cpu02.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu03.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu03.branchPred.BTBLookups          234717879                       # Number of BTB lookups
system.cpu03.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.condIncorrect        19651985                       # Number of conditional branches incorrect
system.cpu03.branchPred.condPredicted       304008239                       # Number of conditional branches predicted
system.cpu03.branchPred.indirectHits         94166258                       # Number of indirect target hits.
system.cpu03.branchPred.indirectLookups     234717879                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectMisses      140551621                       # Number of indirect misses.
system.cpu03.branchPred.lookups             304008239                       # Number of BP lookups
system.cpu03.branchPred.usedRAS                 88529                       # Number of times the RAS was used to get a target.
system.cpu03.branchPredindirectMispredicted      4796214                       # Number of mispredicted indirect branches.
system.cpu03.cc_regfile_reads               955506863                       # number of cc regfile reads
system.cpu03.cc_regfile_writes              680625692                       # number of cc regfile writes
system.cpu03.commit.amos                            0                       # Number of atomic instructions committed
system.cpu03.commit.branchMispredicts        19652313                       # The number of times a branch was mispredicted
system.cpu03.commit.branches                145210831                       # Number of branches committed
system.cpu03.commit.bw_lim_events            44863338                       # number cycles where commit BW limit reached
system.cpu03.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.commitSquashedInsts     791227248                       # The number of squashed insts skipped by commit
system.cpu03.commit.committedInsts          560175089                       # Number of instructions committed
system.cpu03.commit.committedOps            997587113                       # Number of ops (including micro ops) committed
system.cpu03.commit.committed_per_cycle::samples    492034878                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     2.027472                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.488907                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0    196884943     40.01%     40.01% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1     94051386     19.11%     59.13% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2     30726042      6.24%     65.37% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3     54087215     10.99%     76.37% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4     50548558     10.27%     86.64% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5     10052636      2.04%     88.68% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6      7287438      1.48%     90.16% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7      3533322      0.72%     90.88% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8     44863338      9.12%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total    492034878                       # Number of insts commited each cycle
system.cpu03.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu03.commit.function_calls                 10                       # Number of function calls committed.
system.cpu03.commit.int_insts               989658581                       # Number of committed integer instructions.
system.cpu03.commit.loads                    86366079                       # Number of loads committed
system.cpu03.commit.membars                        10                       # Number of memory barriers committed
system.cpu03.commit.op_class_0::No_OpClass      7563006      0.76%      0.76% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu      881264396     88.34%     89.10% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult      20221719      2.03%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead      86366071      8.66%     99.78% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      2171897      0.22%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total       997587113                       # Class of committed instruction
system.cpu03.commit.refs                     88537984                       # Number of memory references committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu03.committedInsts                 560175089                       # Number of Instructions Simulated
system.cpu03.committedOps                   997587113                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.077068                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.077068                       # CPI: Total CPI of All Threads
system.cpu03.decode.BlockedCycles           114201898                       # Number of cycles decode is blocked
system.cpu03.decode.DecodedInsts           2067000468                       # Number of instructions handled by decode
system.cpu03.decode.IdleCycles              154939519                       # Number of cycles decode is idle
system.cpu03.decode.RunCycles               296879984                       # Number of cycles decode is running
system.cpu03.decode.SquashCycles             19652694                       # Number of cycles decode is squashing
system.cpu03.decode.UnblockCycles            17664767                       # Number of cycles decode is unblocking
system.cpu03.dtb.rdAccesses                 132830367                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                         275                       # TLB misses on read requests
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.wrAccesses                   3433581                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                           2                       # TLB misses on write requests
system.cpu03.fetch.Branches                 304008239                       # Number of branches that fetch encountered
system.cpu03.fetch.CacheLines               188756024                       # Number of cache lines fetched
system.cpu03.fetch.Cycles                   384250272                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.IcacheSquashes             6955612                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.IcacheWaitRetryStallCycles          261                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.Insts                   1204592566                       # Number of instructions fetch has processed
system.cpu03.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu03.fetch.MiscStallCycles               4033                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles       242625                       # Number of stall cycles due to pending traps
system.cpu03.fetch.SquashCycles              39305388                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.branchRate                0.503870                       # Number of branch fetches per cycle
system.cpu03.fetch.icacheStallCycles        199188977                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.predictedBranches         94254787                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.rate                      1.996518                       # Number of inst fetches per cycle
system.cpu03.fetch.rateDist::samples        603338862                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            3.596839                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.498079                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0              252186899     41.80%     41.80% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                5356081      0.89%     42.69% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2               32583815      5.40%     48.09% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3               31122628      5.16%     53.25% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4               25254719      4.19%     57.43% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5               15809890      2.62%     60.05% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6               39158302      6.49%     66.54% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7               23729405      3.93%     70.47% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8              178137123     29.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total          603338862                       # Number of instructions fetched each cycle (Total)
system.cpu03.fp_regfile_reads                      17                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                 134618                       # number of floating regfile writes
system.cpu03.idleCycles                          7798                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.iew.branchMispredicts           22525452                       # Number of branch mispredicts detected at execute
system.cpu03.iew.exec_branches              202972381                       # Number of branches executed
system.cpu03.iew.exec_nop                           0                       # number of nop insts executed
system.cpu03.iew.exec_rate                   2.614752                       # Inst execution rate
system.cpu03.iew.exec_refs                  167184606                       # number of memory reference insts executed
system.cpu03.iew.exec_stores                  3433581                       # Number of stores executed
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.iewBlockCycles              93757677                       # Number of cycles IEW is blocking
system.cpu03.iew.iewDispLoadInsts           156946888                       # Number of dispatched load instructions
system.cpu03.iew.iewDispNonSpecInsts             1071                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewDispSquashedInsts          637264                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispStoreInsts           12733165                       # Number of dispatched store instructions
system.cpu03.iew.iewDispatchedInsts        1788820019                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewExecLoadInsts           163751025                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts        48139600                       # Number of squashed instructions skipped in execute
system.cpu03.iew.iewExecutedInsts          1577602096                       # Number of executed instructions
system.cpu03.iew.iewIQFullEvents                45465                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.iewSquashCycles             19652694                       # Number of cycles IEW is squashing
system.cpu03.iew.iewUnblockCycles               54497                       # Number of cycles IEW is unblocking
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.cacheBlocked     30646886                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.lsq.thread0.forwLoads        1830449                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.ignoredResponses         2077                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.memOrderViolation          499                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.squashedLoads     70580806                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.squashedStores     10561260                       # Number of stores squashed
system.cpu03.iew.memOrderViolationEvents          499                       # Number of memory order violations
system.cpu03.iew.predictedNotTakenIncorrect     13765518                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.predictedTakenIncorrect      8759934                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.wb_consumers              1710653666                       # num instructions consuming a value
system.cpu03.iew.wb_count                  1530214911                       # cumulative count of insts written-back
system.cpu03.iew.wb_fanout                   0.666977                       # average fanout of values written-back
system.cpu03.iew.wb_producers              1140966120                       # num instructions producing a value
system.cpu03.iew.wb_rate                     2.536212                       # insts written-back per cycle
system.cpu03.iew.wb_sent                   1536153845                       # cumulative count of insts sent to commit
system.cpu03.int_regfile_reads             2089882715                       # number of integer regfile reads
system.cpu03.int_regfile_writes            1338302975                       # number of integer regfile writes
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu03.ipc                             0.928446                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.928446                       # IPC: Total IPC of All Threads
system.cpu03.iq.FU_type_0::No_OpClass        18865057      1.16%      1.16% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu          1400244879     86.13%     87.29% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult           27111163      1.67%     88.96% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   7      0.00%     88.96% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd            708457      0.04%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMultAcc             0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMisc                0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  4      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 1      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdDiv                  0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAes                  0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAesMix               0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdPredAlu              0      0.00%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead          173201053     10.65%     99.65% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           5477572      0.34%     99.99% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemRead        133498      0.01%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemWrite           12      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total           1625741703                       # Type of FU issued
system.cpu03.iq.fp_alu_accesses                841982                       # Number of floating point alu accesses
system.cpu03.iq.fp_inst_queue_reads           1684289                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_wakeup_accesses       134574                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_writes          2835183                       # Number of floating instruction queue writes
system.cpu03.iq.fu_busy_cnt                  53200640                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.032724                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu              53099397     99.81%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMultAcc               0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMisc                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdDiv                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAdd              0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAlu              0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceCmp              0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAes                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAesMix                 0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash               0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash2              0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash             0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash2            0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma2              0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma3              0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdPredAlu                0      0.00%     99.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead               100395      0.19%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 838      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemRead              10      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.int_alu_accesses           1659235304                       # Number of integer alu accesses
system.cpu03.iq.int_inst_queue_reads       3915903687                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_wakeup_accesses   1530080337                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.int_inst_queue_writes      2577217989                       # Number of integer instruction queue writes
system.cpu03.iq.iqInstsAdded               1788817091                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqInstsIssued              1625741703                       # Number of instructions issued
system.cpu03.iq.iqNonSpecInstsAdded              2928                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqSquashedInstsExamined     791232873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedInstsIssued         9565075                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedNonSpecRemoved         2911                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.iqSquashedOperandsExamined    809748158                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.issued_per_cycle::samples    603338862                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       2.694575                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.620370                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0         223635283     37.07%     37.07% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1          43711526      7.24%     44.31% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2          39157841      6.49%     50.80% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3          65359028     10.83%     61.63% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4          51945876      8.61%     70.24% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5          49654903      8.23%     78.47% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6          80803638     13.39%     91.87% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7          25808572      4.28%     96.14% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8          23262195      3.86%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total     603338862                       # Number of insts issued each cycle
system.cpu03.iq.rate                         2.694540                       # Inst issue rate
system.cpu03.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu03.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu03.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu03.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.wrAccesses                 188844555                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                       88541                       # TLB misses on write requests
system.cpu03.memDep0.conflictingLoads         6514475                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           1206                       # Number of conflicting stores.
system.cpu03.memDep0.insertedLoads          156946888                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores          12733165                       # Number of stores inserted to the mem dependence unit.
system.cpu03.misc_regfile_reads             612987930                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu03.numCycles                      603346660                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean     1783265283                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value   1783265283                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value   1783265283                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON  311209878267                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED   1783265283                       # Cumulative time (in ticks) in various power states
system.cpu03.quiesceCycles                  336572690                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.rename.BlockCycles             113759260                       # Number of cycles rename is blocking
system.cpu03.rename.CommittedMaps          1331915083                       # Number of HB maps that are committed
system.cpu03.rename.IQFullEvents               477143                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.IdleCycles              168662432                       # Number of cycles rename is idle
system.cpu03.rename.ROBFullEvents              236910                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenameLookups          4830302472                       # Number of register rename lookups that rename has made
system.cpu03.rename.RenamedInsts           1973558409                       # Number of instructions processed by rename
system.cpu03.rename.RenamedOperands        2608161725                       # Number of destination operands rename has renamed
system.cpu03.rename.RunCycles               298455879                       # Number of cycles rename is running
system.cpu03.rename.SquashCycles             19652694                       # Number of cycles rename is squashing
system.cpu03.rename.UnblockCycles             2803597                       # Number of cycles rename is unblocking
system.cpu03.rename.UndoneMaps             1276246581                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.fp_rename_lookups          290439                       # Number of floating rename lookups
system.cpu03.rename.int_rename_lookups     2725428622                       # Number of integer rename lookups
system.cpu03.rename.serializeStallCycles         5000                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.serializingInsts               32                       # count of serializing insts renamed
system.cpu03.rename.skidInsts                11599410                       # count of insts added to the skid buffer
system.cpu03.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.cpu03.rob.rob_reads                 2235984510                       # The number of ROB reads
system.cpu03.rob.rob_writes                3689367157                       # The number of ROB writes
system.cpu03.timesIdled                            30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu04.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu04.branchPred.BTBLookups          235702341                       # Number of BTB lookups
system.cpu04.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.condIncorrect        19942081                       # Number of conditional branches incorrect
system.cpu04.branchPred.condPredicted       305810169                       # Number of conditional branches predicted
system.cpu04.branchPred.indirectHits         94211731                       # Number of indirect target hits.
system.cpu04.branchPred.indirectLookups     235702341                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectMisses      141490610                       # Number of indirect misses.
system.cpu04.branchPred.lookups             305810169                       # Number of BP lookups
system.cpu04.branchPred.usedRAS                 91848                       # Number of times the RAS was used to get a target.
system.cpu04.branchPredindirectMispredicted      5017028                       # Number of mispredicted indirect branches.
system.cpu04.cc_regfile_reads               957403307                       # number of cc regfile reads
system.cpu04.cc_regfile_writes              682550158                       # number of cc regfile writes
system.cpu04.commit.amos                            0                       # Number of atomic instructions committed
system.cpu04.commit.branchMispredicts        19942429                       # The number of times a branch was mispredicted
system.cpu04.commit.branches                145225642                       # Number of branches committed
system.cpu04.commit.bw_lim_events            44764246                       # number cycles where commit BW limit reached
system.cpu04.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.commitSquashedInsts     799630377                       # The number of squashed insts skipped by commit
system.cpu04.commit.committedInsts          560234575                       # Number of instructions committed
system.cpu04.commit.committedOps            997691091                       # Number of ops (including micro ops) committed
system.cpu04.commit.committed_per_cycle::samples    494466919                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     2.017710                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.485366                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0    199049025     40.26%     40.26% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1     94244474     19.06%     59.32% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2     30736280      6.22%     65.53% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3     54073415     10.94%     76.47% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4     50738664     10.26%     86.73% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5     10031398      2.03%     88.76% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6      7277721      1.47%     90.23% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7      3551696      0.72%     90.95% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8     44764246      9.05%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total    494466919                       # Number of insts commited each cycle
system.cpu04.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu04.commit.function_calls                 10                       # Number of function calls committed.
system.cpu04.commit.int_insts               989764640                       # Number of committed integer instructions.
system.cpu04.commit.loads                    86374914                       # Number of loads committed
system.cpu04.commit.membars                        10                       # Number of memory barriers committed
system.cpu04.commit.op_class_0::No_OpClass      7562924      0.76%      0.76% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu      881357341     88.34%     89.10% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult      20224179      2.03%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead      86374906      8.66%     99.78% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      2171717      0.22%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total       997691091                       # Class of committed instruction
system.cpu04.commit.refs                     88546639                       # Number of memory references committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu04.committedInsts                 560234575                       # Number of Instructions Simulated
system.cpu04.committedOps                   997691091                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.083670                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.083670                       # CPI: Total CPI of All Threads
system.cpu04.decode.BlockedCycles           115242842                       # Number of cycles decode is blocked
system.cpu04.decode.DecodedInsts           2080244577                       # Number of instructions handled by decode
system.cpu04.decode.IdleCycles              155620616                       # Number of cycles decode is idle
system.cpu04.decode.RunCycles               298369013                       # Number of cycles decode is running
system.cpu04.decode.SquashCycles             19942933                       # Number of cycles decode is squashing
system.cpu04.decode.UnblockCycles            17924704                       # Number of cycles decode is unblocking
system.cpu04.dtb.rdAccesses                 133348359                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.wrAccesses                   3486486                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu04.fetch.Branches                 305810169                       # Number of branches that fetch encountered
system.cpu04.fetch.CacheLines               189576930                       # Number of cache lines fetched
system.cpu04.fetch.Cycles                   386699297                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.IcacheSquashes             7011319                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.IcacheWaitRetryStallCycles          262                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.Insts                   1212632255                       # Number of instructions fetch has processed
system.cpu04.fetch.ItlbSquashes                     4                       # Number of outstanding ITLB misses that were squashed
system.cpu04.fetch.MiscStallCycles               1781                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles       249074                       # Number of stall cycles due to pending traps
system.cpu04.fetch.SquashCycles              39885866                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.TlbCycles                       62                       # Number of cycles fetch has spent waiting for tlb
system.cpu04.fetch.branchRate                0.503715                       # Number of branch fetches per cycle
system.cpu04.fetch.icacheStallCycles        200206699                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.predictedBranches         94303579                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.rate                      1.997386                       # Number of inst fetches per cycle
system.cpu04.fetch.rateDist::samples        607100108                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            3.600225                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.500045                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0              253685453     41.79%     41.79% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                5458926      0.90%     42.69% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2               32739181      5.39%     48.08% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3               31157630      5.13%     53.21% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4               25271672      4.16%     57.37% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5               15912766      2.62%     59.99% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6               39297675      6.47%     66.47% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7               23764496      3.91%     70.38% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8              179812309     29.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total          607100108                       # Number of instructions fetched each cycle (Total)
system.cpu04.fp_regfile_reads                      32                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                 140572                       # number of floating regfile writes
system.cpu04.idleCycles                          9427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.iew.branchMispredicts           22949378                       # Number of branch mispredicts detected at execute
system.cpu04.iew.exec_branches              203456585                       # Number of branches executed
system.cpu04.iew.exec_nop                           0                       # number of nop insts executed
system.cpu04.iew.exec_rate                   2.607338                       # Inst execution rate
system.cpu04.iew.exec_refs                  167763600                       # number of memory reference insts executed
system.cpu04.iew.exec_stores                  3486486                       # Number of stores executed
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.iewBlockCycles              94767921                       # Number of cycles IEW is blocking
system.cpu04.iew.iewDispLoadInsts           157867848                       # Number of dispatched load instructions
system.cpu04.iew.iewDispNonSpecInsts             1201                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewDispSquashedInsts          663750                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispStoreInsts           13148529                       # Number of dispatched store instructions
system.cpu04.iew.iewDispatchedInsts        1797333122                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewExecLoadInsts           164277114                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts        48910760                       # Number of squashed instructions skipped in execute
system.cpu04.iew.iewExecutedInsts          1582939484                       # Number of executed instructions
system.cpu04.iew.iewIQFullEvents                42928                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewLSQFullEvents                 112                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.iewSquashCycles             19942933                       # Number of cycles IEW is squashing
system.cpu04.iew.iewUnblockCycles               54064                       # Number of cycles IEW is unblocking
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.cacheBlocked     30716532                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.lsq.thread0.forwLoads        1841278                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.ignoredResponses         2254                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.memOrderViolation          476                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.squashedLoads     71492931                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.squashedStores     10976804                       # Number of stores squashed
system.cpu04.iew.memOrderViolationEvents          476                       # Number of memory order violations
system.cpu04.iew.predictedNotTakenIncorrect     14144711                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.predictedTakenIncorrect      8804667                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.wb_consumers              1714999082                       # num instructions consuming a value
system.cpu04.iew.wb_count                  1535305583                       # cumulative count of insts written-back
system.cpu04.iew.wb_fanout                   0.667316                       # average fanout of values written-back
system.cpu04.iew.wb_producers              1144446960                       # num instructions producing a value
system.cpu04.iew.wb_rate                     2.528877                       # insts written-back per cycle
system.cpu04.iew.wb_sent                   1541328239                       # cumulative count of insts sent to commit
system.cpu04.int_regfile_reads             2095459808                       # number of integer regfile reads
system.cpu04.int_regfile_writes            1342738489                       # number of integer regfile writes
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu04.ipc                             0.922790                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.922790                       # IPC: Total IPC of All Threads
system.cpu04.iq.FU_type_0::No_OpClass        19119375      1.17%      1.17% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu          1405208461     86.11%     87.28% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult           27151617      1.66%     88.95% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   7      0.00%     88.95% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd            737627      0.05%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMultAcc             0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMisc                0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  1      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  6      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 1      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdDiv                  0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAes                  0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAesMix               0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdPredAlu              0      0.00%     88.99% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead          173874431     10.66%     99.65% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           5619290      0.34%     99.99% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemRead        139417      0.01%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemWrite           16      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total           1631850249                       # Type of FU issued
system.cpu04.iq.fp_alu_accesses                877084                       # Number of floating point alu accesses
system.cpu04.iq.fp_inst_queue_reads           1754482                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_wakeup_accesses       140528                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_writes          2951921                       # Number of floating instruction queue writes
system.cpu04.iq.fu_busy_cnt                  53369990                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.032705                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu              53266210     99.81%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMultAcc               0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMisc                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdDiv                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAdd              0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAlu              0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceCmp              0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAes                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAesMix                 0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash               0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash2              0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash             0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash2            0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma2              0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma3              0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdPredAlu                0      0.00%     99.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead               102920      0.19%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 845      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemRead              15      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.int_alu_accesses           1665223780                       # Number of integer alu accesses
system.cpu04.iq.int_inst_queue_reads       3932123345                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_wakeup_accesses   1535165055                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.int_inst_queue_writes      2594023501                       # Number of integer instruction queue writes
system.cpu04.iq.iqInstsAdded               1797329809                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqInstsIssued              1631850249                       # Number of instructions issued
system.cpu04.iq.iqNonSpecInstsAdded              3313                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqSquashedInstsExamined     799642001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedInstsIssued         9707236                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedNonSpecRemoved         3296                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.iqSquashedOperandsExamined    820153257                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.issued_per_cycle::samples    607100108                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       2.687943                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.620777                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0         225885360     37.21%     37.21% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1          44011419      7.25%     44.46% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2          39387001      6.49%     50.94% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3          65518335     10.79%     61.74% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4          52059985      8.58%     70.31% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5          49837679      8.21%     78.52% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6          81119176     13.36%     91.88% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7          25882792      4.26%     96.15% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8          23398361      3.85%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total     607100108                       # Number of insts issued each cycle
system.cpu04.iq.rate                         2.687901                       # Inst issue rate
system.cpu04.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu04.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu04.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu04.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.wrAccesses                 189668819                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                       91899                       # TLB misses on write requests
system.cpu04.memDep0.conflictingLoads         6645948                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           1453                       # Number of conflicting stores.
system.cpu04.memDep0.insertedLoads          157867848                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores          13148529                       # Number of stores inserted to the mem dependence unit.
system.cpu04.misc_regfile_reads             614890272                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu04.numCycles                      607109535                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      528333804                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    528333804                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    528333804                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON  312464809746                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    528333804                       # Cumulative time (in ticks) in various power states
system.cpu04.quiesceCycles                  332809815                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.rename.BlockCycles             114729006                       # Number of cycles rename is blocking
system.cpu04.rename.CommittedMaps          1332056832                       # Number of HB maps that are committed
system.cpu04.rename.IQFullEvents               490231                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.IdleCycles              169576530                       # Number of cycles rename is idle
system.cpu04.rename.ROBFullEvents              312870                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.RenameLookups          4858197780                       # Number of register rename lookups that rename has made
system.cpu04.rename.RenamedInsts           1985236454                       # Number of instructions processed by rename
system.cpu04.rename.RenamedOperands        2622344433                       # Number of destination operands rename has renamed
system.cpu04.rename.RunCycles               299926427                       # Number of cycles rename is running
system.cpu04.rename.SQFullEvents                   16                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.SquashCycles             19942933                       # Number of cycles rename is squashing
system.cpu04.rename.UnblockCycles             2920434                       # Number of cycles rename is unblocking
system.cpu04.rename.UndoneMaps             1290287541                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.fp_rename_lookups          300967                       # Number of floating rename lookups
system.cpu04.rename.int_rename_lookups     2741499418                       # Number of integer rename lookups
system.cpu04.rename.serializeStallCycles         4778                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.serializingInsts               33                       # count of serializing insts renamed
system.cpu04.rename.skidInsts                12045265                       # count of insts added to the skid buffer
system.cpu04.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.cpu04.rob.rob_reads                 2247021385                       # The number of ROB reads
system.cpu04.rob.rob_writes                3707728081                       # The number of ROB writes
system.cpu04.timesIdled                            29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu05.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu05.branchPred.BTBLookups          235461293                       # Number of BTB lookups
system.cpu05.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.condIncorrect        19748160                       # Number of conditional branches incorrect
system.cpu05.branchPred.condPredicted       304611156                       # Number of conditional branches predicted
system.cpu05.branchPred.indirectHits         94195952                       # Number of indirect target hits.
system.cpu05.branchPred.indirectLookups     235461293                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectMisses      141265341                       # Number of indirect misses.
system.cpu05.branchPred.lookups             304611156                       # Number of BP lookups
system.cpu05.branchPred.usedRAS                 88897                       # Number of times the RAS was used to get a target.
system.cpu05.branchPredindirectMispredicted      4887274                       # Number of mispredicted indirect branches.
system.cpu05.cc_regfile_reads               955985531                       # number of cc regfile reads
system.cpu05.cc_regfile_writes              681200058                       # number of cc regfile writes
system.cpu05.commit.amos                            0                       # Number of atomic instructions committed
system.cpu05.commit.branchMispredicts        19748572                       # The number of times a branch was mispredicted
system.cpu05.commit.branches                145193518                       # Number of branches committed
system.cpu05.commit.bw_lim_events            44827234                       # number cycles where commit BW limit reached
system.cpu05.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.commitSquashedInsts     794165362                       # The number of squashed insts skipped by commit
system.cpu05.commit.committedInsts          560114969                       # Number of instructions committed
system.cpu05.commit.committedOps            997476834                       # Number of ops (including micro ops) committed
system.cpu05.commit.committed_per_cycle::samples    492607285                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     2.024893                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.487809                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0    197391544     40.07%     40.07% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1     94127806     19.11%     59.18% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2     30715420      6.24%     65.41% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3     54067742     10.98%     76.39% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4     50638963     10.28%     86.67% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5     10022181      2.03%     88.70% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6      7284432      1.48%     90.18% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7      3531963      0.72%     90.90% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8     44827234      9.10%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total    492607285                       # Number of insts commited each cycle
system.cpu05.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu05.commit.function_calls                 10                       # Number of function calls committed.
system.cpu05.commit.int_insts               989554809                       # Number of committed integer instructions.
system.cpu05.commit.loads                    86359142                       # Number of loads committed
system.cpu05.commit.membars                        10                       # Number of memory barriers committed
system.cpu05.commit.op_class_0::No_OpClass      7561886      0.76%      0.76% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu      881163037     88.34%     89.10% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult      20220774      2.03%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead      86359134      8.66%     99.78% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      2171979      0.22%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total       997476834                       # Class of committed instruction
system.cpu05.commit.refs                     88531129                       # Number of memory references committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu05.committedInsts                 560114969                       # Number of Instructions Simulated
system.cpu05.committedOps                   997476834                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.078956                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.078956                       # CPI: Total CPI of All Threads
system.cpu05.decode.BlockedCycles           114242739                       # Number of cycles decode is blocked
system.cpu05.decode.DecodedInsts           2071485485                       # Number of instructions handled by decode
system.cpu05.decode.IdleCycles              155197755                       # Number of cycles decode is idle
system.cpu05.decode.RunCycles               297395685                       # Number of cycles decode is running
system.cpu05.decode.SquashCycles             19748975                       # Number of cycles decode is squashing
system.cpu05.decode.UnblockCycles            17746297                       # Number of cycles decode is unblocking
system.cpu05.dtb.rdAccesses                 132997868                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.wrAccesses                   3450994                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu05.fetch.Branches                 304611156                       # Number of branches that fetch encountered
system.cpu05.fetch.CacheLines               189039534                       # Number of cache lines fetched
system.cpu05.fetch.Cycles                   384799566                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.IcacheSquashes             6972129                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.IcacheWaitRetryStallCycles          230                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.Insts                   1207319448                       # Number of instructions fetch has processed
system.cpu05.fetch.MiscStallCycles               3897                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles       242695                       # Number of stall cycles due to pending traps
system.cpu05.fetch.SquashCycles              39497950                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.TlbCycles                        2                       # Number of cycles fetch has spent waiting for tlb
system.cpu05.fetch.branchRate                0.504040                       # Number of branch fetches per cycle
system.cpu05.fetch.icacheStallCycles        199536086                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.predictedBranches         94284849                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.rate                      1.997750                       # Number of inst fetches per cycle
system.cpu05.fetch.rateDist::samples        604331451                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            3.599609                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.498703                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0              252425605     41.77%     41.77% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                5393859      0.89%     42.66% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2               32624502      5.40%     48.06% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3               31113595      5.15%     53.21% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4               25276232      4.18%     57.39% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5               15848801      2.62%     60.01% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6               39214196      6.49%     66.50% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7               23738383      3.93%     70.43% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8              178696278     29.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total          604331451                       # Number of instructions fetched each cycle (Total)
system.cpu05.fp_regfile_reads                      10                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                 136189                       # number of floating regfile writes
system.cpu05.idleCycles                          8147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.iew.branchMispredicts           22672144                       # Number of branch mispredicts detected at execute
system.cpu05.iew.exec_branches              203109808                       # Number of branches executed
system.cpu05.iew.exec_nop                           0                       # number of nop insts executed
system.cpu05.iew.exec_rate                   2.613232                       # Inst execution rate
system.cpu05.iew.exec_refs                  167383217                       # number of memory reference insts executed
system.cpu05.iew.exec_stores                  3450994                       # Number of stores executed
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.iewBlockCycles              94008640                       # Number of cycles IEW is blocking
system.cpu05.iew.iewDispLoadInsts           157264121                       # Number of dispatched load instructions
system.cpu05.iew.iewDispNonSpecInsts              982                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewDispSquashedInsts          648100                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispStoreInsts           12881090                       # Number of dispatched store instructions
system.cpu05.iew.iewDispatchedInsts        1791648716                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewExecLoadInsts           163932223                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts        48433521                       # Number of squashed instructions skipped in execute
system.cpu05.iew.iewExecutedInsts          1579279410                       # Number of executed instructions
system.cpu05.iew.iewIQFullEvents                45081                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.iewSquashCycles             19748975                       # Number of cycles IEW is squashing
system.cpu05.iew.iewUnblockCycles               54546                       # Number of cycles IEW is unblocking
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.cacheBlocked     30674674                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.lsq.thread0.forwLoads        1835095                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.ignoredResponses         2340                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.memOrderViolation          532                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.squashedLoads     70904976                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.squashedStores     10709103                       # Number of stores squashed
system.cpu05.iew.memOrderViolationEvents          532                       # Number of memory order violations
system.cpu05.iew.predictedNotTakenIncorrect     13899586                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.predictedTakenIncorrect      8772558                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.wb_consumers              1711868493                       # num instructions consuming a value
system.cpu05.iew.wb_count                  1531795692                       # cumulative count of insts written-back
system.cpu05.iew.wb_fanout                   0.667122                       # average fanout of values written-back
system.cpu05.iew.wb_producers              1142025135                       # num instructions producing a value
system.cpu05.iew.wb_rate                     2.534660                       # insts written-back per cycle
system.cpu05.iew.wb_sent                   1537767556                       # cumulative count of insts sent to commit
system.cpu05.int_regfile_reads             2091644838                       # number of integer regfile reads
system.cpu05.int_regfile_writes            1339703385                       # number of integer regfile writes
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu05.ipc                             0.926822                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.926822                       # IPC: Total IPC of All Threads
system.cpu05.iq.FU_type_0::No_OpClass        18943641      1.16%      1.16% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu          1401821597     86.12%     87.29% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult           27121116      1.67%     88.95% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   7      0.00%     88.95% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd            719066      0.04%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMultAcc             0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMisc                0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  1      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 1      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdDiv                  0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAes                  0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAesMix               0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdPredAlu              0      0.00%     89.00% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead          173443063     10.66%     99.65% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           5529383      0.34%     99.99% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemRead        135049      0.01%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemWrite           12      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total           1627712936                       # Type of FU issued
system.cpu05.iq.fp_alu_accesses                854145                       # Number of floating point alu accesses
system.cpu05.iq.fp_inst_queue_reads           1708574                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_wakeup_accesses       136140                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_writes          2877459                       # Number of floating instruction queue writes
system.cpu05.iq.fu_busy_cnt                  53271637                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.032728                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu              53169466     99.81%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMultAcc               0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMisc                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdDiv                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAdd              0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAlu              0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceCmp              0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAes                    0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAesMix                 0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash               0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash2              0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash             0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash2            0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma2              0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma3              0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdPredAlu                0      0.00%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead               101272      0.19%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 883      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemRead              16      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.int_alu_accesses           1661186787                       # Number of integer alu accesses
system.cpu05.iq.int_inst_queue_reads       3920924385                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_wakeup_accesses   1531659552                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.int_inst_queue_writes      2582943405                       # Number of integer instruction queue writes
system.cpu05.iq.iqInstsAdded               1791646031                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqInstsIssued              1627712936                       # Number of instructions issued
system.cpu05.iq.iqNonSpecInstsAdded              2685                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqSquashedInstsExamined     794171852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedInstsIssued         9604004                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedNonSpecRemoved         2668                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.iqSquashedOperandsExamined    813528301                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.issued_per_cycle::samples    604331451                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       2.693411                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.620491                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0         224133215     37.09%     37.09% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1          43813269      7.25%     44.34% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2          39234573      6.49%     50.83% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3          65426693     10.83%     61.66% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4          51974060      8.60%     70.26% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5          49699973      8.22%     78.48% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6          80909466     13.39%     91.87% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7          25824075      4.27%     96.14% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8          23316127      3.86%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total     604331451                       # Number of insts issued each cycle
system.cpu05.iq.rate                         2.693375                       # Inst issue rate
system.cpu05.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu05.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu05.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu05.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.wrAccesses                 189128528                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                       89004                       # TLB misses on write requests
system.cpu05.memDep0.conflictingLoads         6555155                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           1168                       # Number of conflicting stores.
system.cpu05.memDep0.insertedLoads          157264121                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores          12881090                       # Number of stores inserted to the mem dependence unit.
system.cpu05.misc_regfile_reads             613587586                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu05.numCycles                      604339598                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean     1448527023                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value   1448527023                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value   1448527023                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON  311544616527                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED   1448527023                       # Cumulative time (in ticks) in various power states
system.cpu05.quiesceCycles                  335579752                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.rename.BlockCycles             113788431                       # Number of cycles rename is blocking
system.cpu05.rename.CommittedMaps          1331765479                       # Number of HB maps that are committed
system.cpu05.rename.IQFullEvents               479140                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.IdleCycles              169000817                       # Number of cycles rename is idle
system.cpu05.rename.ROBFullEvents              254338                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.RenameLookups          4839849596                       # Number of register rename lookups that rename has made
system.cpu05.rename.RenamedInsts           1977513916                       # Number of instructions processed by rename
system.cpu05.rename.RenamedOperands        2612952312                       # Number of destination operands rename has renamed
system.cpu05.rename.RunCycles               298956989                       # Number of cycles rename is running
system.cpu05.rename.SquashCycles             19748975                       # Number of cycles rename is squashing
system.cpu05.rename.UnblockCycles             2835258                       # Number of cycles rename is unblocking
system.cpu05.rename.UndoneMaps             1281186773                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.fp_rename_lookups          292789                       # Number of floating rename lookups
system.cpu05.rename.int_rename_lookups     2730985357                       # Number of integer rename lookups
system.cpu05.rename.serializeStallCycles          981                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.serializingInsts               40                       # count of serializing insts renamed
system.cpu05.rename.skidInsts                11737981                       # count of insts added to the skid buffer
system.cpu05.rename.tempSerializingInsts           39                       # count of temporary serializing insts renamed
system.cpu05.rob.rob_reads                 2239420778                       # The number of ROB reads
system.cpu05.rob.rob_writes                3695446577                       # The number of ROB writes
system.cpu05.timesIdled                            31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu06.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu06.branchPred.BTBLookups          235250319                       # Number of BTB lookups
system.cpu06.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.condIncorrect        19730856                       # Number of conditional branches incorrect
system.cpu06.branchPred.condPredicted       304609802                       # Number of conditional branches predicted
system.cpu06.branchPred.indirectHits         94216326                       # Number of indirect target hits.
system.cpu06.branchPred.indirectLookups     235250319                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectMisses      141033993                       # Number of indirect misses.
system.cpu06.branchPred.lookups             304609802                       # Number of BP lookups
system.cpu06.branchPred.usedRAS                 89628                       # Number of times the RAS was used to get a target.
system.cpu06.branchPredindirectMispredicted      4858701                       # Number of mispredicted indirect branches.
system.cpu06.cc_regfile_reads               956298199                       # number of cc regfile reads
system.cpu06.cc_regfile_writes              681364291                       # number of cc regfile writes
system.cpu06.commit.amos                            0                       # Number of atomic instructions committed
system.cpu06.commit.branchMispredicts        19731166                       # The number of times a branch was mispredicted
system.cpu06.commit.branches                145159925                       # Number of branches committed
system.cpu06.commit.bw_lim_events            44794140                       # number cycles where commit BW limit reached
system.cpu06.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.commitSquashedInsts     794482653                       # The number of squashed insts skipped by commit
system.cpu06.commit.committedInsts          559988073                       # Number of instructions committed
system.cpu06.commit.committedOps            997247777                       # Number of ops (including micro ops) committed
system.cpu06.commit.committed_per_cycle::samples    492516354                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     2.024801                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.487526                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0    197338831     40.07%     40.07% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1     94103571     19.11%     59.17% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2     30737626      6.24%     65.42% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3     54073965     10.98%     76.39% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4     50606562     10.28%     86.67% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5     10037705      2.04%     88.71% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6      7288512      1.48%     90.19% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7      3535442      0.72%     90.91% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8     44794140      9.09%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total    492516354                       # Number of insts commited each cycle
system.cpu06.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu06.commit.function_calls                 10                       # Number of function calls committed.
system.cpu06.commit.int_insts               989330676                       # Number of committed integer instructions.
system.cpu06.commit.loads                    86338921                       # Number of loads committed
system.cpu06.commit.membars                        10                       # Number of memory barriers committed
system.cpu06.commit.op_class_0::No_OpClass      7560447      0.76%      0.76% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu      880959742     88.34%     89.10% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult      20216715      2.03%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead      86338913      8.66%     99.78% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      2171936      0.22%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total       997247777                       # Class of committed instruction
system.cpu06.commit.refs                     88510865                       # Number of memory references committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu06.committedInsts                 559988073                       # Number of Instructions Simulated
system.cpu06.committedOps                   997247777                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.079164                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.079164                       # CPI: Total CPI of All Threads
system.cpu06.decode.BlockedCycles           114350263                       # Number of cycles decode is blocked
system.cpu06.decode.DecodedInsts           2071256184                       # Number of instructions handled by decode
system.cpu06.decode.IdleCycles              155122903                       # Number of cycles decode is idle
system.cpu06.decode.RunCycles               297357145                       # Number of cycles decode is running
system.cpu06.decode.SquashCycles             19731680                       # Number of cycles decode is squashing
system.cpu06.decode.UnblockCycles            17748076                       # Number of cycles decode is unblocking
system.cpu06.dtb.rdAccesses                 132997828                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                         274                       # TLB misses on read requests
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.wrAccesses                   3446199                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu06.fetch.Branches                 304609802                       # Number of branches that fetch encountered
system.cpu06.fetch.CacheLines               189044269                       # Number of cache lines fetched
system.cpu06.fetch.Cycles                   384808419                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.IcacheSquashes             6973713                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.IcacheWaitRetryStallCycles          229                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.Insts                   1207158780                       # Number of instructions fetch has processed
system.cpu06.fetch.MiscStallCycles               1798                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles       244823                       # Number of stall cycles due to pending traps
system.cpu06.fetch.SquashCycles              39463360                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.TlbCycles                        3                       # Number of cycles fetch has spent waiting for tlb
system.cpu06.fetch.branchRate                0.504054                       # Number of branch fetches per cycle
system.cpu06.fetch.icacheStallCycles        199523115                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.predictedBranches         94305954                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.rate                      1.997551                       # Number of inst fetches per cycle
system.cpu06.fetch.rateDist::samples        604310067                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            3.599038                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.498493                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0              252438089     41.77%     41.77% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                5389440      0.89%     42.66% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2               32625117      5.40%     48.06% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3               31141923      5.15%     53.22% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4               25286745      4.18%     57.40% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5               15846360      2.62%     60.02% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6               39219004      6.49%     66.51% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7               23730273      3.93%     70.44% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8              178633116     29.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total          604310067                       # Number of instructions fetched each cycle (Total)
system.cpu06.fp_regfile_reads                      21                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                 137058                       # number of floating regfile writes
system.cpu06.idleCycles                          9167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.iew.branchMispredicts           22635020                       # Number of branch mispredicts detected at execute
system.cpu06.iew.exec_branches              203157019                       # Number of branches executed
system.cpu06.iew.exec_nop                           0                       # number of nop insts executed
system.cpu06.iew.exec_rate                   2.613669                       # Inst execution rate
system.cpu06.iew.exec_refs                  167330664                       # number of memory reference insts executed
system.cpu06.iew.exec_stores                  3446199                       # Number of stores executed
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.iewBlockCycles              94157091                       # Number of cycles IEW is blocking
system.cpu06.iew.iewDispLoadInsts           157233447                       # Number of dispatched load instructions
system.cpu06.iew.iewDispNonSpecInsts             1055                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewDispSquashedInsts          640959                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispStoreInsts           12822947                       # Number of dispatched store instructions
system.cpu06.iew.iewDispatchedInsts        1791742280                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewExecLoadInsts           163884465                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts        48366818                       # Number of squashed instructions skipped in execute
system.cpu06.iew.iewExecutedInsts          1579490404                       # Number of executed instructions
system.cpu06.iew.iewIQFullEvents                43562                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.iewSquashCycles             19731680                       # Number of cycles IEW is squashing
system.cpu06.iew.iewUnblockCycles               53713                       # Number of cycles IEW is unblocking
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.cacheBlocked     30657507                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.lsq.thread0.forwLoads        1833467                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.ignoredResponses         2079                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.memOrderViolation          544                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.squashedLoads     70894523                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.squashedStores     10651003                       # Number of stores squashed
system.cpu06.iew.memOrderViolationEvents          544                       # Number of memory order violations
system.cpu06.iew.predictedNotTakenIncorrect     13864486                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.predictedTakenIncorrect      8770534                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.wb_consumers              1712452224                       # num instructions consuming a value
system.cpu06.iew.wb_count                  1532071330                       # cumulative count of insts written-back
system.cpu06.iew.wb_fanout                   0.667038                       # average fanout of values written-back
system.cpu06.iew.wb_producers              1142270102                       # num instructions producing a value
system.cpu06.iew.wb_rate                     2.535202                       # insts written-back per cycle
system.cpu06.iew.wb_sent                   1538030831                       # cumulative count of insts sent to commit
system.cpu06.int_regfile_reads             2092037493                       # number of integer regfile reads
system.cpu06.int_regfile_writes            1339951132                       # number of integer regfile writes
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu06.ipc                             0.926643                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.926643                       # IPC: Total IPC of All Threads
system.cpu06.iq.FU_type_0::No_OpClass        18927113      1.16%      1.16% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu          1402044905     86.13%     87.29% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult           27132009      1.67%     88.96% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   7      0.00%     88.96% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd            713818      0.04%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMultAcc             0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMisc                0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  4      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 1      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdDiv                  0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAes                  0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAesMix               0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdPredAlu              0      0.00%     89.00% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead          173385519     10.65%     99.65% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           5517844      0.34%     99.99% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemRead        135995      0.01%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemWrite           12      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total           1627857227                       # Type of FU issued
system.cpu06.iq.fp_alu_accesses                849845                       # Number of floating point alu accesses
system.cpu06.iq.fp_inst_queue_reads           1700014                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_wakeup_accesses       137012                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_writes          2856693                       # Number of floating instruction queue writes
system.cpu06.iq.fu_busy_cnt                  53292596                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.032738                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu              53188655     99.80%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead               103104      0.19%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 822      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemRead              15      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.int_alu_accesses           1661372865                       # Number of integer alu accesses
system.cpu06.iq.int_inst_queue_reads       3921240446                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_wakeup_accesses   1531934318                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.int_inst_queue_writes      2583380361                       # Number of integer instruction queue writes
system.cpu06.iq.iqInstsAdded               1791739381                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqInstsIssued              1627857227                       # Number of instructions issued
system.cpu06.iq.iqNonSpecInstsAdded              2899                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqSquashedInstsExamined     794494473                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedInstsIssued         9623348                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedNonSpecRemoved         2882                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.iqSquashedOperandsExamined    813023890                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.issued_per_cycle::samples    604310067                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       2.693745                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.620596                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0         224128288     37.09%     37.09% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1          43777224      7.24%     44.33% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2          39222067      6.49%     50.82% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3          65417869     10.83%     61.65% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4          51963193      8.60%     70.25% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5          49719931      8.23%     78.47% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6          80962623     13.40%     91.87% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7          25796879      4.27%     96.14% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8          23321993      3.86%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total     604310067                       # Number of insts issued each cycle
system.cpu06.iq.rate                         2.693704                       # Inst issue rate
system.cpu06.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu06.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu06.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu06.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.wrAccesses                 189133912                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                       89653                       # TLB misses on write requests
system.cpu06.memDep0.conflictingLoads         6542287                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           1288                       # Number of conflicting stores.
system.cpu06.memDep0.insertedLoads          157233447                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores          12822947                       # Number of stores inserted to the mem dependence unit.
system.cpu06.misc_regfile_reads             613622262                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu06.numCycles                      604319234                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean     1453289256                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value   1453289256                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value   1453289256                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON  311539854294                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED   1453289256                       # Cumulative time (in ticks) in various power states
system.cpu06.quiesceCycles                  335600116                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.rename.BlockCycles             113870461                       # Number of cycles rename is blocking
system.cpu06.rename.CommittedMaps          1331464816                       # Number of HB maps that are committed
system.cpu06.rename.IQFullEvents               485109                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.IdleCycles              168914472                       # Number of cycles rename is idle
system.cpu06.rename.ROBFullEvents              267075                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.RenameLookups          4839607886                       # Number of register rename lookups that rename has made
system.cpu06.rename.RenamedInsts           1977413320                       # Number of instructions processed by rename
system.cpu06.rename.RenamedOperands        2613065289                       # Number of destination operands rename has renamed
system.cpu06.rename.RunCycles               298932024                       # Number of cycles rename is running
system.cpu06.rename.SquashCycles             19731680                       # Number of cycles rename is squashing
system.cpu06.rename.UnblockCycles             2855735                       # Number of cycles rename is unblocking
system.cpu06.rename.UndoneMaps             1281600413                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.fp_rename_lookups          295292                       # Number of floating rename lookups
system.cpu06.rename.int_rename_lookups     2730757161                       # Number of integer rename lookups
system.cpu06.rename.serializeStallCycles         5695                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.serializingInsts               37                       # count of serializing insts renamed
system.cpu06.rename.skidInsts                11781422                       # count of insts added to the skid buffer
system.cpu06.rename.tempSerializingInsts           37                       # count of temporary serializing insts renamed
system.cpu06.rob.rob_reads                 2239449862                       # The number of ROB reads
system.cpu06.rob.rob_writes                3695693086                       # The number of ROB writes
system.cpu06.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu07.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu07.branchPred.BTBLookups          234922679                       # Number of BTB lookups
system.cpu07.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.condIncorrect        19668886                       # Number of conditional branches incorrect
system.cpu07.branchPred.condPredicted       304234344                       # Number of conditional branches predicted
system.cpu07.branchPred.indirectHits         94085375                       # Number of indirect target hits.
system.cpu07.branchPred.indirectLookups     234922679                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectMisses      140837304                       # Number of indirect misses.
system.cpu07.branchPred.lookups             304234344                       # Number of BP lookups
system.cpu07.branchPred.usedRAS                 88796                       # Number of times the RAS was used to get a target.
system.cpu07.branchPredindirectMispredicted      4837738                       # Number of mispredicted indirect branches.
system.cpu07.cc_regfile_reads               955597051                       # number of cc regfile reads
system.cpu07.cc_regfile_writes              680861503                       # number of cc regfile writes
system.cpu07.commit.amos                            0                       # Number of atomic instructions committed
system.cpu07.commit.branchMispredicts        19669233                       # The number of times a branch was mispredicted
system.cpu07.commit.branches                145177319                       # Number of branches committed
system.cpu07.commit.bw_lim_events            44905168                       # number cycles where commit BW limit reached
system.cpu07.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.commitSquashedInsts     792598465                       # The number of squashed insts skipped by commit
system.cpu07.commit.committedInsts          560053957                       # Number of instructions committed
system.cpu07.commit.committedOps            997385114                       # Number of ops (including micro ops) committed
system.cpu07.commit.committed_per_cycle::samples    492101782                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.026786                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.489365                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0    197086507     40.05%     40.05% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1     94012377     19.10%     59.15% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2     30674795      6.23%     65.39% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3     54055673     10.98%     76.37% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4     50545149     10.27%     86.64% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5     10014097      2.03%     88.68% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6      7292409      1.48%     90.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7      3515607      0.71%     90.87% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8     44905168      9.13%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total    492101782                       # Number of insts commited each cycle
system.cpu07.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu07.commit.function_calls                 10                       # Number of function calls committed.
system.cpu07.commit.int_insts               989468641                       # Number of committed integer instructions.
system.cpu07.commit.loads                    86348682                       # Number of loads committed
system.cpu07.commit.membars                        10                       # Number of memory barriers committed
system.cpu07.commit.op_class_0::No_OpClass      7563350      0.76%      0.76% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu      881079785     88.34%     89.10% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult      20221342      2.03%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead      86348674      8.66%     99.78% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      2171939      0.22%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total       997385114                       # Class of committed instruction
system.cpu07.commit.refs                     88520629                       # Number of memory references committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu07.committedInsts                 560053957                       # Number of Instructions Simulated
system.cpu07.committedOps                   997385114                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.077721                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.077721                       # CPI: Total CPI of All Threads
system.cpu07.decode.BlockedCycles           114310716                       # Number of cycles decode is blocked
system.cpu07.decode.DecodedInsts           2068655835                       # Number of instructions handled by decode
system.cpu07.decode.IdleCycles              154901771                       # Number of cycles decode is idle
system.cpu07.decode.RunCycles               296999554                       # Number of cycles decode is running
system.cpu07.decode.SquashCycles             19669622                       # Number of cycles decode is squashing
system.cpu07.decode.UnblockCycles            17690736                       # Number of cycles decode is unblocking
system.cpu07.dtb.rdAccesses                 132898583                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.wrAccesses                   3441278                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu07.fetch.Branches                 304234344                       # Number of branches that fetch encountered
system.cpu07.fetch.CacheLines               188753211                       # Number of cache lines fetched
system.cpu07.fetch.Cycles                   384453785                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.IcacheSquashes             6955079                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.IcacheWaitRetryStallCycles          265                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.Insts                   1205623065                       # Number of instructions fetch has processed
system.cpu07.fetch.MiscStallCycles               1952                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles       241484                       # Number of stall cycles due to pending traps
system.cpu07.fetch.SquashCycles              39339244                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.branchRate                0.504048                       # Number of branch fetches per cycle
system.cpu07.fetch.icacheStallCycles        199205291                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.predictedBranches         94174171                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.rate                      1.997448                       # Number of inst fetches per cycle
system.cpu07.fetch.rateDist::samples        603572399                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            3.598646                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.498590                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0              252205435     41.79%     41.79% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                5366741      0.89%     42.67% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2               32551621      5.39%     48.07% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3               31094688      5.15%     53.22% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4               25256296      4.18%     57.40% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5               15800360      2.62%     60.02% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6               39197437      6.49%     66.52% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7               23720539      3.93%     70.45% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8              178379282     29.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total          603572399                       # Number of instructions fetched each cycle (Total)
system.cpu07.fp_regfile_reads                      11                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                 135201                       # number of floating regfile writes
system.cpu07.idleCycles                          9240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.iew.branchMispredicts           22565923                       # Number of branch mispredicts detected at execute
system.cpu07.iew.exec_branches              202978283                       # Number of branches executed
system.cpu07.iew.exec_nop                           0                       # number of nop insts executed
system.cpu07.iew.exec_rate                   2.614972                       # Inst execution rate
system.cpu07.iew.exec_refs                  167386747                       # number of memory reference insts executed
system.cpu07.iew.exec_stores                  3441278                       # Number of stores executed
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.iewBlockCycles              93856961                       # Number of cycles IEW is blocking
system.cpu07.iew.iewDispLoadInsts           157058657                       # Number of dispatched load instructions
system.cpu07.iew.iewDispNonSpecInsts             1173                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewDispSquashedInsts          644895                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispStoreInsts           12769397                       # Number of dispatched store instructions
system.cpu07.iew.iewDispatchedInsts        1789989117                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewExecLoadInsts           163945469                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts        48210598                       # Number of squashed instructions skipped in execute
system.cpu07.iew.iewExecutedInsts          1578349127                       # Number of executed instructions
system.cpu07.iew.iewIQFullEvents                46497                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.iewSquashCycles             19669622                       # Number of cycles IEW is squashing
system.cpu07.iew.iewUnblockCycles               56675                       # Number of cycles IEW is unblocking
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.cacheBlocked     30710896                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.lsq.thread0.forwLoads        1832019                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.ignoredResponses         2312                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.memOrderViolation          547                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.squashedLoads     70709972                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.squashedStores     10597450                       # Number of stores squashed
system.cpu07.iew.memOrderViolationEvents          547                       # Number of memory order violations
system.cpu07.iew.predictedNotTakenIncorrect     13822241                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.predictedTakenIncorrect      8743682                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.wb_consumers              1711200081                       # num instructions consuming a value
system.cpu07.iew.wb_count                  1530794887                       # cumulative count of insts written-back
system.cpu07.iew.wb_fanout                   0.666991                       # average fanout of values written-back
system.cpu07.iew.wb_producers              1141355608                       # num instructions producing a value
system.cpu07.iew.wb_rate                     2.536185                       # insts written-back per cycle
system.cpu07.iew.wb_sent                   1536744548                       # cumulative count of insts sent to commit
system.cpu07.int_regfile_reads             2090860879                       # number of integer regfile reads
system.cpu07.int_regfile_writes            1338881874                       # number of integer regfile writes
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu07.ipc                             0.927884                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.927884                       # IPC: Total IPC of All Threads
system.cpu07.iq.FU_type_0::No_OpClass        18885071      1.16%      1.16% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu          1400804415     86.12%     87.28% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult           27124043      1.67%     88.95% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   7      0.00%     88.95% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd            710920      0.04%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMultAcc             0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMisc                0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 1      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdDiv                  0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAes                  0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAesMix               0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdPredAlu              0      0.00%     88.99% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead          173405595     10.66%     99.65% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           5495540      0.34%     99.99% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemRead        134128      0.01%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total           1626559730                       # Type of FU issued
system.cpu07.iq.fp_alu_accesses                845076                       # Number of floating point alu accesses
system.cpu07.iq.fp_inst_queue_reads           1690458                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_wakeup_accesses       135156                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_writes          2844965                       # Number of floating instruction queue writes
system.cpu07.iq.fu_busy_cnt                  53333529                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.032789                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu              53227937     99.80%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead               104659      0.20%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 916      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemRead              17      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.int_alu_accesses           1660163112                       # Number of integer alu accesses
system.cpu07.iq.int_inst_queue_reads       3917928169                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_wakeup_accesses   1530659731                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.int_inst_queue_writes      2579748419                       # Number of integer instruction queue writes
system.cpu07.iq.iqInstsAdded               1789985901                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqInstsIssued              1626559730                       # Number of instructions issued
system.cpu07.iq.iqNonSpecInstsAdded              3216                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqSquashedInstsExamined     792603973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedInstsIssued         9593244                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedNonSpecRemoved         3199                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.iqSquashedOperandsExamined    811698406                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.issued_per_cycle::samples    603572399                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       2.694888                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.621134                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0         223799952     37.08%     37.08% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1          43712093      7.24%     44.32% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2          39131054      6.48%     50.80% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3          65317703     10.82%     61.63% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4          51938221      8.61%     70.23% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5          49623055      8.22%     78.45% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6          80908086     13.40%     91.86% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7          25822135      4.28%     96.14% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8          23320100      3.86%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total     603572399                       # Number of insts issued each cycle
system.cpu07.iq.rate                         2.694846                       # Inst issue rate
system.cpu07.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu07.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu07.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu07.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.wrAccesses                 188842015                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                       88814                       # TLB misses on write requests
system.cpu07.memDep0.conflictingLoads         6523063                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           1343                       # Number of conflicting stores.
system.cpu07.memDep0.insertedLoads          157058657                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores          12769397                       # Number of stores inserted to the mem dependence unit.
system.cpu07.misc_regfile_reads             613278732                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu07.numCycles                      603581639                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean     1696759875                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value   1696759875                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value   1696759875                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON  311296383675                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED   1696759875                       # Cumulative time (in ticks) in various power states
system.cpu07.quiesceCycles                  336337711                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.rename.BlockCycles             113833736                       # Number of cycles rename is blocking
system.cpu07.rename.CommittedMaps          1331660306                       # Number of HB maps that are committed
system.cpu07.rename.IQFullEvents               489571                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.IdleCycles              168652930                       # Number of cycles rename is idle
system.cpu07.rename.ROBFullEvents              257188                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.RenameLookups          4834084381                       # Number of register rename lookups that rename has made
system.cpu07.rename.RenamedInsts           1975072515                       # Number of instructions processed by rename
system.cpu07.rename.RenamedOperands        2610167558                       # Number of destination operands rename has renamed
system.cpu07.rename.RunCycles               298575222                       # Number of cycles rename is running
system.cpu07.rename.SquashCycles             19669622                       # Number of cycles rename is squashing
system.cpu07.rename.UnblockCycles             2834885                       # Number of cycles rename is unblocking
system.cpu07.rename.UndoneMaps             1278507192                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.fp_rename_lookups          291153                       # Number of floating rename lookups
system.cpu07.rename.int_rename_lookups     2727612790                       # Number of integer rename lookups
system.cpu07.rename.serializeStallCycles         6004                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.serializingInsts               46                       # count of serializing insts renamed
system.cpu07.rename.skidInsts                11688442                       # count of insts added to the skid buffer
system.cpu07.rename.tempSerializingInsts           46                       # count of temporary serializing insts renamed
system.cpu07.rob.rob_reads                 2237178893                       # The number of ROB reads
system.cpu07.rob.rob_writes                3691872304                       # The number of ROB writes
system.cpu07.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu08.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu08.branchPred.BTBLookups          235247199                       # Number of BTB lookups
system.cpu08.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.condIncorrect        19732756                       # Number of conditional branches incorrect
system.cpu08.branchPred.condPredicted       304728679                       # Number of conditional branches predicted
system.cpu08.branchPred.indirectHits         94135317                       # Number of indirect target hits.
system.cpu08.branchPred.indirectLookups     235247199                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectMisses      141111882                       # Number of indirect misses.
system.cpu08.branchPred.lookups             304728679                       # Number of BP lookups
system.cpu08.branchPred.usedRAS                 88423                       # Number of times the RAS was used to get a target.
system.cpu08.branchPredindirectMispredicted      4848138                       # Number of mispredicted indirect branches.
system.cpu08.cc_regfile_reads               956380632                       # number of cc regfile reads
system.cpu08.cc_regfile_writes              681509121                       # number of cc regfile writes
system.cpu08.commit.amos                            0                       # Number of atomic instructions committed
system.cpu08.commit.branchMispredicts        19733134                       # The number of times a branch was mispredicted
system.cpu08.commit.branches                145184436                       # Number of branches committed
system.cpu08.commit.bw_lim_events            44958004                       # number cycles where commit BW limit reached
system.cpu08.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.commitSquashedInsts     794502763                       # The number of squashed insts skipped by commit
system.cpu08.commit.committedInsts          560078510                       # Number of instructions committed
system.cpu08.commit.committedOps            997435113                       # Number of ops (including micro ops) committed
system.cpu08.commit.committed_per_cycle::samples    482478692                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.067314                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.497942                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0    187505366     38.86%     38.86% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1     93997203     19.48%     58.35% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2     30664322      6.36%     64.70% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3     54031228     11.20%     75.90% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4     50543750     10.48%     86.38% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5     10003652      2.07%     88.45% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6      7267879      1.51%     89.95% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7      3507288      0.73%     90.68% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8     44958004      9.32%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total    482478692                       # Number of insts commited each cycle
system.cpu08.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu08.commit.function_calls                 10                       # Number of function calls committed.
system.cpu08.commit.int_insts               989519308                       # Number of committed integer instructions.
system.cpu08.commit.loads                    86348755                       # Number of loads committed
system.cpu08.commit.membars                        10                       # Number of memory barriers committed
system.cpu08.commit.op_class_0::No_OpClass      7564741      0.76%      0.76% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu      881126344     88.34%     89.10% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult      20223082      2.03%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              7      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            1      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdDiv             0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAes             0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAesMix            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma2            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma3            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdPredAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead      86348747      8.66%     99.78% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      2172175      0.22%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total       997435113                       # Class of committed instruction
system.cpu08.commit.refs                     88520938                       # Number of memory references committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu08.committedInsts                 560078510                       # Number of Instructions Simulated
system.cpu08.committedOps                   997435113                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.061064                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.061064                       # CPI: Total CPI of All Threads
system.cpu08.decode.BlockedCycles           104370888                       # Number of cycles decode is blocked
system.cpu08.decode.DecodedInsts           2071680459                       # Number of instructions handled by decode
system.cpu08.decode.IdleCycles              155066580                       # Number of cycles decode is idle
system.cpu08.decode.RunCycles               297323021                       # Number of cycles decode is running
system.cpu08.decode.SquashCycles             19733591                       # Number of cycles decode is squashing
system.cpu08.decode.UnblockCycles            17775585                       # Number of cycles decode is unblocking
system.cpu08.dtb.rdAccesses                 133009556                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                         274                       # TLB misses on read requests
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.wrAccesses                   3450374                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu08.fetch.Branches                 304728679                       # Number of branches that fetch encountered
system.cpu08.fetch.CacheLines               188998562                       # Number of cache lines fetched
system.cpu08.fetch.Cycles                   374798179                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.IcacheSquashes             6969972                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.IcacheWaitRetryStallCycles          256                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.Insts                   1207619495                       # Number of instructions fetch has processed
system.cpu08.fetch.MiscStallCycles               2865                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles       244313                       # Number of stall cycles due to pending traps
system.cpu08.fetch.SquashCycles              39467182                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.branchRate                0.512771                       # Number of branch fetches per cycle
system.cpu08.fetch.icacheStallCycles        199490461                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.predictedBranches         94223740                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.rate                      2.032075                       # Number of inst fetches per cycle
system.cpu08.fetch.rateDist::samples        594269665                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            3.661333                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.496573                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0              242324469     40.78%     40.78% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                5383275      0.91%     41.68% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2               32601258      5.49%     47.17% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3               31142474      5.24%     52.41% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4               25270902      4.25%     56.66% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5               15813399      2.66%     59.32% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6               39240743      6.60%     65.93% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7               23734410      3.99%     69.92% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8              178758735     30.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total          594269665                       # Number of instructions fetched each cycle (Total)
system.cpu08.fp_regfile_reads                      15                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                 136067                       # number of floating regfile writes
system.cpu08.idleCycles                          9214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.iew.branchMispredicts           22654198                       # Number of branch mispredicts detected at execute
system.cpu08.iew.exec_branches              203150920                       # Number of branches executed
system.cpu08.iew.exec_nop                           0                       # number of nop insts executed
system.cpu08.iew.exec_rate                   2.658322                       # Inst execution rate
system.cpu08.iew.exec_refs                  167458533                       # number of memory reference insts executed
system.cpu08.iew.exec_stores                  3450374                       # Number of stores executed
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.iewBlockCycles              93444896                       # Number of cycles IEW is blocking
system.cpu08.iew.iewDispLoadInsts           157212982                       # Number of dispatched load instructions
system.cpu08.iew.iewDispNonSpecInsts             1286                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewDispSquashedInsts          645115                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispStoreInsts           12815104                       # Number of dispatched store instructions
system.cpu08.iew.iewDispatchedInsts        1791947253                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewExecLoadInsts           164008159                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts        48383210                       # Number of squashed instructions skipped in execute
system.cpu08.iew.iewExecutedInsts          1579784534                       # Number of executed instructions
system.cpu08.iew.iewIQFullEvents                44080                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.iewSquashCycles             19733591                       # Number of cycles IEW is squashing
system.cpu08.iew.iewUnblockCycles               55641                       # Number of cycles IEW is unblocking
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.cacheBlocked     30715514                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.lsq.thread0.forwLoads        1848945                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.ignoredResponses         2353                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.memOrderViolation          514                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.squashedLoads     70864224                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.squashedStores     10642921                       # Number of stores squashed
system.cpu08.iew.memOrderViolationEvents          514                       # Number of memory order violations
system.cpu08.iew.predictedNotTakenIncorrect     13893616                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.predictedTakenIncorrect      8760582                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.wb_consumers              1712586713                       # num instructions consuming a value
system.cpu08.iew.wb_count                  1532238407                       # cumulative count of insts written-back
system.cpu08.iew.wb_fanout                   0.667028                       # average fanout of values written-back
system.cpu08.iew.wb_producers              1142342540                       # num instructions producing a value
system.cpu08.iew.wb_rate                     2.578315                       # insts written-back per cycle
system.cpu08.iew.wb_sent                   1538185389                       # cumulative count of insts sent to commit
system.cpu08.int_regfile_reads             2092539181                       # number of integer regfile reads
system.cpu08.int_regfile_writes            1340115433                       # number of integer regfile writes
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu08.ipc                             0.942451                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.942451                       # IPC: Total IPC of All Threads
system.cpu08.iq.FU_type_0::No_OpClass        18933109      1.16%      1.16% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu          1402223530     86.12%     87.29% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult           27138791      1.67%     88.95% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   7      0.00%     88.95% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd            712989      0.04%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMultAcc             0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMisc                0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  2      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 1      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdDiv                  0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAes                  0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAesMix               0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdPredAlu              0      0.00%     89.00% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead          173504756     10.66%     99.65% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           5519537      0.34%     99.99% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemRead        135016      0.01%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemWrite           11      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total           1628167749                       # Type of FU issued
system.cpu08.iq.fp_alu_accesses                848030                       # Number of floating point alu accesses
system.cpu08.iq.fp_inst_queue_reads           1696349                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_wakeup_accesses       136020                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_writes          2853191                       # Number of floating instruction queue writes
system.cpu08.iq.fu_busy_cnt                  53355795                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.032770                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu              53249102     99.80%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead               105816      0.20%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 866      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemRead              11      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.int_alu_accesses           1661742405                       # Number of integer alu accesses
system.cpu08.iq.int_inst_queue_reads       3911890001                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_wakeup_accesses   1532102387                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.int_inst_queue_writes      2583606465                       # Number of integer instruction queue writes
system.cpu08.iq.iqInstsAdded               1791943673                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqInstsIssued              1628167749                       # Number of instructions issued
system.cpu08.iq.iqNonSpecInstsAdded              3580                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqSquashedInstsExamined     794512110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedInstsIssued         9625397                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedNonSpecRemoved         3563                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.iqSquashedOperandsExamined    813115657                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.issued_per_cycle::samples    594269665                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       2.739779                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.618982                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0         213978871     36.01%     36.01% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1          43847210      7.38%     43.39% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2          39234818      6.60%     49.99% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3          65426500     11.01%     61.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4          51945976      8.74%     69.74% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5          49707639      8.36%     78.10% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6          80984660     13.63%     91.73% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7          25810584      4.34%     96.07% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8          23333407      3.93%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total     594269665                       # Number of insts issued each cycle
system.cpu08.iq.rate                         2.739737                       # Inst issue rate
system.cpu08.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu08.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu08.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu08.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.wrAccesses                 189087026                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                       88474                       # TLB misses on write requests
system.cpu08.memDep0.conflictingLoads         6528895                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           1616                       # Number of conflicting stores.
system.cpu08.memDep0.insertedLoads          157212982                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores          12815104                       # Number of stores inserted to the mem dependence unit.
system.cpu08.misc_regfile_reads             613750843                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu08.numCycles                      594278879                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean     4792679523                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value   4792679523                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value   4792679523                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON  308200464027                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED   4792679523                       # Cumulative time (in ticks) in various power states
system.cpu08.quiesceCycles                  345640471                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.rename.BlockCycles             103817805                       # Number of cycles rename is blocking
system.cpu08.rename.CommittedMaps          1331741888                       # Number of HB maps that are committed
system.cpu08.rename.IQFullEvents               499124                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.IdleCycles              168879547                       # Number of cycles rename is idle
system.cpu08.rename.ROBFullEvents              333914                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.RenameLookups          4840322384                       # Number of register rename lookups that rename has made
system.cpu08.rename.RenamedInsts           1977692550                       # Number of instructions processed by rename
system.cpu08.rename.RenamedOperands        2613556935                       # Number of destination operands rename has renamed
system.cpu08.rename.RunCycles               298900817                       # Number of cycles rename is running
system.cpu08.rename.SquashCycles             19733591                       # Number of cycles rename is squashing
system.cpu08.rename.UnblockCycles             2933302                       # Number of cycles rename is unblocking
system.cpu08.rename.UndoneMaps             1281814987                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.fp_rename_lookups          291835                       # Number of floating rename lookups
system.cpu08.rename.int_rename_lookups     2731104835                       # Number of integer rename lookups
system.cpu08.rename.serializeStallCycles         4603                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu08.rename.skidInsts                12028010                       # count of insts added to the skid buffer
system.cpu08.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu08.rob.rob_reads                 2229456341                       # The number of ROB reads
system.cpu08.rob.rob_writes                3696103658                       # The number of ROB writes
system.cpu08.timesIdled                            33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu09.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu09.branchPred.BTBLookups          235966460                       # Number of BTB lookups
system.cpu09.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.condIncorrect        19857525                       # Number of conditional branches incorrect
system.cpu09.branchPred.condPredicted       305298241                       # Number of conditional branches predicted
system.cpu09.branchPred.indirectHits         94221477                       # Number of indirect target hits.
system.cpu09.branchPred.indirectLookups     235966460                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectMisses      141744983                       # Number of indirect misses.
system.cpu09.branchPred.lookups             305298241                       # Number of BP lookups
system.cpu09.branchPred.usedRAS                 90033                       # Number of times the RAS was used to get a target.
system.cpu09.branchPredindirectMispredicted      4953739                       # Number of mispredicted indirect branches.
system.cpu09.cc_regfile_reads               956717215                       # number of cc regfile reads
system.cpu09.cc_regfile_writes              681970285                       # number of cc regfile writes
system.cpu09.commit.amos                            0                       # Number of atomic instructions committed
system.cpu09.commit.branchMispredicts        19857897                       # The number of times a branch was mispredicted
system.cpu09.commit.branches                145200165                       # Number of branches committed
system.cpu09.commit.bw_lim_events            44760313                       # number cycles where commit BW limit reached
system.cpu09.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.commitSquashedInsts     797411854                       # The number of squashed insts skipped by commit
system.cpu09.commit.committedInsts          560147356                       # Number of instructions committed
system.cpu09.commit.committedOps            997536719                       # Number of ops (including micro ops) committed
system.cpu09.commit.committed_per_cycle::samples    483526067                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     2.063046                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.494286                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0    188129765     38.91%     38.91% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1     94213027     19.48%     58.39% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2     30776789      6.37%     64.76% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3     54096751     11.19%     75.95% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4     50699315     10.49%     86.43% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5     10033870      2.08%     88.51% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6      7282912      1.51%     90.01% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7      3533325      0.73%     90.74% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8     44760313      9.26%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total    483526067                       # Number of insts commited each cycle
system.cpu09.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu09.commit.function_calls                 10                       # Number of function calls committed.
system.cpu09.commit.int_insts               989626545                       # Number of committed integer instructions.
system.cpu09.commit.loads                    86362489                       # Number of loads committed
system.cpu09.commit.membars                        10                       # Number of memory barriers committed
system.cpu09.commit.op_class_0::No_OpClass      7561904      0.76%      0.76% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu      881215827     88.34%     89.10% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult      20224551      2.03%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead      86362481      8.66%     99.78% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      2171932      0.22%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total       997536719                       # Class of committed instruction
system.cpu09.commit.refs                     88534429                       # Number of memory references committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu09.committedInsts                 560147356                       # Number of Instructions Simulated
system.cpu09.committedOps                   997536719                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.063599                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.063599                       # CPI: Total CPI of All Threads
system.cpu09.decode.BlockedCycles           104639023                       # Number of cycles decode is blocked
system.cpu09.decode.DecodedInsts           2076432691                       # Number of instructions handled by decode
system.cpu09.decode.IdleCycles              155467991                       # Number of cycles decode is idle
system.cpu09.decode.RunCycles               297955409                       # Number of cycles decode is running
system.cpu09.decode.SquashCycles             19858278                       # Number of cycles decode is squashing
system.cpu09.decode.UnblockCycles            17839251                       # Number of cycles decode is unblocking
system.cpu09.dtb.rdAccesses                 133173968                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                         279                       # TLB misses on read requests
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.wrAccesses                   3461827                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu09.fetch.Branches                 305298241                       # Number of branches that fetch encountered
system.cpu09.fetch.CacheLines               189376557                       # Number of cache lines fetched
system.cpu09.fetch.Cycles                   375704818                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.IcacheSquashes             6997766                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.IcacheWaitRetryStallCycles          229                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.Insts                   1210229409                       # Number of instructions fetch has processed
system.cpu09.fetch.MiscStallCycles                192                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles       245697                       # Number of stall cycles due to pending traps
system.cpu09.fetch.SquashCycles              39716556                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.TlbCycles                        9                       # Number of cycles fetch has spent waiting for tlb
system.cpu09.fetch.branchRate                0.512441                       # Number of branch fetches per cycle
system.cpu09.fetch.icacheStallCycles        199950729                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.predictedBranches         94311510                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.rate                      2.031363                       # Number of inst fetches per cycle
system.cpu09.fetch.rateDist::samples        595759952                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            3.661008                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.497168                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0              243022738     40.79%     40.79% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                5413745      0.91%     41.70% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2               32701298      5.49%     47.19% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3               31130887      5.23%     52.42% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4               25284124      4.24%     56.66% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5               15884143      2.67%     59.33% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6               39259680      6.59%     65.92% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7               23749113      3.99%     69.90% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8              179314224     30.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total          595759952                       # Number of instructions fetched each cycle (Total)
system.cpu09.fp_regfile_reads                      21                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                 137010                       # number of floating regfile writes
system.cpu09.idleCycles                         12192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.iew.branchMispredicts           22811612                       # Number of branch mispredicts detected at execute
system.cpu09.iew.exec_branches              203283102                       # Number of branches executed
system.cpu09.iew.exec_nop                           0                       # number of nop insts executed
system.cpu09.iew.exec_rate                   2.654410                       # Inst execution rate
system.cpu09.iew.exec_refs                  167659128                       # number of memory reference insts executed
system.cpu09.iew.exec_stores                  3461827                       # Number of stores executed
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.iewBlockCycles              93703408                       # Number of cycles IEW is blocking
system.cpu09.iew.iewDispLoadInsts           157605932                       # Number of dispatched load instructions
system.cpu09.iew.iewDispNonSpecInsts             1138                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewDispSquashedInsts          657811                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispStoreInsts           12982393                       # Number of dispatched store instructions
system.cpu09.iew.iewDispatchedInsts        1794953854                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewExecLoadInsts           164197301                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts        48675504                       # Number of squashed instructions skipped in execute
system.cpu09.iew.iewExecutedInsts          1581423802                       # Number of executed instructions
system.cpu09.iew.iewIQFullEvents                46822                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.iewSquashCycles             19858278                       # Number of cycles IEW is squashing
system.cpu09.iew.iewUnblockCycles               57127                       # Number of cycles IEW is unblocking
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.cacheBlocked     30723549                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.lsq.thread0.forwLoads        1840254                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.ignoredResponses         2144                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.memOrderViolation          615                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.squashedLoads     71243440                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.squashedStores     10810453                       # Number of stores squashed
system.cpu09.iew.memOrderViolationEvents          615                       # Number of memory order violations
system.cpu09.iew.predictedNotTakenIncorrect     14019009                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.predictedTakenIncorrect      8792603                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.wb_consumers              1713606778                       # num instructions consuming a value
system.cpu09.iew.wb_count                  1533771326                       # cumulative count of insts written-back
system.cpu09.iew.wb_fanout                   0.667253                       # average fanout of values written-back
system.cpu09.iew.wb_producers              1143408544                       # num instructions producing a value
system.cpu09.iew.wb_rate                     2.574426                       # insts written-back per cycle
system.cpu09.iew.wb_sent                   1539762732                       # cumulative count of insts sent to commit
system.cpu09.int_regfile_reads             2093962275                       # number of integer regfile reads
system.cpu09.int_regfile_writes            1341455358                       # number of integer regfile writes
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu09.ipc                             0.940204                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.940204                       # IPC: Total IPC of All Threads
system.cpu09.iq.FU_type_0::No_OpClass        19033297      1.17%      1.17% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu          1403753148     86.11%     87.28% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult           27136285      1.66%     88.95% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   7      0.00%     88.95% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd            724309      0.04%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMultAcc             0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMisc                0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  4      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 1      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdDiv                  0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAes                  0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAesMix               0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdPredAlu              0      0.00%     88.99% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead          173759691     10.66%     99.65% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           5556650      0.34%     99.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemRead        135909      0.01%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemWrite           12      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total           1630099313                       # Type of FU issued
system.cpu09.iq.fp_alu_accesses                860250                       # Number of floating point alu accesses
system.cpu09.iq.fp_inst_queue_reads           1720789                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_wakeup_accesses       136963                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_writes          2898517                       # Number of floating instruction queue writes
system.cpu09.iq.fu_busy_cnt                  53362571                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.032736                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu              53254787     99.80%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead               106834      0.20%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 935      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemRead              15      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.int_alu_accesses           1663568337                       # Number of integer alu accesses
system.cpu09.iq.int_inst_queue_reads       3917289478                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_wakeup_accesses   1533634363                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.int_inst_queue_writes      2589472732                       # Number of integer instruction queue writes
system.cpu09.iq.iqInstsAdded               1794950730                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqInstsIssued              1630099313                       # Number of instructions issued
system.cpu09.iq.iqNonSpecInstsAdded              3124                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqSquashedInstsExamined     797417102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedInstsIssued         9689125                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedNonSpecRemoved         3107                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.iqSquashedOperandsExamined    817717749                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.issued_per_cycle::samples    595759952                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       2.736168                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.619014                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0         215017230     36.09%     36.09% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1          43875735      7.36%     43.46% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2          39311906      6.60%     50.05% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3          65473668     10.99%     61.04% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4          52011806      8.73%     69.77% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5          49807302      8.36%     78.14% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6          81093553     13.61%     91.75% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7          25816306      4.33%     96.08% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8          23352446      3.92%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total     595759952                       # Number of insts issued each cycle
system.cpu09.iq.rate                         2.736112                       # Inst issue rate
system.cpu09.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu09.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu09.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu09.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.wrAccesses                 189466620                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                       90073                       # TLB misses on write requests
system.cpu09.memDep0.conflictingLoads         6608131                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           1295                       # Number of conflicting stores.
system.cpu09.memDep0.insertedLoads          157605932                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores          12982393                       # Number of stores inserted to the mem dependence unit.
system.cpu09.misc_regfile_reads             614380119                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu09.numCycles                      595772144                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean     4293535500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value   4293535500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value   4293535500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON  308699608050                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED   4293535500                       # Cumulative time (in ticks) in various power states
system.cpu09.quiesceCycles                  344147206                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.rename.BlockCycles             104170612                       # Number of cycles rename is blocking
system.cpu09.rename.CommittedMaps          1331864778                       # Number of HB maps that are committed
system.cpu09.rename.IQFullEvents               485468                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.IdleCycles              169351989                       # Number of cycles rename is idle
system.cpu09.rename.ROBFullEvents              269817                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.RenameLookups          4850160346                       # Number of register rename lookups that rename has made
system.cpu09.rename.RenamedInsts           1981886795                       # Number of instructions processed by rename
system.cpu09.rename.RenamedOperands        2618508882                       # Number of destination operands rename has renamed
system.cpu09.rename.RunCycles               299519729                       # Number of cycles rename is running
system.cpu09.rename.SquashCycles             19858278                       # Number of cycles rename is squashing
system.cpu09.rename.UnblockCycles             2858329                       # Number of cycles rename is unblocking
system.cpu09.rename.UndoneMaps             1286644043                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.fp_rename_lookups          294949                       # Number of floating rename lookups
system.cpu09.rename.int_rename_lookups     2736861194                       # Number of integer rename lookups
system.cpu09.rename.serializeStallCycles         1015                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.serializingInsts               39                       # count of serializing insts renamed
system.cpu09.rename.skidInsts                11807738                       # count of insts added to the skid buffer
system.cpu09.rename.tempSerializingInsts           38                       # count of temporary serializing insts renamed
system.cpu09.rob.rob_reads                 2233713092                       # The number of ROB reads
system.cpu09.rob.rob_writes                3702576521                       # The number of ROB writes
system.cpu09.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu10.branchPred.BTBLookups          234934754                       # Number of BTB lookups
system.cpu10.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.condIncorrect        19661080                       # Number of conditional branches incorrect
system.cpu10.branchPred.condPredicted       304163833                       # Number of conditional branches predicted
system.cpu10.branchPred.indirectHits         94109695                       # Number of indirect target hits.
system.cpu10.branchPred.indirectLookups     234934754                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectMisses      140825059                       # Number of indirect misses.
system.cpu10.branchPred.lookups             304163833                       # Number of BP lookups
system.cpu10.branchPred.usedRAS                 86948                       # Number of times the RAS was used to get a target.
system.cpu10.branchPredindirectMispredicted      4807678                       # Number of mispredicted indirect branches.
system.cpu10.cc_regfile_reads               955826145                       # number of cc regfile reads
system.cpu10.cc_regfile_writes              680910495                       # number of cc regfile writes
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed
system.cpu10.commit.branchMispredicts        19661475                       # The number of times a branch was mispredicted
system.cpu10.commit.branches                145173205                       # Number of branches committed
system.cpu10.commit.bw_lim_events            44954310                       # number cycles where commit BW limit reached
system.cpu10.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.commitSquashedInsts     792052944                       # The number of squashed insts skipped by commit
system.cpu10.commit.committedInsts          560043377                       # Number of instructions committed
system.cpu10.commit.committedOps            997370742                       # Number of ops (including micro ops) committed
system.cpu10.commit.committed_per_cycle::samples    482055551                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.068995                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.498336                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0    187119714     38.82%     38.82% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1     93961063     19.49%     58.31% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2     30681751      6.36%     64.67% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3     54039264     11.21%     75.88% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4     50503171     10.48%     86.36% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5     10006923      2.08%     88.44% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6      7278879      1.51%     89.95% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7      3510476      0.73%     90.67% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8     44954310      9.33%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total    482055551                       # Number of insts commited each cycle
system.cpu10.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu10.commit.function_calls                 10                       # Number of function calls committed.
system.cpu10.commit.int_insts               989461141                       # Number of committed integer instructions.
system.cpu10.commit.loads                    86347343                       # Number of loads committed
system.cpu10.commit.membars                        10                       # Number of memory barriers committed
system.cpu10.commit.op_class_0::No_OpClass      7565003      0.76%      0.76% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu      881063788     88.34%     89.10% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult      20223118      2.03%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead      86347335      8.66%     99.78% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite      2171474      0.22%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total       997370742                       # Class of committed instruction
system.cpu10.commit.refs                     88518825                       # Number of memory references committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu10.committedInsts                 560043377                       # Number of Instructions Simulated
system.cpu10.committedOps                   997370742                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.059758                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.059758                       # CPI: Total CPI of All Threads
system.cpu10.decode.BlockedCycles           104351054                       # Number of cycles decode is blocked
system.cpu10.decode.DecodedInsts           2067887059                       # Number of instructions handled by decode
system.cpu10.decode.IdleCycles              154877616                       # Number of cycles decode is idle
system.cpu10.decode.RunCycles               296909178                       # Number of cycles decode is running
system.cpu10.decode.SquashCycles             19661945                       # Number of cycles decode is squashing
system.cpu10.decode.UnblockCycles            17700764                       # Number of cycles decode is unblocking
system.cpu10.dtb.rdAccesses                 132842157                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                         274                       # TLB misses on read requests
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.wrAccesses                   3431217                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu10.fetch.Branches                 304163833                       # Number of branches that fetch encountered
system.cpu10.fetch.CacheLines               188751398                       # Number of cache lines fetched
system.cpu10.fetch.Cycles                   374402804                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.IcacheSquashes             6950898                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.IcacheWaitRetryStallCycles          279                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.Insts                   1205173103                       # Number of instructions fetch has processed
system.cpu10.fetch.ItlbSquashes                     2                       # Number of outstanding ITLB misses that were squashed
system.cpu10.fetch.MiscStallCycles               2404                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles       237323                       # Number of stall cycles due to pending traps
system.cpu10.fetch.SquashCycles              39323890                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.TlbCycles                        3                       # Number of cycles fetch has spent waiting for tlb
system.cpu10.fetch.branchRate                0.512483                       # Number of branch fetches per cycle
system.cpu10.fetch.icacheStallCycles        199195799                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.predictedBranches         94196643                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.rate                      2.030584                       # Number of inst fetches per cycle
system.cpu10.fetch.rateDist::samples        593500557                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            3.658339                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.496138                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0              242223747     40.81%     40.81% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                5345775      0.90%     41.71% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2               32572109      5.49%     47.20% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3               31128067      5.24%     52.45% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4               25263186      4.26%     56.70% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5               15794862      2.66%     59.36% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6               39181678      6.60%     65.97% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7               23694272      3.99%     69.96% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8              178296861     30.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total          593500557                       # Number of instructions fetched each cycle (Total)
system.cpu10.fp_regfile_reads                      20                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                 134496                       # number of floating regfile writes
system.cpu10.idleCycles                         10015                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.iew.branchMispredicts           22538463                       # Number of branch mispredicts detected at execute
system.cpu10.iew.exec_branches              203004141                       # Number of branches executed
system.cpu10.iew.exec_nop                           0                       # number of nop insts executed
system.cpu10.iew.exec_rate                   2.658921                       # Inst execution rate
system.cpu10.iew.exec_refs                  167217719                       # number of memory reference insts executed
system.cpu10.iew.exec_stores                  3431217                       # Number of stores executed
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.iewBlockCycles              93087805                       # Number of cycles IEW is blocking
system.cpu10.iew.iewDispLoadInsts           156960343                       # Number of dispatched load instructions
system.cpu10.iew.iewDispNonSpecInsts             1135                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewDispSquashedInsts          639691                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispStoreInsts           12710073                       # Number of dispatched store instructions
system.cpu10.iew.iewDispatchedInsts        1789434488                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewExecLoadInsts           163786502                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts        48166946                       # Number of squashed instructions skipped in execute
system.cpu10.iew.iewExecutedInsts          1578097905                       # Number of executed instructions
system.cpu10.iew.iewIQFullEvents                44296                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.iewSquashCycles             19661945                       # Number of cycles IEW is squashing
system.cpu10.iew.iewUnblockCycles               55270                       # Number of cycles IEW is unblocking
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.cacheBlocked     30673724                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.lsq.thread0.forwLoads        1839021                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.ignoredResponses         2251                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.memOrderViolation          589                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.squashedLoads     70612997                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.squashedStores     10538591                       # Number of stores squashed
system.cpu10.iew.memOrderViolationEvents          589                       # Number of memory order violations
system.cpu10.iew.predictedNotTakenIncorrect     13791520                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.predictedTakenIncorrect      8746943                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.wb_consumers              1711208492                       # num instructions consuming a value
system.cpu10.iew.wb_count                  1530675977                       # cumulative count of insts written-back
system.cpu10.iew.wb_fanout                   0.666957                       # average fanout of values written-back
system.cpu10.iew.wb_producers              1141302465                       # num instructions producing a value
system.cpu10.iew.wb_rate                     2.579021                       # insts written-back per cycle
system.cpu10.iew.wb_sent                   1536601871                       # cumulative count of insts sent to commit
system.cpu10.int_regfile_reads             2090610499                       # number of integer regfile reads
system.cpu10.int_regfile_writes            1338747301                       # number of integer regfile writes
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu10.ipc                             0.943611                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.943611                       # IPC: Total IPC of All Threads
system.cpu10.iq.FU_type_0::No_OpClass        18869417      1.16%      1.16% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu          1400718676     86.13%     87.29% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult           27121449      1.67%     88.96% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   7      0.00%     88.96% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd            706059      0.04%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMultAcc             0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMisc                0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  2      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 1      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdDiv                  0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAes                  0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAesMix               0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdPredAlu              0      0.00%     89.00% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead          173241225     10.65%     99.66% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite           5474555      0.34%     99.99% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemRead        133449      0.01%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemWrite           16      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total           1626264856                       # Type of FU issued
system.cpu10.iq.fp_alu_accesses                839541                       # Number of floating point alu accesses
system.cpu10.iq.fp_inst_queue_reads           1679349                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_wakeup_accesses       134452                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_writes          2825471                       # Number of floating instruction queue writes
system.cpu10.iq.fu_busy_cnt                  53328424                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.032792                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu              53222764     99.80%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead               104815      0.20%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 831      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemRead              14      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.int_alu_accesses           1659884322                       # Number of integer alu accesses
system.cpu10.iq.int_inst_queue_reads       3907291125                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_wakeup_accesses   1530541525                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.int_inst_queue_writes      2578673022                       # Number of integer instruction queue writes
system.cpu10.iq.iqInstsAdded               1789431343                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqInstsIssued              1626264856                       # Number of instructions issued
system.cpu10.iq.iqNonSpecInstsAdded              3145                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqSquashedInstsExamined     792063716                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedInstsIssued         9611786                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedNonSpecRemoved         3128                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.iqSquashedOperandsExamined    810149786                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.issued_per_cycle::samples    593500557                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       2.740124                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.619043                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0         213719295     36.01%     36.01% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1          43730231      7.37%     43.38% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2          39149047      6.60%     49.97% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3          65355077     11.01%     60.99% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4          51934478      8.75%     69.74% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5          49618167      8.36%     78.10% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6          80914861     13.63%     91.73% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7          25781821      4.34%     96.07% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8          23297580      3.93%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total     593500557                       # Number of insts issued each cycle
system.cpu10.iq.rate                         2.740077                       # Inst issue rate
system.cpu10.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu10.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu10.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.wrAccesses                 188838440                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                       87052                       # TLB misses on write requests
system.cpu10.memDep0.conflictingLoads         6512490                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           1358                       # Number of conflicting stores.
system.cpu10.memDep0.insertedLoads          156960343                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores          12710073                       # Number of stores inserted to the mem dependence unit.
system.cpu10.misc_regfile_reads             613107669                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu10.numCycles                      593510572                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean     5044446837                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value   5044446837                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value   5044446837                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  307948696713                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED   5044446837                       # Cumulative time (in ticks) in various power states
system.cpu10.quiesceCycles                  346408778                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.rename.BlockCycles             103851483                       # Number of cycles rename is blocking
system.cpu10.rename.CommittedMaps          1331650491                       # Number of HB maps that are committed
system.cpu10.rename.IQFullEvents               492617                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.IdleCycles              168630161                       # Number of cycles rename is idle
system.cpu10.rename.ROBFullEvents              284804                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.RenameLookups          4832095467                       # Number of register rename lookups that rename has made
system.cpu10.rename.RenamedInsts           1974287362                       # Number of instructions processed by rename
system.cpu10.rename.RenamedOperands        2609393396                       # Number of destination operands rename has renamed
system.cpu10.rename.RunCycles               298482735                       # Number of cycles rename is running
system.cpu10.rename.SquashCycles             19661945                       # Number of cycles rename is squashing
system.cpu10.rename.UnblockCycles             2872543                       # Number of cycles rename is unblocking
system.cpu10.rename.UndoneMaps             1277742845                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.fp_rename_lookups          289038                       # Number of floating rename lookups
system.cpu10.rename.int_rename_lookups     2726383760                       # Number of integer rename lookups
system.cpu10.rename.serializeStallCycles         1690                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.serializingInsts               32                       # count of serializing insts renamed
system.cpu10.rename.skidInsts                11807483                       # count of insts added to the skid buffer
system.cpu10.rename.tempSerializingInsts           31                       # count of temporary serializing insts renamed
system.cpu10.rob.rob_reads                 2226522483                       # The number of ROB reads
system.cpu10.rob.rob_writes                3690726974                       # The number of ROB writes
system.cpu10.timesIdled                            34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu11.branchPred.BTBLookups          235702348                       # Number of BTB lookups
system.cpu11.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.condIncorrect        19746746                       # Number of conditional branches incorrect
system.cpu11.branchPred.condPredicted       304649411                       # Number of conditional branches predicted
system.cpu11.branchPred.indirectHits         94175240                       # Number of indirect target hits.
system.cpu11.branchPred.indirectLookups     235702348                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectMisses      141527108                       # Number of indirect misses.
system.cpu11.branchPred.lookups             304649411                       # Number of BP lookups
system.cpu11.branchPred.usedRAS                 88785                       # Number of times the RAS was used to get a target.
system.cpu11.branchPredindirectMispredicted      4861300                       # Number of mispredicted indirect branches.
system.cpu11.cc_regfile_reads               956060038                       # number of cc regfile reads
system.cpu11.cc_regfile_writes              681277988                       # number of cc regfile writes
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed
system.cpu11.commit.branchMispredicts        19747089                       # The number of times a branch was mispredicted
system.cpu11.commit.branches                145194153                       # Number of branches committed
system.cpu11.commit.bw_lim_events            44854762                       # number cycles where commit BW limit reached
system.cpu11.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.commitSquashedInsts     794176097                       # The number of squashed insts skipped by commit
system.cpu11.commit.committedInsts          560120960                       # Number of instructions committed
system.cpu11.commit.committedOps            997519547                       # Number of ops (including micro ops) committed
system.cpu11.commit.committed_per_cycle::samples    482216152                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.068615                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.496645                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0    187003558     38.78%     38.78% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1     94117146     19.52%     58.30% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2     30721720      6.37%     64.67% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3     54088257     11.22%     75.89% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4     50610945     10.50%     86.38% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5     10021178      2.08%     88.46% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6      7283678      1.51%     89.97% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7      3514908      0.73%     90.70% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8     44854762      9.30%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total    482216152                       # Number of insts commited each cycle
system.cpu11.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu11.commit.function_calls                 10                       # Number of function calls committed.
system.cpu11.commit.int_insts               989611373                       # Number of committed integer instructions.
system.cpu11.commit.loads                    86355487                       # Number of loads committed
system.cpu11.commit.membars                        10                       # Number of memory barriers committed
system.cpu11.commit.op_class_0::No_OpClass      7567224      0.76%      0.76% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu      881197312     88.34%     89.10% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult      20227231      2.03%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              7      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            1      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdDiv             0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAes             0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAesMix            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma2            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma3            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdPredAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead      86355479      8.66%     99.78% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      2172277      0.22%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total       997519547                       # Class of committed instruction
system.cpu11.commit.refs                     88527772                       # Number of memory references committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu11.committedInsts                 560120960                       # Number of Instructions Simulated
system.cpu11.committedOps                   997519547                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.060441                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.060441                       # CPI: Total CPI of All Threads
system.cpu11.decode.BlockedCycles           103943498                       # Number of cycles decode is blocked
system.cpu11.decode.DecodedInsts           2071529231                       # Number of instructions handled by decode
system.cpu11.decode.IdleCycles              155160949                       # Number of cycles decode is idle
system.cpu11.decode.RunCycles               297356948                       # Number of cycles decode is running
system.cpu11.decode.SquashCycles             19747479                       # Number of cycles decode is squashing
system.cpu11.decode.UnblockCycles            17757639                       # Number of cycles decode is unblocking
system.cpu11.dtb.rdAccesses                 132973626                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.wrAccesses                   3443396                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu11.fetch.Branches                 304649411                       # Number of branches that fetch encountered
system.cpu11.fetch.CacheLines               189043507                       # Number of cache lines fetched
system.cpu11.fetch.Cycles                   374426219                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.IcacheSquashes             6971325                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.IcacheWaitRetryStallCycles          273                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.Insts                   1207342714                       # Number of instructions fetch has processed
system.cpu11.fetch.MiscStallCycles               1924                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles       245479                       # Number of stall cycles due to pending traps
system.cpu11.fetch.SquashCycles              39494958                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.branchRate                0.512899                       # Number of branch fetches per cycle
system.cpu11.fetch.icacheStallCycles        199545139                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.predictedBranches         94264025                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.rate                      2.032647                       # Number of inst fetches per cycle
system.cpu11.fetch.rateDist::samples        593966513                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            3.662647                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.496419                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0              242051524     40.75%     40.75% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                5377073      0.91%     41.66% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2               32633661      5.49%     47.15% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3               31137162      5.24%     52.39% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4               25263177      4.25%     56.65% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5               15829252      2.67%     59.31% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6               39215971      6.60%     65.91% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7               23730721      4.00%     69.91% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8              178727972     30.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total          593966513                       # Number of instructions fetched each cycle (Total)
system.cpu11.fp_regfile_reads                      17                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                 135563                       # number of floating regfile writes
system.cpu11.idleCycles                          8943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.iew.branchMispredicts           22651595                       # Number of branch mispredicts detected at execute
system.cpu11.iew.exec_branches              203095939                       # Number of branches executed
system.cpu11.iew.exec_nop                           0                       # number of nop insts executed
system.cpu11.iew.exec_rate                   2.659110                       # Inst execution rate
system.cpu11.iew.exec_refs                  167479139                       # number of memory reference insts executed
system.cpu11.iew.exec_stores                  3443396                       # Number of stores executed
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.iewBlockCycles              93329440                       # Number of cycles IEW is blocking
system.cpu11.iew.iewDispLoadInsts           157247832                       # Number of dispatched load instructions
system.cpu11.iew.iewDispNonSpecInsts             1214                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewDispSquashedInsts          656680                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispStoreInsts           12818749                       # Number of dispatched store instructions
system.cpu11.iew.iewDispatchedInsts        1791700648                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewExecLoadInsts           164035743                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts        48364726                       # Number of squashed instructions skipped in execute
system.cpu11.iew.iewExecutedInsts          1579446105                       # Number of executed instructions
system.cpu11.iew.iewIQFullEvents                46656                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.iewSquashCycles             19747479                       # Number of cycles IEW is squashing
system.cpu11.iew.iewUnblockCycles               57520                       # Number of cycles IEW is unblocking
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.cacheBlocked     30714092                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.lsq.thread0.forwLoads        1835149                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.ignoredResponses         2095                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.memOrderViolation          594                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.squashedLoads     70892342                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.squashedStores     10646464                       # Number of stores squashed
system.cpu11.iew.memOrderViolationEvents          594                       # Number of memory order violations
system.cpu11.iew.predictedNotTakenIncorrect     13872275                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.predictedTakenIncorrect      8779320                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.wb_consumers              1712012779                       # num instructions consuming a value
system.cpu11.iew.wb_count                  1531836019                       # cumulative count of insts written-back
system.cpu11.iew.wb_fanout                   0.667088                       # average fanout of values written-back
system.cpu11.iew.wb_producers              1142064012                       # num instructions producing a value
system.cpu11.iew.wb_rate                     2.578955                       # insts written-back per cycle
system.cpu11.iew.wb_sent                   1537796852                       # cumulative count of insts sent to commit
system.cpu11.int_regfile_reads             2091954837                       # number of integer regfile reads
system.cpu11.int_regfile_writes            1339772526                       # number of integer regfile writes
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu11.ipc                             0.943004                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.943004                       # IPC: Total IPC of All Threads
system.cpu11.iq.FU_type_0::No_OpClass        18949541      1.16%      1.16% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu          1401845077     86.12%     87.28% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult           27125470      1.67%     88.95% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   7      0.00%     88.95% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd            712866      0.04%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMultAcc             0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMisc                0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  2      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 1      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdDiv                  0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAes                  0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAesMix               0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdPredAlu              0      0.00%     88.99% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead          173543343     10.66%     99.65% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           5500096      0.34%     99.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemRead        134419      0.01%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemWrite           14      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total           1627810836                       # Type of FU issued
system.cpu11.iq.fp_alu_accesses                847312                       # Number of floating point alu accesses
system.cpu11.iq.fp_inst_queue_reads           1694936                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_wakeup_accesses       135520                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_writes          2852769                       # Number of floating instruction queue writes
system.cpu11.iq.fu_busy_cnt                  53320668                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.032756                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu              53212681     99.80%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead               107116      0.20%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 861      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemRead              10      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.int_alu_accesses           1661334651                       # Number of integer alu accesses
system.cpu11.iq.int_inst_queue_reads       3910861519                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_wakeup_accesses   1531700499                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.int_inst_queue_writes      2583029253                       # Number of integer instruction queue writes
system.cpu11.iq.iqInstsAdded               1791697298                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqInstsIssued              1627810836                       # Number of instructions issued
system.cpu11.iq.iqNonSpecInstsAdded              3350                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqSquashedInstsExamined     794181071                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedInstsIssued         9647607                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedNonSpecRemoved         3333                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.iqSquashedOperandsExamined    813663622                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.issued_per_cycle::samples    593966513                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       2.740577                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.618710                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0         213757105     35.99%     35.99% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1          43802498      7.37%     43.36% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2          39224549      6.60%     49.97% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3          65422088     11.01%     60.98% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4          51994022      8.75%     69.73% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5          49696034      8.37%     78.10% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6          80964113     13.63%     91.73% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7          25796792      4.34%     96.08% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8          23309312      3.92%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total     593966513                       # Number of insts issued each cycle
system.cpu11.iq.rate                         2.740536                       # Inst issue rate
system.cpu11.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu11.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu11.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.wrAccesses                 189132303                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                       88806                       # TLB misses on write requests
system.cpu11.memDep0.conflictingLoads         6564510                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           1354                       # Number of conflicting stores.
system.cpu11.memDep0.insertedLoads          157247832                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores          12818749                       # Number of stores inserted to the mem dependence unit.
system.cpu11.misc_regfile_reads             613677151                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu11.numCycles                      593975456                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean     4887553221                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value   4887553221                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value   4887553221                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  308105590329                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED   4887553221                       # Cumulative time (in ticks) in various power states
system.cpu11.quiesceCycles                  345943894                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.rename.BlockCycles             103460008                       # Number of cycles rename is blocking
system.cpu11.rename.CommittedMaps          1331866272                       # Number of HB maps that are committed
system.cpu11.rename.IQFullEvents               493855                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.IdleCycles              168967593                       # Number of cycles rename is idle
system.cpu11.rename.ROBFullEvents              266779                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.RenameLookups          4839577926                       # Number of register rename lookups that rename has made
system.cpu11.rename.RenamedInsts           1977506257                       # Number of instructions processed by rename
system.cpu11.rename.RenamedOperands        2613281066                       # Number of destination operands rename has renamed
system.cpu11.rename.RunCycles               298928481                       # Number of cycles rename is running
system.cpu11.rename.SquashCycles             19747479                       # Number of cycles rename is squashing
system.cpu11.rename.UnblockCycles             2857140                       # Number of cycles rename is unblocking
system.cpu11.rename.UndoneMaps             1281414734                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.fp_rename_lookups          291985                       # Number of floating rename lookups
system.cpu11.rename.int_rename_lookups     2730754969                       # Number of integer rename lookups
system.cpu11.rename.serializeStallCycles         5812                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.serializingInsts               42                       # count of serializing insts renamed
system.cpu11.rename.skidInsts                11750220                       # count of insts added to the skid buffer
system.cpu11.rename.tempSerializingInsts           42                       # count of temporary serializing insts renamed
system.cpu11.rob.rob_reads                 2229055877                       # The number of ROB reads
system.cpu11.rob.rob_writes                3695580204                       # The number of ROB writes
system.cpu11.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu12.branchPred.BTBLookups          234490724                       # Number of BTB lookups
system.cpu12.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.condIncorrect        19559865                       # Number of conditional branches incorrect
system.cpu12.branchPred.condPredicted       303624061                       # Number of conditional branches predicted
system.cpu12.branchPred.indirectHits         94098107                       # Number of indirect target hits.
system.cpu12.branchPred.indirectLookups     234490724                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectMisses      140392617                       # Number of indirect misses.
system.cpu12.branchPred.lookups             303624061                       # Number of BP lookups
system.cpu12.branchPred.usedRAS                 85891                       # Number of times the RAS was used to get a target.
system.cpu12.branchPredindirectMispredicted      4737604                       # Number of mispredicted indirect branches.
system.cpu12.cc_regfile_reads               955319520                       # number of cc regfile reads
system.cpu12.cc_regfile_writes              680315599                       # number of cc regfile writes
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed
system.cpu12.commit.branchMispredicts        19560221                       # The number of times a branch was mispredicted
system.cpu12.commit.branches                145148416                       # Number of branches committed
system.cpu12.commit.bw_lim_events            45112027                       # number cycles where commit BW limit reached
system.cpu12.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.commitSquashedInsts     789360785                       # The number of squashed insts skipped by commit
system.cpu12.commit.committedInsts          559952377                       # Number of instructions committed
system.cpu12.commit.committedOps            997207654                       # Number of ops (including micro ops) committed
system.cpu12.commit.committed_per_cycle::samples    473538046                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.105866                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.507348                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0    178962782     37.79%     37.79% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1     93765185     19.80%     57.59% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2     30628432      6.47%     64.06% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3     53962690     11.40%     75.46% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4     50367709     10.64%     86.09% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5      9988471      2.11%     88.20% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6      7267122      1.53%     89.74% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7      3483628      0.74%     90.47% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8     45112027      9.53%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total    473538046                       # Number of insts commited each cycle
system.cpu12.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu12.commit.function_calls                 10                       # Number of function calls committed.
system.cpu12.commit.int_insts               989304237                       # Number of committed integer instructions.
system.cpu12.commit.loads                    86334887                       # Number of loads committed
system.cpu12.commit.membars                        10                       # Number of memory barriers committed
system.cpu12.commit.op_class_0::No_OpClass      7564806      0.76%      0.76% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu      880915196     88.34%     89.10% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult      20220947      2.03%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead      86334879      8.66%     99.78% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite      2171802      0.22%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total       997207654                       # Class of committed instruction
system.cpu12.commit.refs                     88506697                       # Number of memory references committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu12.committedInsts                 559952377                       # Number of Instructions Simulated
system.cpu12.committedOps                   997207654                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.043964                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.043964                       # CPI: Total CPI of All Threads
system.cpu12.decode.BlockedCycles            96412584                       # Number of cycles decode is blocked
system.cpu12.decode.DecodedInsts           2063449628                       # Number of instructions handled by decode
system.cpu12.decode.IdleCycles              154597696                       # Number of cycles decode is idle
system.cpu12.decode.RunCycles               296340175                       # Number of cycles decode is running
system.cpu12.decode.SquashCycles             19560671                       # Number of cycles decode is squashing
system.cpu12.decode.UnblockCycles            17649952                       # Number of cycles decode is unblocking
system.cpu12.dtb.rdAccesses                 132681043                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.wrAccesses                   3417961                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu12.fetch.Branches                 303624061                       # Number of branches that fetch encountered
system.cpu12.fetch.CacheLines               188530172                       # Number of cache lines fetched
system.cpu12.fetch.Cycles                   365860867                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.IcacheSquashes             6937447                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.IcacheWaitRetryStallCycles          285                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.Insts                   1202848707                       # Number of instructions fetch has processed
system.cpu12.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu12.fetch.MiscStallCycles               2019                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles       233819                       # Number of stall cycles due to pending traps
system.cpu12.fetch.SquashCycles              39121342                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.TlbCycles                        2                       # Number of cycles fetch has spent waiting for tlb
system.cpu12.fetch.branchRate                0.519397                       # Number of branch fetches per cycle
system.cpu12.fetch.icacheStallCycles        198903415                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.predictedBranches         94183998                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.rate                      2.057664                       # Number of inst fetches per cycle
system.cpu12.fetch.rateDist::samples        584561078                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            3.706190                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.492895                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0              233951683     40.02%     40.02% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                5330551      0.91%     40.93% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2               32522123      5.56%     46.50% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3               31134987      5.33%     51.82% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4               25237135      4.32%     56.14% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5               15759623      2.70%     58.84% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6               39166186      6.70%     65.54% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7               23699613      4.05%     69.59% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8              177759177     30.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total          584561078                       # Number of instructions fetched each cycle (Total)
system.cpu12.fp_regfile_reads                      15                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                 134133                       # number of floating regfile writes
system.cpu12.idleCycles                          8945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.iew.branchMispredicts           22403042                       # Number of branch mispredicts detected at execute
system.cpu12.iew.exec_branches              202866323                       # Number of branches executed
system.cpu12.iew.exec_nop                           0                       # number of nop insts executed
system.cpu12.iew.exec_rate                   2.696775                       # Inst execution rate
system.cpu12.iew.exec_refs                  167115229                       # number of memory reference insts executed
system.cpu12.iew.exec_stores                  3417961                       # Number of stores executed
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.iewBlockCycles              92284315                       # Number of cycles IEW is blocking
system.cpu12.iew.iewDispLoadInsts           156651522                       # Number of dispatched load instructions
system.cpu12.iew.iewDispNonSpecInsts             1211                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewDispSquashedInsts          639473                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispStoreInsts           12587443                       # Number of dispatched store instructions
system.cpu12.iew.iewDispatchedInsts        1786576435                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewExecLoadInsts           163697268                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts        47883675                       # Number of squashed instructions skipped in execute
system.cpu12.iew.iewExecutedInsts          1576453856                       # Number of executed instructions
system.cpu12.iew.iewIQFullEvents                44913                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.iewSquashCycles             19560671                       # Number of cycles IEW is squashing
system.cpu12.iew.iewUnblockCycles               56868                       # Number of cycles IEW is unblocking
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.cacheBlocked     30667939                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.lsq.thread0.forwLoads        1853167                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.ignoredResponses         2542                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.memOrderViolation          596                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.squashedLoads     70316632                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.squashedStores     10415633                       # Number of stores squashed
system.cpu12.iew.memOrderViolationEvents          596                       # Number of memory order violations
system.cpu12.iew.predictedNotTakenIncorrect     13675120                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.predictedTakenIncorrect      8727922                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.wb_consumers              1709923552                       # num instructions consuming a value
system.cpu12.iew.wb_count                  1529054161                       # cumulative count of insts written-back
system.cpu12.iew.wb_fanout                   0.666775                       # average fanout of values written-back
system.cpu12.iew.wb_producers              1140133713                       # num instructions producing a value
system.cpu12.iew.wb_rate                     2.615690                       # insts written-back per cycle
system.cpu12.iew.wb_sent                   1534950371                       # cumulative count of insts sent to commit
system.cpu12.int_regfile_reads             2089151595                       # number of integer regfile reads
system.cpu12.int_regfile_writes            1337324122                       # number of integer regfile writes
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu12.ipc                             0.957888                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.957888                       # IPC: Total IPC of All Threads
system.cpu12.iq.FU_type_0::No_OpClass        18794473      1.16%      1.16% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu          1399045841     86.13%     87.29% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult           27118046      1.67%     88.96% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   7      0.00%     88.96% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd            699203      0.04%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMultAcc             0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMisc                0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  1      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  2      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 1      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdDiv                  0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAes                  0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAesMix               0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdPredAlu              0      0.00%     89.00% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead          173098927     10.66%     99.66% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite           5447921      0.34%     99.99% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemRead        133105      0.01%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemWrite           11      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total           1624337538                       # Type of FU issued
system.cpu12.iq.fp_alu_accesses                832336                       # Number of floating point alu accesses
system.cpu12.iq.fp_inst_queue_reads           1664970                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_wakeup_accesses       134083                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_writes          2798115                       # Number of floating instruction queue writes
system.cpu12.iq.fu_busy_cnt                  53228679                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.032769                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu              53120920     99.80%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead               106888      0.20%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 858      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemRead              13      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.int_alu_accesses           1657939408                       # Number of integer alu accesses
system.cpu12.iq.int_inst_queue_reads       3894355022                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_wakeup_accesses   1528920078                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.int_inst_queue_writes      2573147368                       # Number of integer instruction queue writes
system.cpu12.iq.iqInstsAdded               1786573122                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqInstsIssued              1624337538                       # Number of instructions issued
system.cpu12.iq.iqNonSpecInstsAdded              3313                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqSquashedInstsExamined     789368748                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedInstsIssued         9555166                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedNonSpecRemoved         3296                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.iqSquashedOperandsExamined    806359956                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.issued_per_cycle::samples    584561078                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       2.778730                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.616278                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0         205086192     35.08%     35.08% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1          43753429      7.48%     42.57% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2          39124876      6.69%     49.26% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3          65338910     11.18%     60.44% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4          51940458      8.89%     69.32% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5          49564972      8.48%     77.80% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6          80775052     13.82%     91.62% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7          25736889      4.40%     96.02% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8          23240300      3.98%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total     584561078                       # Number of insts issued each cycle
system.cpu12.iq.rate                         2.778688                       # Inst issue rate
system.cpu12.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu12.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu12.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.wrAccesses                 188616083                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                       85920                       # TLB misses on write requests
system.cpu12.memDep0.conflictingLoads         6459262                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           1485                       # Number of conflicting stores.
system.cpu12.memDep0.insertedLoads          156651522                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores          12587443                       # Number of stores inserted to the mem dependence unit.
system.cpu12.misc_regfile_reads             612574994                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu12.numCycles                      584570023                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean     8017667640                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value   8017667640                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value   8017667640                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  304975475910                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED   8017667640                       # Cumulative time (in ticks) in various power states
system.cpu12.quiesceCycles                  355349327                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.rename.BlockCycles              95817442                       # Number of cycles rename is blocking
system.cpu12.rename.CommittedMaps          1331432613                       # Number of HB maps that are committed
system.cpu12.rename.IQFullEvents               504150                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.IdleCycles              168291354                       # Number of cycles rename is idle
system.cpu12.rename.ROBFullEvents              367858                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.RenameLookups          4822839236                       # Number of register rename lookups that rename has made
system.cpu12.rename.RenamedInsts           1970330092                       # Number of instructions processed by rename
system.cpu12.rename.RenamedOperands        2604540564                       # Number of destination operands rename has renamed
system.cpu12.rename.RunCycles               297921005                       # Number of cycles rename is running
system.cpu12.rename.SquashCycles             19560671                       # Number of cycles rename is squashing
system.cpu12.rename.UnblockCycles             2965527                       # Number of cycles rename is unblocking
system.cpu12.rename.UndoneMaps             1273107890                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.fp_rename_lookups          287299                       # Number of floating rename lookups
system.cpu12.rename.int_rename_lookups     2721070195                       # Number of integer rename lookups
system.cpu12.rename.serializeStallCycles         5079                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.serializingInsts               48                       # count of serializing insts renamed
system.cpu12.rename.skidInsts                12090515                       # count of insts added to the skid buffer
system.cpu12.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.cpu12.rob.rob_reads                 2214992430                       # The number of ROB reads
system.cpu12.rob.rob_writes                3684587891                       # The number of ROB writes
system.cpu12.timesIdled                            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu13.branchPred.BTBLookups          233004824                       # Number of BTB lookups
system.cpu13.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.condIncorrect        19546326                       # Number of conditional branches incorrect
system.cpu13.branchPred.condPredicted       303491549                       # Number of conditional branches predicted
system.cpu13.branchPred.indirectHits         93895918                       # Number of indirect target hits.
system.cpu13.branchPred.indirectLookups     233004824                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectMisses      139108906                       # Number of indirect misses.
system.cpu13.branchPred.lookups             303491549                       # Number of BP lookups
system.cpu13.branchPred.usedRAS                 85411                       # Number of times the RAS was used to get a target.
system.cpu13.branchPredindirectMispredicted      4763853                       # Number of mispredicted indirect branches.
system.cpu13.cc_regfile_reads               955167154                       # number of cc regfile reads
system.cpu13.cc_regfile_writes              680138407                       # number of cc regfile writes
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed
system.cpu13.commit.branchMispredicts        19546660                       # The number of times a branch was mispredicted
system.cpu13.commit.branches                145152553                       # Number of branches committed
system.cpu13.commit.bw_lim_events            45114045                       # number cycles where commit BW limit reached
system.cpu13.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.commitSquashedInsts     788959807                       # The number of squashed insts skipped by commit
system.cpu13.commit.committedInsts          559969485                       # Number of instructions committed
system.cpu13.commit.committedOps            997244470                       # Number of ops (including micro ops) committed
system.cpu13.commit.committed_per_cycle::samples    471709102                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.114109                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.508955                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0    177152688     37.56%     37.56% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1     93754799     19.88%     57.43% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2     30623868      6.49%     63.92% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3     53939745     11.43%     75.36% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4     50368476     10.68%     86.04% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5      9988458      2.12%     88.15% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6      7275015      1.54%     89.70% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7      3492008      0.74%     90.44% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8     45114045      9.56%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total    471709102                       # Number of insts commited each cycle
system.cpu13.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu13.commit.function_calls                 10                       # Number of function calls committed.
system.cpu13.commit.int_insts               989343919                       # Number of committed integer instructions.
system.cpu13.commit.loads                    86334969                       # Number of loads committed
system.cpu13.commit.membars                        10                       # Number of memory barriers committed
system.cpu13.commit.op_class_0::No_OpClass      7564919      0.76%      0.76% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu      880950182     88.34%     89.10% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult      20222582      2.03%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead      86334961      8.66%     99.78% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite      2171802      0.22%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total       997244470                       # Class of committed instruction
system.cpu13.commit.refs                     88506779                       # Number of memory references committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu13.committedInsts                 559969485                       # Number of Instructions Simulated
system.cpu13.committedOps                   997244470                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.040537                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.040537                       # CPI: Total CPI of All Threads
system.cpu13.decode.BlockedCycles            94793056                       # Number of cycles decode is blocked
system.cpu13.decode.DecodedInsts           2063134429                       # Number of instructions handled by decode
system.cpu13.decode.IdleCycles              154445990                       # Number of cycles decode is idle
system.cpu13.decode.RunCycles               296259479                       # Number of cycles decode is running
system.cpu13.decode.SquashCycles             19547006                       # Number of cycles decode is squashing
system.cpu13.decode.UnblockCycles            17613465                       # Number of cycles decode is unblocking
system.cpu13.dtb.rdAccesses                 132635486                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.wrAccesses                   3421026                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu13.fetch.Branches                 303491549                       # Number of branches that fetch encountered
system.cpu13.fetch.CacheLines               188298468                       # Number of cache lines fetched
system.cpu13.fetch.Cycles                   364211240                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.IcacheSquashes             6936336                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.IcacheWaitRetryStallCycles          253                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.Insts                   1202370243                       # Number of instructions fetch has processed
system.cpu13.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu13.fetch.MiscStallCycles                226                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles       232113                       # Number of stall cycles due to pending traps
system.cpu13.fetch.SquashCycles              39094012                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.TlbCycles                        5                       # Number of cycles fetch has spent waiting for tlb
system.cpu13.fetch.branchRate                0.520864                       # Number of branch fetches per cycle
system.cpu13.fetch.icacheStallCycles        198668153                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.predictedBranches         93981329                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.rate                      2.063556                       # Number of inst fetches per cycle
system.cpu13.fetch.rateDist::samples        582658996                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            3.717353                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.492777                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0              232236979     39.86%     39.86% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                5309211      0.91%     40.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2               32459853      5.57%     46.34% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3               31122511      5.34%     51.68% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4               25188713      4.32%     56.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5               15720605      2.70%     58.70% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6               39158702      6.72%     65.42% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7               23656899      4.06%     69.48% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8              177805523     30.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total          582658996                       # Number of instructions fetched each cycle (Total)
system.cpu13.fp_regfile_reads                      10                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                 132253                       # number of floating regfile writes
system.cpu13.idleCycles                         10079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.iew.branchMispredicts           22388375                       # Number of branch mispredicts detected at execute
system.cpu13.iew.exec_branches              202803275                       # Number of branches executed
system.cpu13.iew.exec_nop                           0                       # number of nop insts executed
system.cpu13.iew.exec_rate                   2.705045                       # Inst execution rate
system.cpu13.iew.exec_refs                  167172572                       # number of memory reference insts executed
system.cpu13.iew.exec_stores                  3421026                       # Number of stores executed
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.iewBlockCycles              92081848                       # Number of cycles IEW is blocking
system.cpu13.iew.iewDispLoadInsts           156618978                       # Number of dispatched load instructions
system.cpu13.iew.iewDispNonSpecInsts             1261                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewDispSquashedInsts          644522                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispStoreInsts           12637753                       # Number of dispatched store instructions
system.cpu13.iew.iewDispatchedInsts        1786207397                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewExecLoadInsts           163751546                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts        47838276                       # Number of squashed instructions skipped in execute
system.cpu13.iew.iewExecutedInsts          1576146219                       # Number of executed instructions
system.cpu13.iew.iewIQFullEvents                47351                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.iewSquashCycles             19547006                       # Number of cycles IEW is squashing
system.cpu13.iew.iewUnblockCycles               58310                       # Number of cycles IEW is unblocking
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.cacheBlocked     30693442                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.lsq.thread0.forwLoads        1850216                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.ignoredResponses         2707                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.memOrderViolation          528                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.squashedLoads     70284006                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.squashedStores     10465943                       # Number of stores squashed
system.cpu13.iew.memOrderViolationEvents          528                       # Number of memory order violations
system.cpu13.iew.predictedNotTakenIncorrect     13696556                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.predictedTakenIncorrect      8691819                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.wb_consumers              1709496501                       # num instructions consuming a value
system.cpu13.iew.wb_count                  1528652287                       # cumulative count of insts written-back
system.cpu13.iew.wb_fanout                   0.666807                       # average fanout of values written-back
system.cpu13.iew.wb_producers              1139903976                       # num instructions producing a value
system.cpu13.iew.wb_rate                     2.623534                       # insts written-back per cycle
system.cpu13.iew.wb_sent                   1534566180                       # cumulative count of insts sent to commit
system.cpu13.int_regfile_reads             2088465775                       # number of integer regfile reads
system.cpu13.int_regfile_writes            1336975718                       # number of integer regfile writes
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu13.ipc                             0.961042                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.961042                       # IPC: Total IPC of All Threads
system.cpu13.iq.FU_type_0::No_OpClass        18831521      1.16%      1.16% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu          1398610323     86.12%     87.28% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult           27118392      1.67%     88.95% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   7      0.00%     88.95% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd            705064      0.04%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMultAcc             0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMisc                0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 1      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdDiv                  0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAes                  0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAesMix               0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdPredAlu              0      0.00%     89.00% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead          173142601     10.66%     99.66% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite           5445382      0.34%     99.99% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemRead        131202      0.01%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total           1623984502                       # Type of FU issued
system.cpu13.iq.fp_alu_accesses                836287                       # Number of floating point alu accesses
system.cpu13.iq.fp_inst_queue_reads           1672831                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_wakeup_accesses       132205                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_writes          2821355                       # Number of floating instruction queue writes
system.cpu13.iq.fu_busy_cnt                  53323311                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.032835                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu              53214145     99.80%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead               108227      0.20%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 928      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemRead              11      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.int_alu_accesses           1657640005                       # Number of integer alu accesses
system.cpu13.iq.int_inst_queue_reads       3891859617                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_wakeup_accesses   1528520082                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.int_inst_queue_writes      2572349219                       # Number of integer instruction queue writes
system.cpu13.iq.iqInstsAdded               1786203934                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqInstsIssued              1623984502                       # Number of instructions issued
system.cpu13.iq.iqNonSpecInstsAdded              3463                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqSquashedInstsExamined     788962894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedInstsIssued         9581144                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedNonSpecRemoved         3446                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.iqSquashedOperandsExamined    806584704                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.issued_per_cycle::samples    582658996                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       2.787195                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.617154                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0         203527710     34.93%     34.93% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1          43650711      7.49%     42.42% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2          39016959      6.70%     49.12% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3          65197518     11.19%     60.31% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4          51865243      8.90%     69.21% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5          49520444      8.50%     77.71% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6          80786461     13.87%     91.57% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7          25826239      4.43%     96.01% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8          23267711      3.99%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total     582658996                       # Number of insts issued each cycle
system.cpu13.iq.rate                         2.787147                       # Inst issue rate
system.cpu13.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu13.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu13.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.wrAccesses                 188383896                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                       85438                       # TLB misses on write requests
system.cpu13.memDep0.conflictingLoads         6469142                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1429                       # Number of conflicting stores.
system.cpu13.memDep0.insertedLoads          156618978                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores          12637753                       # Number of stores inserted to the mem dependence unit.
system.cpu13.misc_regfile_reads             612517404                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu13.numCycles                      582669075                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean     8648749260                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value   8648749260                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value   8648749260                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  304344394290                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED   8648749260                       # Cumulative time (in ticks) in various power states
system.cpu13.quiesceCycles                  357250275                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.rename.BlockCycles              94263551                       # Number of cycles rename is blocking
system.cpu13.rename.CommittedMaps          1331496462                       # Number of HB maps that are committed
system.cpu13.rename.IQFullEvents               499788                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.IdleCycles              168127351                       # Number of cycles rename is idle
system.cpu13.rename.ROBFullEvents              295062                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.RenameLookups          4822109836                       # Number of register rename lookups that rename has made
system.cpu13.rename.RenamedInsts           1970059813                       # Number of instructions processed by rename
system.cpu13.rename.RenamedOperands        2604018260                       # Number of destination operands rename has renamed
system.cpu13.rename.RunCycles               297833520                       # Number of cycles rename is running
system.cpu13.rename.SquashCycles             19547006                       # Number of cycles rename is squashing
system.cpu13.rename.UnblockCycles             2880513                       # Number of cycles rename is unblocking
system.cpu13.rename.UndoneMaps             1272521737                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.fp_rename_lookups          287570                       # Number of floating rename lookups
system.cpu13.rename.int_rename_lookups     2720484086                       # Number of integer rename lookups
system.cpu13.rename.serializeStallCycles         7055                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.serializingInsts               40                       # count of serializing insts renamed
system.cpu13.rename.skidInsts                11830077                       # count of insts added to the skid buffer
system.cpu13.rename.tempSerializingInsts           40                       # count of temporary serializing insts renamed
system.cpu13.rob.rob_reads                 2212798476                       # The number of ROB reads
system.cpu13.rob.rob_writes                3683786362                       # The number of ROB writes
system.cpu13.timesIdled                            28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu14.branchPred.BTBLookups          235506335                       # Number of BTB lookups
system.cpu14.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.condIncorrect        19764841                       # Number of conditional branches incorrect
system.cpu14.branchPred.condPredicted       304773348                       # Number of conditional branches predicted
system.cpu14.branchPred.indirectHits         94208871                       # Number of indirect target hits.
system.cpu14.branchPred.indirectLookups     235506335                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectMisses      141297464                       # Number of indirect misses.
system.cpu14.branchPred.lookups             304773348                       # Number of BP lookups
system.cpu14.branchPred.usedRAS                 87657                       # Number of times the RAS was used to get a target.
system.cpu14.branchPredindirectMispredicted      4892495                       # Number of mispredicted indirect branches.
system.cpu14.cc_regfile_reads               956407272                       # number of cc regfile reads
system.cpu14.cc_regfile_writes              681546494                       # number of cc regfile writes
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed
system.cpu14.commit.branchMispredicts        19765279                       # The number of times a branch was mispredicted
system.cpu14.commit.branches                145154203                       # Number of branches committed
system.cpu14.commit.bw_lim_events            44862037                       # number cycles where commit BW limit reached
system.cpu14.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.commitSquashedInsts     795029159                       # The number of squashed insts skipped by commit
system.cpu14.commit.committedInsts          559977557                       # Number of instructions committed
system.cpu14.commit.committedOps            997248885                       # Number of ops (including micro ops) committed
system.cpu14.commit.committed_per_cycle::samples    473380034                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.106656                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.503719                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0    178261740     37.66%     37.66% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1     94087925     19.88%     57.53% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2     30717323      6.49%     64.02% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3     54059358     11.42%     75.44% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4     50599268     10.69%     86.13% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5     10005049      2.11%     88.24% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6      7281711      1.54%     89.78% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7      3505623      0.74%     90.52% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8     44862037      9.48%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total    473380034                       # Number of insts commited each cycle
system.cpu14.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu14.commit.function_calls                 10                       # Number of function calls committed.
system.cpu14.commit.int_insts               989354162                       # Number of committed integer instructions.
system.cpu14.commit.loads                    86334489                       # Number of loads committed
system.cpu14.commit.membars                        10                       # Number of memory barriers committed
system.cpu14.commit.op_class_0::No_OpClass      7562614      0.76%      0.76% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu      880956711     88.34%     89.10% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult      20223467      2.03%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              7      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            1      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAes             0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAesMix            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma2            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma3            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdPredAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead      86334481      8.66%     99.78% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      2171588      0.22%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total       997248885                       # Class of committed instruction
system.cpu14.commit.refs                     88506085                       # Number of memory references committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu14.committedInsts                 559977557                       # Number of Instructions Simulated
system.cpu14.committedOps                   997248885                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.045178                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.045178                       # CPI: Total CPI of All Threads
system.cpu14.decode.BlockedCycles            95032436                       # Number of cycles decode is blocked
system.cpu14.decode.DecodedInsts           2072357182                       # Number of instructions handled by decode
system.cpu14.decode.IdleCycles              155217631                       # Number of cycles decode is idle
system.cpu14.decode.RunCycles               297464176                       # Number of cycles decode is running
system.cpu14.decode.SquashCycles             19765725                       # Number of cycles decode is squashing
system.cpu14.decode.UnblockCycles            17784984                       # Number of cycles decode is unblocking
system.cpu14.dtb.rdAccesses                 133019411                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                         274                       # TLB misses on read requests
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.wrAccesses                   3449402                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu14.fetch.Branches                 304773348                       # Number of branches that fetch encountered
system.cpu14.fetch.CacheLines               189145164                       # Number of cache lines fetched
system.cpu14.fetch.Cycles                   365613572                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.IcacheSquashes             6985307                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.IcacheWaitRetryStallCycles          265                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.Insts                   1207913249                       # Number of instructions fetch has processed
system.cpu14.fetch.ItlbSquashes                     3                       # Number of outstanding ITLB misses that were squashed
system.cpu14.fetch.MiscStallCycles                397                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles       240210                       # Number of stall cycles due to pending traps
system.cpu14.fetch.SquashCycles              39531450                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.TlbCycles                       14                       # Number of cycles fetch has spent waiting for tlb
system.cpu14.fetch.branchRate                0.520734                       # Number of branch fetches per cycle
system.cpu14.fetch.icacheStallCycles        199644769                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.predictedBranches         94296528                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.rate                      2.063835                       # Number of inst fetches per cycle
system.cpu14.fetch.rateDist::samples        585264952                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            3.718698                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.493313                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0              233179179     39.84%     39.84% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                5386416      0.92%     40.76% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2               32656015      5.58%     46.34% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3               31163115      5.32%     51.67% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4               25280145      4.32%     55.99% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5               15840976      2.71%     58.69% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6               39227696      6.70%     65.39% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7               23707012      4.05%     69.45% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8              178824398     30.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total          585264952                       # Number of instructions fetched each cycle (Total)
system.cpu14.fp_regfile_reads                      21                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                 136955                       # number of floating regfile writes
system.cpu14.idleCycles                         11250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.iew.branchMispredicts           22684225                       # Number of branch mispredicts detected at execute
system.cpu14.iew.exec_branches              203193096                       # Number of branches executed
system.cpu14.iew.exec_nop                           0                       # number of nop insts executed
system.cpu14.iew.exec_rate                   2.699507                       # Inst execution rate
system.cpu14.iew.exec_refs                  167432169                       # number of memory reference insts executed
system.cpu14.iew.exec_stores                  3449402                       # Number of stores executed
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.iewBlockCycles              92745867                       # Number of cycles IEW is blocking
system.cpu14.iew.iewDispLoadInsts           157262682                       # Number of dispatched load instructions
system.cpu14.iew.iewDispNonSpecInsts             1210                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewDispSquashedInsts          652407                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispStoreInsts           12856053                       # Number of dispatched store instructions
system.cpu14.iew.iewDispatchedInsts        1792286112                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewExecLoadInsts           163982767                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts        48421619                       # Number of squashed instructions skipped in execute
system.cpu14.iew.iewExecutedInsts          1579956975                       # Number of executed instructions
system.cpu14.iew.iewIQFullEvents                43162                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.iewSquashCycles             19765725                       # Number of cycles IEW is squashing
system.cpu14.iew.iewUnblockCycles               54635                       # Number of cycles IEW is unblocking
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.cacheBlocked     30697810                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.lsq.thread0.forwLoads        1844396                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.ignoredResponses         2225                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.memOrderViolation          459                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.squashedLoads     70928190                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.squashedStores     10684457                       # Number of stores squashed
system.cpu14.iew.memOrderViolationEvents          459                       # Number of memory order violations
system.cpu14.iew.predictedNotTakenIncorrect     13911864                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.predictedTakenIncorrect      8772361                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.wb_consumers              1712720135                       # num instructions consuming a value
system.cpu14.iew.wb_count                  1532436722                       # cumulative count of insts written-back
system.cpu14.iew.wb_fanout                   0.667073                       # average fanout of values written-back
system.cpu14.iew.wb_producers              1142509915                       # num instructions producing a value
system.cpu14.iew.wb_rate                     2.618314                       # insts written-back per cycle
system.cpu14.iew.wb_sent                   1538400597                       # cumulative count of insts sent to commit
system.cpu14.int_regfile_reads             2092708223                       # number of integer regfile reads
system.cpu14.int_regfile_writes            1340306755                       # number of integer regfile writes
system.cpu14.interrupts.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu14.ipc                             0.956775                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.956775                       # IPC: Total IPC of All Threads
system.cpu14.iq.FU_type_0::No_OpClass        18937630      1.16%      1.16% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu          1402448099     86.13%     87.29% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult           27138029      1.67%     88.95% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   7      0.00%     88.95% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd            717350      0.04%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMultAcc             0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMisc                0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  4      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 1      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdDiv                  0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAes                  0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAesMix               0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdPredAlu              0      0.00%     89.00% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead          173480512     10.65%     99.65% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           5521066      0.34%     99.99% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemRead        135891      0.01%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemWrite           12      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total           1628378601                       # Type of FU issued
system.cpu14.iq.fp_alu_accesses                853266                       # Number of floating point alu accesses
system.cpu14.iq.fp_inst_queue_reads           1706859                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_wakeup_accesses       136909                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_writes          2870835                       # Number of floating instruction queue writes
system.cpu14.iq.fu_busy_cnt                  53333509                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.032753                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu              53226582     99.80%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead               106092      0.20%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 827      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemRead               8      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.int_alu_accesses           1661921214                       # Number of integer alu accesses
system.cpu14.iq.int_inst_queue_reads       3903281815                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_wakeup_accesses   1532299813                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.int_inst_queue_writes      2584452760                       # Number of integer instruction queue writes
system.cpu14.iq.iqInstsAdded               1792282774                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqInstsIssued              1628378601                       # Number of instructions issued
system.cpu14.iq.iqNonSpecInstsAdded              3338                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqSquashedInstsExamined     795037194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedInstsIssued         9633018                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedNonSpecRemoved         3321                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.iqSquashedOperandsExamined    813546007                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.issued_per_cycle::samples    585264952                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       2.782293                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.616274                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0         204871135     35.00%     35.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1          43843555      7.49%     42.50% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2          39262563      6.71%     49.20% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3          65465625     11.19%     60.39% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4          52021787      8.89%     69.28% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5          49693408      8.49%     77.77% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6          81018018     13.84%     91.61% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7          25760139      4.40%     96.01% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8          23328722      3.99%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total     585264952                       # Number of insts issued each cycle
system.cpu14.iq.rate                         2.782240                       # Inst issue rate
system.cpu14.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu14.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu14.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu14.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.wrAccesses                 189232925                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                       87771                       # TLB misses on write requests
system.cpu14.memDep0.conflictingLoads         6549119                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           1492                       # Number of conflicting stores.
system.cpu14.memDep0.insertedLoads          157262682                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores          12856053                       # Number of stores inserted to the mem dependence unit.
system.cpu14.misc_regfile_reads             613816904                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu14.numCycles                      585276202                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean     7778468745                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value   7778468745                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value   7778468745                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  305214674805                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED   7778468745                       # Cumulative time (in ticks) in various power states
system.cpu14.quiesceCycles                  354643148                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.rename.BlockCycles              94516104                       # Number of cycles rename is blocking
system.cpu14.rename.CommittedMaps          1331508043                       # Number of HB maps that are committed
system.cpu14.rename.IQFullEvents               493961                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.IdleCycles              169039970                       # Number of cycles rename is idle
system.cpu14.rename.ROBFullEvents              310341                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.RenameLookups          4841598996                       # Number of register rename lookups that rename has made
system.cpu14.rename.RenamedInsts           1978240756                       # Number of instructions processed by rename
system.cpu14.rename.RenamedOperands        2614136540                       # Number of destination operands rename has renamed
system.cpu14.rename.RunCycles               299035647                       # Number of cycles rename is running
system.cpu14.rename.SquashCycles             19765725                       # Number of cycles rename is squashing
system.cpu14.rename.UnblockCycles             2906026                       # Number of cycles rename is unblocking
system.cpu14.rename.UndoneMaps             1282628436                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.fp_rename_lookups          293073                       # Number of floating rename lookups
system.cpu14.rename.int_rename_lookups     2731987361                       # Number of integer rename lookups
system.cpu14.rename.serializeStallCycles         1480                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.serializingInsts               45                       # count of serializing insts renamed
system.cpu14.rename.skidInsts                11922056                       # count of insts added to the skid buffer
system.cpu14.rename.tempSerializingInsts           44                       # count of temporary serializing insts renamed
system.cpu14.rob.rob_reads                 2220793961                       # The number of ROB reads
system.cpu14.rob.rob_writes                3696883318                       # The number of ROB writes
system.cpu14.timesIdled                            37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu15.branchPred.BTBLookups          235557136                       # Number of BTB lookups
system.cpu15.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.condIncorrect        19717081                       # Number of conditional branches incorrect
system.cpu15.branchPred.condPredicted       305162980                       # Number of conditional branches predicted
system.cpu15.branchPred.indirectHits         94132770                       # Number of indirect target hits.
system.cpu15.branchPred.indirectLookups     235557136                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectMisses      141424366                       # Number of indirect misses.
system.cpu15.branchPred.lookups             305162980                       # Number of BP lookups
system.cpu15.branchPred.usedRAS                 87946                       # Number of times the RAS was used to get a target.
system.cpu15.branchPredindirectMispredicted      4845131                       # Number of mispredicted indirect branches.
system.cpu15.cc_regfile_reads               958167391                       # number of cc regfile reads
system.cpu15.cc_regfile_writes              682968272                       # number of cc regfile writes
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed
system.cpu15.commit.branchMispredicts        19717408                       # The number of times a branch was mispredicted
system.cpu15.commit.branches                145583442                       # Number of branches committed
system.cpu15.commit.bw_lim_events            45252955                       # number cycles where commit BW limit reached
system.cpu15.commit.commitNonSpecStalls            18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.commitSquashedInsts     795162010                       # The number of squashed insts skipped by commit
system.cpu15.commit.committedInsts          561693742                       # Number of instructions committed
system.cpu15.commit.committedOps           1000469604                       # Number of ops (including micro ops) committed
system.cpu15.commit.committed_per_cycle::samples    472955106                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.115359                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.508915                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0    177439730     37.52%     37.52% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1     94056028     19.89%     57.40% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2     30689525      6.49%     63.89% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3     54089569     11.44%     75.33% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4     50651457     10.71%     86.04% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5     10010311      2.12%     88.16% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6      7273921      1.54%     89.69% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7      3491610      0.74%     90.43% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8     45252955      9.57%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total    472955106                       # Number of insts commited each cycle
system.cpu15.commit.fp_insts                       17                       # Number of committed floating point instructions.
system.cpu15.commit.function_calls                 10                       # Number of function calls committed.
system.cpu15.commit.int_insts               992561267                       # Number of committed integer instructions.
system.cpu15.commit.loads                    86526016                       # Number of loads committed
system.cpu15.commit.membars                        10                       # Number of memory barriers committed
system.cpu15.commit.op_class_0::No_OpClass      7579323      0.76%      0.76% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu      883858009     88.34%     89.10% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult      20334608      2.03%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              7      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            1      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdDiv             0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAes             0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAesMix            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma2            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma3            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdPredAlu            0      0.00%     91.13% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead      86526008      8.65%     99.78% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      2171632      0.22%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total      1000469604                       # Class of committed instruction
system.cpu15.commit.refs                     88697656                       # Number of memory references committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu15.committedInsts                 561693742                       # Number of Instructions Simulated
system.cpu15.committedOps                  1000469604                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.041113                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.041113                       # CPI: Total CPI of All Threads
system.cpu15.decode.BlockedCycles            94721571                       # Number of cycles decode is blocked
system.cpu15.decode.DecodedInsts           2075158747                       # Number of instructions handled by decode
system.cpu15.decode.IdleCycles              154905557                       # Number of cycles decode is idle
system.cpu15.decode.RunCycles               297675256                       # Number of cycles decode is running
system.cpu15.decode.SquashCycles             19717765                       # Number of cycles decode is squashing
system.cpu15.decode.UnblockCycles            17754521                       # Number of cycles decode is unblocking
system.cpu15.dtb.rdAccesses                 133204851                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                       15169                       # TLB misses on read requests
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.wrAccesses                   3439561                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu15.fetch.Branches                 305162980                       # Number of branches that fetch encountered
system.cpu15.fetch.CacheLines               188718873                       # Number of cache lines fetched
system.cpu15.fetch.Cycles                   365617931                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.IcacheSquashes             6946700                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.IcacheWaitRetryStallCycles          299                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.Insts                   1209248968                       # Number of instructions fetch has processed
system.cpu15.fetch.MiscStallCycles               1830                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles       242241                       # Number of stall cycles due to pending traps
system.cpu15.fetch.SquashCycles              39435530                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.branchRate                0.521837                       # Number of branch fetches per cycle
system.cpu15.fetch.icacheStallCycles        199194604                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.predictedBranches         94220716                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.rate                      2.067847                       # Number of inst fetches per cycle
system.cpu15.fetch.rateDist::samples        584774670                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            3.726518                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.493932                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0              232491602     39.76%     39.76% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                5349333      0.91%     40.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2               32532594      5.56%     46.24% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3               31104535      5.32%     51.55% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4               25241814      4.32%     55.87% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5               15924939      2.72%     58.59% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6               39232361      6.71%     65.30% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7               23721122      4.06%     69.36% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8              179176370     30.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total          584774670                       # Number of instructions fetched each cycle (Total)
system.cpu15.fp_regfile_reads                      15                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                 134497                       # number of floating regfile writes
system.cpu15.idleCycles                         11754                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.iew.branchMispredicts           22615466                       # Number of branch mispredicts detected at execute
system.cpu15.iew.exec_branches              203402533                       # Number of branches executed
system.cpu15.iew.exec_nop                           0                       # number of nop insts executed
system.cpu15.iew.exec_rate                   2.706965                       # Inst execution rate
system.cpu15.iew.exec_refs                  167896837                       # number of memory reference insts executed
system.cpu15.iew.exec_stores                  3439561                       # Number of stores executed
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.iewBlockCycles              92752472                       # Number of cycles IEW is blocking
system.cpu15.iew.iewDispLoadInsts           157453274                       # Number of dispatched load instructions
system.cpu15.iew.iewDispNonSpecInsts             1128                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewDispSquashedInsts          643729                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispStoreInsts           12772117                       # Number of dispatched store instructions
system.cpu15.iew.iewDispatchedInsts        1795634664                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewExecLoadInsts           164457276                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts        48216475                       # Number of squashed instructions skipped in execute
system.cpu15.iew.iewExecutedInsts          1582996153                       # Number of executed instructions
system.cpu15.iew.iewIQFullEvents                46374                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.iewSquashCycles             19717765                       # Number of cycles IEW is squashing
system.cpu15.iew.iewUnblockCycles               57776                       # Number of cycles IEW is unblocking
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.cacheBlocked     30876952                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.lsq.thread0.forwLoads        1838910                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.ignoredResponses         2308                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.memOrderViolation          555                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.squashedLoads     70927255                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.squashedStores     10600477                       # Number of stores squashed
system.cpu15.iew.memOrderViolationEvents          555                       # Number of memory order violations
system.cpu15.iew.predictedNotTakenIncorrect     13845996                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.predictedTakenIncorrect      8769470                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.wb_consumers              1716807447                       # num instructions consuming a value
system.cpu15.iew.wb_count                  1535169199                       # cumulative count of insts written-back
system.cpu15.iew.wb_fanout                   0.666780                       # average fanout of values written-back
system.cpu15.iew.wb_producers              1144732557                       # num instructions producing a value
system.cpu15.iew.wb_rate                     2.625179                       # insts written-back per cycle
system.cpu15.iew.wb_sent                   1541169703                       # cumulative count of insts sent to commit
system.cpu15.int_regfile_reads             2096708110                       # number of integer regfile reads
system.cpu15.int_regfile_writes            1343001820                       # number of integer regfile writes
system.cpu15.interrupts.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu15.ipc                             0.960511                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.960511                       # IPC: Total IPC of All Threads
system.cpu15.iq.FU_type_0::No_OpClass        18916568      1.16%      1.16% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu          1404757040     86.12%     87.28% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult           27271425      1.67%     88.95% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   7      0.00%     88.95% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd            710724      0.04%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMultAcc             0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMisc                0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  2      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 1      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdDiv                  0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAes                  0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAesMix               0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdPredAlu              0      0.00%     88.99% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead          173937621     10.66%     99.66% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           5485949      0.34%     99.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemRead        133288      0.01%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total           1631212635                       # Type of FU issued
system.cpu15.iq.fp_alu_accesses                844038                       # Number of floating point alu accesses
system.cpu15.iq.fp_inst_queue_reads           1688369                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_wakeup_accesses       134448                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_writes          2844215                       # Number of floating instruction queue writes
system.cpu15.iq.fu_busy_cnt                  53755879                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.032955                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu              53647374     99.80%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMultAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMisc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAdd              0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAlu              0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceCmp              0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAes                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAesMix                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash               0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash             0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma2              0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma3              0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdPredAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead               107635      0.20%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 857      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemRead              13      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.int_alu_accesses           1665207908                       # Number of integer alu accesses
system.cpu15.iq.int_inst_queue_reads       3908999872                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_wakeup_accesses   1535034751                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.int_inst_queue_writes      2587955775                       # Number of integer instruction queue writes
system.cpu15.iq.iqInstsAdded               1795631544                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqInstsIssued              1631212635                       # Number of instructions issued
system.cpu15.iq.iqNonSpecInstsAdded              3120                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqSquashedInstsExamined     795165027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedInstsIssued         9732429                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedNonSpecRemoved         3102                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.iqSquashedOperandsExamined    816283680                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.issued_per_cycle::samples    584774670                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       2.789472                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.619392                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0         204338378     34.94%     34.94% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1          43725041      7.48%     42.42% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2          39070973      6.68%     49.10% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3          65297017     11.17%     60.27% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4          51985105      8.89%     69.16% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5          49677039      8.50%     77.65% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6          81162097     13.88%     91.53% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7          25995760      4.45%     95.98% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8          23523260      4.02%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total     584774670                       # Number of insts issued each cycle
system.cpu15.iq.rate                         2.789416                       # Inst issue rate
system.cpu15.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu15.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu15.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu15.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.wrAccesses                 188806843                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                       87980                       # TLB misses on write requests
system.cpu15.memDep0.conflictingLoads         6539960                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           1322                       # Number of conflicting stores.
system.cpu15.memDep0.insertedLoads          157453274                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores          12772117                       # Number of stores inserted to the mem dependence unit.
system.cpu15.misc_regfile_reads             614946439                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu15.numCycles                      584786424                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean     7939485900                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value   7939485900                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value   7939485900                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  305053657650                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED   7939485900                       # Cumulative time (in ticks) in various power states
system.cpu15.quiesceCycles                  355132926                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.rename.BlockCycles              94221137                       # Number of cycles rename is blocking
system.cpu15.rename.CommittedMaps          1336125032                       # Number of HB maps that are committed
system.cpu15.rename.IQFullEvents               497779                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.IdleCycles              168691208                       # Number of cycles rename is idle
system.cpu15.rename.ROBFullEvents              283103                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenameLookups          4849044763                       # Number of register rename lookups that rename has made
system.cpu15.rename.RenamedInsts           1981241657                       # Number of instructions processed by rename
system.cpu15.rename.RenamedOperands        2618889980                       # Number of destination operands rename has renamed
system.cpu15.rename.RunCycles               299249513                       # Number of cycles rename is running
system.cpu15.rename.SquashCycles             19717765                       # Number of cycles rename is squashing
system.cpu15.rename.UnblockCycles             2893135                       # Number of cycles rename is unblocking
system.cpu15.rename.UndoneMaps             1282764887                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.fp_rename_lookups          290846                       # Number of floating rename lookups
system.cpu15.rename.int_rename_lookups     2735846763                       # Number of integer rename lookups
system.cpu15.rename.serializeStallCycles         1912                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.serializingInsts               19                       # count of serializing insts renamed
system.cpu15.rename.skidInsts                11977191                       # count of insts added to the skid buffer
system.cpu15.rename.tempSerializingInsts           19                       # count of temporary serializing insts renamed
system.cpu15.rob.rob_reads                 2223332959                       # The number of ROB reads
system.cpu15.rob.rob_writes                3703527956                       # The number of ROB writes
system.cpu15.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls00.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgGap                 11153975.59                       # Average gap between requests
system.mem_ctrls00.avgMemAccLat             394431.28                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgPriority_.ruby.dir_cntrl0::samples     18163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls00.avgQLat                  375681.28                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgRdBW                       3.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                    3.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrBW                       2.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    2.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.avgWrQLen                    24.47                       # Average write queue length when enqueuing
system.mem_ctrls00.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls00.bw_read::.ruby.dir_cntrl0      3446057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total             3446057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::.ruby.dir_cntrl0      5737851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total            5737851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_write::.ruby.dir_cntrl0      2291794                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            2291794                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bytesPerActivate::samples        12790                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean    90.840970                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean    75.821580                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    87.168429                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::0-127        11152     87.19%     87.19% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-255          775      6.06%     93.25% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-383          440      3.44%     96.69% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::384-511          275      2.15%     98.84% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::512-639          109      0.85%     99.70% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::640-767           30      0.23%     99.93% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::768-895            2      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::896-1023            5      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::1024-1151            2      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        12790                       # Bytes accessed per row activation
system.mem_ctrls00.bytesReadDRAM               697856                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadSys                698560                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesReadWrQ                   704                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                464128                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesWrittenSys             464576                       # Total written bytes from the system interface side
system.mem_ctrls00.bytes_read::.ruby.dir_cntrl0       698560                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total           698560                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_written::.ruby.dir_cntrl0       464576                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        464576                       # Number of bytes written to this memory
system.mem_ctrls00.masterReadAccesses::.ruby.dir_cntrl0        10915                       # Per-master read serviced memory accesses
system.mem_ctrls00.masterReadAvgLat::.ruby.dir_cntrl0    394033.77                       # Per-master read average memory access latency
system.mem_ctrls00.masterReadBytes::.ruby.dir_cntrl0       697856                       # Per-master bytes read from memory
system.mem_ctrls00.masterReadRate::.ruby.dir_cntrl0 3442584.577288571279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls00.masterReadTotalLat::.ruby.dir_cntrl0   4300878648                       # Per-master read total memory access latency
system.mem_ctrls00.masterWriteAccesses::.ruby.dir_cntrl0         7259                       # Per-master write serviced memory accesses
system.mem_ctrls00.masterWriteAvgLat::.ruby.dir_cntrl0 652498020.38                       # Per-master write average memory access latency
system.mem_ctrls00.masterWriteBytes::.ruby.dir_cntrl0       464128                       # Per-master bytes write to memory
system.mem_ctrls00.masterWriteRate::.ruby.dir_cntrl0 2289583.946670645382                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls00.masterWriteTotalLat::.ruby.dir_cntrl0 4736483129953                       # Per-master write total memory access latency
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numReadWriteTurnArounds          403                       # Number of turnarounds from READ to WRITE
system.mem_ctrls00.numStayReadState             45050                       # Number of times bus staying in READ state
system.mem_ctrls00.numStayWriteState             7152                       # Number of times bus staying in WRITE state
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.numWriteReadTurnArounds          403                       # Number of turnarounds from WRITE to READ
system.mem_ctrls00.num_reads::.ruby.dir_cntrl0        10915                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             10915                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::.ruby.dir_cntrl0         7259                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             7259                       # Number of write requests responded to by this memory
system.mem_ctrls00.pageHitRate                  29.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.perBankRdBursts::0             806                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1             802                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2             705                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3             515                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4             512                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5             518                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6             786                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7             782                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8             809                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9             803                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10            716                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11            513                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12            524                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13            531                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14            801                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15            781                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             401                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             371                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             509                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             481                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             401                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             431                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             400                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             418                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            529                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            512                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12            511                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13            501                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14            380                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15            383                       # Per bank write bursts
system.mem_ctrls00.priorityMaxLatency    0.006790797938                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls00.priorityMinLatency    0.000000019094                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls00.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.mem_ctrls00.rdPerTurnAround::samples          403                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    26.990074                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean    24.913029                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev    12.353415                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-15           10      2.48%      2.48% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-23          199     49.38%     51.86% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-31           53     13.15%     65.01% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-39          100     24.81%     89.83% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-47           27      6.70%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-55           10      2.48%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-63            2      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::112-119            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-135            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          403                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdQLenPdf::0                 10514                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                   359                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                    31                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.readBursts                   10915                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::6               10915                       # Read request sizes (log2)
system.mem_ctrls00.readReqs                     10915                       # Number of read requests accepted
system.mem_ctrls00.readRowHitRate                1.97                       # Row buffer hit rate for reads
system.mem_ctrls00.readRowHits                    215                       # Number of row buffer hits during reads
system.mem_ctrls00.servicedByWrQ                   11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.totBusLat                 54520000                       # Total ticks spent in databus transfers
system.mem_ctrls00.totGap                202712352399                       # Total gap between requests
system.mem_ctrls00.totMemAccLat            4300878648                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totQLat                 4096428648                       # Total ticks spent queuing
system.mem_ctrls00.wrPerTurnAround::samples          403                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    17.995037                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    17.993310                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.244288                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              4      0.99%      0.99% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              1      0.25%      1.24% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18            391     97.02%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              7      1.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          403                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  398                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  399                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  404                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  404                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  404                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  404                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  404                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  404                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  404                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  404                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  403                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                    6                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.writeBursts                   7259                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::6               7259                       # Write request sizes (log2)
system.mem_ctrls00.writeReqs                     7259                       # Number of write requests accepted
system.mem_ctrls00.writeRowHitRate              70.96                       # Row buffer hit rate for writes
system.mem_ctrls00.writeRowHits                  5151                       # Number of row buffer hits during writes
system.mem_ctrls00_0.actBackEnergy         1697192670                       # Energy for active background per rank (pJ)
system.mem_ctrls00_0.actEnergy               44789220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_0.actPowerDownEnergy   13252850550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_0.averagePower          333.424787                       # Core power per rank (mW)
system.mem_ctrls00_0.memoryStateTime::IDLE   1074042750                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::REF   2127320000                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::SREF 137959089297                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::PRE_PDN  30711546100                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT   1782416167                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT_PDN  29059396087                       # Time in different power states
system.mem_ctrls00_0.preBackEnergy          483472320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_0.preEnergy               23794650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_0.prePowerDownEnergy   11793209760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_0.readEnergy              38763060                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_0.refreshEnergy       5028984480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_0.selfRefreshEnergy    35206120260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_0.totalEnergy          67589476080                       # Total energy per rank (pJ)
system.mem_ctrls00_0.totalIdleTime       197562732756                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_0.writeEnergy             18885960                       # Energy for write commands per rank (pJ)
system.mem_ctrls00_1.actBackEnergy         1720042830                       # Energy for active background per rank (pJ)
system.mem_ctrls00_1.actEnergy               46552800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_1.actPowerDownEnergy   13426747860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_1.averagePower          334.749948                       # Core power per rank (mW)
system.mem_ctrls00_1.memoryStateTime::IDLE   1088326585                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::REF   2158780000                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::SREF 137006427586                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::PRE_PDN  31213884355                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT   1803234920                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT_PDN  29444589874                       # Time in different power states
system.mem_ctrls00_1.preBackEnergy          490135680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_1.preEnergy               24743400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_1.prePowerDownEnergy   11986154880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_1.readEnergy              39112920                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_1.refreshEnergy       5103355920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_1.selfRefreshEnergy    35001478620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_1.totalEnergy          67858103310                       # Total energy per rank (pJ)
system.mem_ctrls00_1.totalIdleTime       197664415011                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_1.writeEnergy             18969480                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgGap                 11133724.19                       # Average gap between requests
system.mem_ctrls01.avgMemAccLat             394638.32                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgPriority_.ruby.dir_cntrl1::samples     18195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls01.avgQLat                  375888.32                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgRdBW                       3.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                    3.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgRdQLen                     1.04                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrBW                       2.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    2.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.avgWrQLen                    24.48                       # Average write queue length when enqueuing
system.mem_ctrls01.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls01.bw_read::.ruby.dir_cntrl1      3462475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total             3462475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::.ruby.dir_cntrl1      5748270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total            5748270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_write::.ruby.dir_cntrl1      2285795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            2285795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bytesPerActivate::samples        12843                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean    90.615588                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean    75.926436                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    85.298984                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::0-127        11157     86.87%     86.87% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-255          817      6.36%     93.23% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-383          464      3.61%     96.85% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::384-511          281      2.19%     99.03% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::512-639           86      0.67%     99.70% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::640-767           27      0.21%     99.91% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::768-895            8      0.06%     99.98% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::896-1023            2      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::1024-1151            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        12843                       # Bytes accessed per row activation
system.mem_ctrls01.bytesReadDRAM               701120                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadSys                701888                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesReadWrQ                   768                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                462976                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesWrittenSys             463360                       # Total written bytes from the system interface side
system.mem_ctrls01.bytes_read::.ruby.dir_cntrl1       701888                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total           701888                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_written::.ruby.dir_cntrl1       463360                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        463360                       # Number of bytes written to this memory
system.mem_ctrls01.masterReadAccesses::.ruby.dir_cntrl1        10967                       # Per-master read serviced memory accesses
system.mem_ctrls01.masterReadAvgLat::.ruby.dir_cntrl1    394206.51                       # Per-master read average memory access latency
system.mem_ctrls01.masterReadBytes::.ruby.dir_cntrl1       701120                       # Per-master bytes read from memory
system.mem_ctrls01.masterReadRate::.ruby.dir_cntrl1 3458686.174265984911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls01.masterReadTotalLat::.ruby.dir_cntrl1   4323262842                       # Per-master read total memory access latency
system.mem_ctrls01.masterWriteAccesses::.ruby.dir_cntrl1         7240                       # Per-master write serviced memory accesses
system.mem_ctrls01.masterWriteAvgLat::.ruby.dir_cntrl1 651694409.53                       # Per-master write average memory access latency
system.mem_ctrls01.masterWriteBytes::.ruby.dir_cntrl1       462976                       # Per-master bytes write to memory
system.mem_ctrls01.masterWriteRate::.ruby.dir_cntrl1 2283901.030090381857                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls01.masterWriteTotalLat::.ruby.dir_cntrl1 4718267525007                       # Per-master write total memory access latency
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numReadWriteTurnArounds          402                       # Number of turnarounds from READ to WRITE
system.mem_ctrls01.numStayReadState             45188                       # Number of times bus staying in READ state
system.mem_ctrls01.numStayWriteState             7127                       # Number of times bus staying in WRITE state
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.numWriteReadTurnArounds          402                       # Number of turnarounds from WRITE to READ
system.mem_ctrls01.num_reads::.ruby.dir_cntrl1        10967                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             10967                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::.ruby.dir_cntrl1         7240                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             7240                       # Number of write requests responded to by this memory
system.mem_ctrls01.pageHitRate                  29.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.perBankRdBursts::0             834                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1             823                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2             700                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3             512                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4             512                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5             519                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6             795                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7             793                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8             791                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9             782                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10            731                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11            512                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12            526                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13            529                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14            804                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15            792                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             400                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             380                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             511                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             511                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             511                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             480                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             401                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             423                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             413                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             403                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            546                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            512                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12            512                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13            502                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14            362                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15            367                       # Per bank write bursts
system.mem_ctrls01.priorityMaxLatency    0.008145649714                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls01.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls01.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.mem_ctrls01.rdPerTurnAround::samples          402                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    27.174129                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean    25.048255                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev    12.447978                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-15           12      2.99%      2.99% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-23          195     48.51%     51.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-31           50     12.44%     63.93% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-39           98     24.38%     88.31% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-47           34      8.46%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-55            8      1.99%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-63            2      0.50%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-71            1      0.25%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::104-111            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::136-143            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          402                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdQLenPdf::0                 10545                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                   381                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                    29                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.readBursts                   10967                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::6               10967                       # Read request sizes (log2)
system.mem_ctrls01.readReqs                     10967                       # Number of read requests accepted
system.mem_ctrls01.readRowHitRate                2.06                       # Row buffer hit rate for reads
system.mem_ctrls01.readRowHits                    226                       # Number of row buffer hits during reads
system.mem_ctrls01.servicedByWrQ                   12                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.totBusLat                 54775000                       # Total ticks spent in databus transfers
system.mem_ctrls01.totGap                202711716369                       # Total gap between requests
system.mem_ctrls01.totMemAccLat            4323262842                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totQLat                 4117856592                       # Total ticks spent queuing
system.mem_ctrls01.wrPerTurnAround::samples          402                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    17.995025                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    17.993863                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.199688                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              3      0.75%      0.75% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18            395     98.26%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              4      1.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          402                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  399                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  399                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  403                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  403                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  404                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  403                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  403                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  403                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.writeBursts                   7240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::6               7240                       # Write request sizes (log2)
system.mem_ctrls01.writeReqs                     7240                       # Number of write requests accepted
system.mem_ctrls01.writeRowHitRate              70.68                       # Row buffer hit rate for writes
system.mem_ctrls01.writeRowHits                  5117                       # Number of row buffer hits during writes
system.mem_ctrls01_0.actBackEnergy         1671729630                       # Energy for active background per rank (pJ)
system.mem_ctrls01_0.actEnergy               45474660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_0.actPowerDownEnergy   13355593620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_0.averagePower          333.982934                       # Core power per rank (mW)
system.mem_ctrls01_0.memoryStateTime::IDLE   1081999500                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::REF   2139800000                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::SREF 137573476446                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::PRE_PDN  30916939127                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT   1715821621                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT_PDN  29285772375                       # Time in different power states
system.mem_ctrls01_0.preBackEnergy          487759680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_0.preEnergy               24155175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_0.prePowerDownEnergy   11872104960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_0.readEnergy              39198600                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_0.refreshEnergy       5058487200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_0.selfRefreshEnergy    35128630380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_0.totalEnergy          67702619625                       # Total energy per rank (pJ)
system.mem_ctrls01_0.totalIdleTime       197775081164                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_0.writeEnergy             18880740                       # Energy for write commands per rank (pJ)
system.mem_ctrls01_1.actBackEnergy         1677392580                       # Energy for active background per rank (pJ)
system.mem_ctrls01_1.actEnergy               46260060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_1.actPowerDownEnergy   13436806650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_1.averagePower          334.697600                       # Core power per rank (mW)
system.mem_ctrls01_1.memoryStateTime::IDLE   1091334750                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::REF   2158780000                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::SREF 137005264846                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::PRE_PDN  31284274870                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT   1709834794                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT_PDN  29466698448                       # Time in different power states
system.mem_ctrls01_1.preBackEnergy          491236800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_1.preEnergy               24584010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_1.prePowerDownEnergy   12013153440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_1.readEnergy              39034380                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_1.refreshEnergy       5103355920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_1.selfRefreshEnergy    34995774120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_1.totalEnergy          67847491710                       # Total energy per rank (pJ)
system.mem_ctrls01_1.totalIdleTime       197753453265                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_1.writeEnergy             18880740                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgGap                 11138641.63                       # Average gap between requests
system.mem_ctrls02.avgMemAccLat             378508.23                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgPriority_.ruby.dir_cntrl2::samples     18178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls02.avgQLat                  359758.23                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgRdBW                       3.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                    3.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrBW                       2.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    2.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.avgWrQLen                    24.62                       # Average write queue length when enqueuing
system.mem_ctrls02.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls02.bw_read::.ruby.dir_cntrl2      3460265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total             3460265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::.ruby.dir_cntrl2      5745744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total            5745744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_write::.ruby.dir_cntrl2      2285480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            2285480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bytesPerActivate::samples        12886                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean    90.293342                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean    75.685591                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    85.953905                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::0-127        11232     87.16%     87.16% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-255          808      6.27%     93.43% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-383          439      3.41%     96.84% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::384-511          264      2.05%     98.89% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::512-639           94      0.73%     99.62% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::640-767           35      0.27%     99.89% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::768-895            9      0.07%     99.96% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::896-1023            2      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::1024-1151            3      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        12886                       # Bytes accessed per row activation
system.mem_ctrls02.bytesReadDRAM               700096                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadSys                701440                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesReadWrQ                  1344                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                463616                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesWrittenSys             463296                       # Total written bytes from the system interface side
system.mem_ctrls02.bytes_read::.ruby.dir_cntrl2       701440                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total           701440                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_written::.ruby.dir_cntrl2       463296                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        463296                       # Number of bytes written to this memory
system.mem_ctrls02.masterReadAccesses::.ruby.dir_cntrl2        10960                       # Per-master read serviced memory accesses
system.mem_ctrls02.masterReadAvgLat::.ruby.dir_cntrl2    377782.99                       # Per-master read average memory access latency
system.mem_ctrls02.masterReadBytes::.ruby.dir_cntrl2       700096                       # Per-master bytes read from memory
system.mem_ctrls02.masterReadRate::.ruby.dir_cntrl2 3453634.692861306015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls02.masterReadTotalLat::.ruby.dir_cntrl2   4140501526                       # Per-master read total memory access latency
system.mem_ctrls02.masterWriteAccesses::.ruby.dir_cntrl2         7239                       # Per-master write serviced memory accesses
system.mem_ctrls02.masterWriteAvgLat::.ruby.dir_cntrl2 659362112.26                       # Per-master write average memory access latency
system.mem_ctrls02.masterWriteBytes::.ruby.dir_cntrl2       463616                       # Per-master bytes write to memory
system.mem_ctrls02.masterWriteRate::.ruby.dir_cntrl2 2287058.205968306400                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls02.masterWriteTotalLat::.ruby.dir_cntrl2 4773122330661                       # Per-master write total memory access latency
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numReadWriteTurnArounds          403                       # Number of turnarounds from READ to WRITE
system.mem_ctrls02.numStayReadState             44624                       # Number of times bus staying in READ state
system.mem_ctrls02.numStayWriteState             7165                       # Number of times bus staying in WRITE state
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.numWriteReadTurnArounds          403                       # Number of turnarounds from WRITE to READ
system.mem_ctrls02.num_reads::.ruby.dir_cntrl2        10960                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             10960                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::.ruby.dir_cntrl2         7239                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             7239                       # Number of write requests responded to by this memory
system.mem_ctrls02.pageHitRate                  29.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.perBankRdBursts::0             827                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1             829                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2             698                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3             514                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4             512                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5             517                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6             789                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7             790                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8             804                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9             792                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10            708                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11            513                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12            522                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13            521                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14            803                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15            800                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             409                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             393                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             511                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             509                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             511                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             484                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             393                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             419                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             417                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             423                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10            529                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            507                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12            511                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13            495                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14            362                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15            371                       # Per bank write bursts
system.mem_ctrls02.priorityMaxLatency    0.008340051784                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls02.priorityMinLatency    0.000000020093                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls02.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.mem_ctrls02.rdPerTurnAround::samples          403                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    27.104218                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean    24.778186                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev    13.675670                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-15           26      6.45%      6.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-23          186     46.15%     52.61% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-31           43     10.67%     63.28% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-39           88     21.84%     85.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-47           46     11.41%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-55           12      2.98%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-79            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-199            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          403                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdQLenPdf::0                 10541                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                   367                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                    31                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.readBursts                   10960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::6               10960                       # Read request sizes (log2)
system.mem_ctrls02.readReqs                     10960                       # Number of read requests accepted
system.mem_ctrls02.readRowHitRate                2.00                       # Row buffer hit rate for reads
system.mem_ctrls02.readRowHits                    219                       # Number of row buffer hits during reads
system.mem_ctrls02.servicedByWrQ                   21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.totBusLat                 54695000                       # Total ticks spent in databus transfers
system.mem_ctrls02.totGap                202712138946                       # Total gap between requests
system.mem_ctrls02.totMemAccLat            4140501526                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totQLat                 3935395276                       # Total ticks spent queuing
system.mem_ctrls02.wrPerTurnAround::samples          403                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    17.975186                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    17.972301                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     0.314460                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              8      1.99%      1.99% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18            390     96.77%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              4      0.99%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::20              1      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          403                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  395                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  395                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  404                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  403                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  403                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  403                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  403                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  403                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  403                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  403                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  403                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                    5                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                    2                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.writeBursts                   7239                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::6               7239                       # Write request sizes (log2)
system.mem_ctrls02.writeReqs                     7239                       # Number of write requests accepted
system.mem_ctrls02.writeRowHitRate              70.16                       # Row buffer hit rate for writes
system.mem_ctrls02.writeRowHits                  5079                       # Number of row buffer hits during writes
system.mem_ctrls02_0.actBackEnergy         1715517030                       # Energy for active background per rank (pJ)
system.mem_ctrls02_0.actEnergy               45467520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_0.actPowerDownEnergy   13015842270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_0.averagePower          331.758228                       # Core power per rank (mW)
system.mem_ctrls02_0.memoryStateTime::IDLE   1041692750                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::REF   2092220000                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::SREF 139043535124                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::PRE_PDN  30138817428                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT   1856205239                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT_PDN  28540852348                       # Time in different power states
system.mem_ctrls02_0.preBackEnergy          470781600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_0.preEnergy               24162765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_0.prePowerDownEnergy   11573303520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_0.readEnergy              39120060                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_0.refreshEnergy       4946008080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_0.selfRefreshEnergy    35401542780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_0.totalEnergy          67251643305                       # Total energy per rank (pJ)
system.mem_ctrls02_0.totalIdleTime       197720674885                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_0.writeEnergy             18943380                       # Energy for write commands per rank (pJ)
system.mem_ctrls02_1.actBackEnergy         1683410640                       # Energy for active background per rank (pJ)
system.mem_ctrls02_1.actEnergy               46552800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_1.actPowerDownEnergy   12928431630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_1.averagePower          331.331129                       # Core power per rank (mW)
system.mem_ctrls02_1.memoryStateTime::IDLE   1059494392                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::REF   2081820000                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::SREF 139350570671                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::PRE_PDN  30073841476                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT   1795763053                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT_PDN  28351821206                       # Time in different power states
system.mem_ctrls02_1.preBackEnergy          477309600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_1.preEnergy               24739605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_1.prePowerDownEnergy   11548355040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_1.readEnergy              39012960                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_1.refreshEnergy       4921422480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_1.selfRefreshEnergy    35475859020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_1.totalEnergy          67165064835                       # Total energy per rank (pJ)
system.mem_ctrls02_1.totalIdleTime       197774593211                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_1.writeEnergy             18870300                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgGap                 11165027.33                       # Average gap between requests
system.mem_ctrls03.avgMemAccLat             380977.64                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgPriority_.ruby.dir_cntrl3::samples     18135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls03.avgQLat                  362227.64                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgRdBW                       3.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                    3.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrBW                       2.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    2.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.avgWrQLen                    24.52                       # Average write queue length when enqueuing
system.mem_ctrls03.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls03.bw_read::.ruby.dir_cntrl3      3435955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total             3435955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::.ruby.dir_cntrl3      5732169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total            5732169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_write::.ruby.dir_cntrl3      2296214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            2296214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bytesPerActivate::samples        12745                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean    91.066301                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean    76.022408                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    85.567494                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-127        11100     87.09%     87.09% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-191          432      3.39%     90.48% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-255          311      2.44%     92.92% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-319          231      1.81%     94.74% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::320-383          216      1.69%     96.43% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::384-447          187      1.47%     97.90% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::448-511          151      1.18%     99.08% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::512-575           58      0.46%     99.54% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::576-639           28      0.22%     99.76% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::640-703           14      0.11%     99.87% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::704-767           10      0.08%     99.95% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::768-831            5      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::896-959            1      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::960-1023            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        12745                       # Bytes accessed per row activation
system.mem_ctrls03.bytesReadDRAM               695168                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadSys                696512                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesReadWrQ                  1344                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                465728                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesWrittenSys             465472                       # Total written bytes from the system interface side
system.mem_ctrls03.bytes_read::.ruby.dir_cntrl3       696512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total           696512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_written::.ruby.dir_cntrl3       465472                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        465472                       # Number of bytes written to this memory
system.mem_ctrls03.masterReadAccesses::.ruby.dir_cntrl3        10883                       # Per-master read serviced memory accesses
system.mem_ctrls03.masterReadAvgLat::.ruby.dir_cntrl3    380242.50                       # Per-master read average memory access latency
system.mem_ctrls03.masterReadBytes::.ruby.dir_cntrl3       695168                       # Per-master bytes read from memory
system.mem_ctrls03.masterReadRate::.ruby.dir_cntrl3 3429324.438601289410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls03.masterReadTotalLat::.ruby.dir_cntrl3   4138179124                       # Per-master read total memory access latency
system.mem_ctrls03.masterWriteAccesses::.ruby.dir_cntrl3         7273                       # Per-master write serviced memory accesses
system.mem_ctrls03.masterWriteAvgLat::.ruby.dir_cntrl3 653403972.14                       # Per-master write average memory access latency
system.mem_ctrls03.masterWriteBytes::.ruby.dir_cntrl3       465728                       # Per-master bytes write to memory
system.mem_ctrls03.masterWriteRate::.ruby.dir_cntrl3 2297476.886365456041                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls03.masterWriteTotalLat::.ruby.dir_cntrl3 4752207089394                       # Per-master write total memory access latency
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numReadWriteTurnArounds          405                       # Number of turnarounds from READ to WRITE
system.mem_ctrls03.numStayReadState             44411                       # Number of times bus staying in READ state
system.mem_ctrls03.numStayWriteState             7171                       # Number of times bus staying in WRITE state
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.numWriteReadTurnArounds          405                       # Number of turnarounds from WRITE to READ
system.mem_ctrls03.num_reads::.ruby.dir_cntrl3        10883                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             10883                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::.ruby.dir_cntrl3         7273                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             7273                       # Number of write requests responded to by this memory
system.mem_ctrls03.pageHitRate                  29.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.perBankRdBursts::0             804                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1             809                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2             694                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3             513                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4             512                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5             521                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6             795                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7             785                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8             806                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9             792                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10            707                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11            512                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12            522                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13            526                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14            794                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15            770                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             412                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             376                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             509                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             508                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             511                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             483                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             416                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             437                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             410                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             415                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10            522                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11            507                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12            511                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13            499                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14            383                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15            378                       # Per bank write bursts
system.mem_ctrls03.priorityMaxLatency    0.007313794402                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls03.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls03.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.mem_ctrls03.rdPerTurnAround::samples          405                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    26.755556                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean    24.634507                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev    13.796685                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-15           21      5.19%      5.19% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-23          186     45.93%     51.11% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-31           66     16.30%     67.41% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-39           85     20.99%     88.40% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-47           36      8.89%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-55            9      2.22%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-71            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::216-223            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          405                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdQLenPdf::0                 10455                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                   370                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                    35                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                     2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.readBursts                   10883                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::6               10883                       # Read request sizes (log2)
system.mem_ctrls03.readReqs                     10883                       # Number of read requests accepted
system.mem_ctrls03.readRowHitRate                2.03                       # Row buffer hit rate for reads
system.mem_ctrls03.readRowHits                    220                       # Number of row buffer hits during reads
system.mem_ctrls03.servicedByWrQ                   21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.totBusLat                 54310000                       # Total ticks spent in databus transfers
system.mem_ctrls03.totGap                202712236182                       # Total gap between requests
system.mem_ctrls03.totMemAccLat            4138179124                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totQLat                 3934516624                       # Total ticks spent queuing
system.mem_ctrls03.wrPerTurnAround::samples          405                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    17.967901                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    17.964936                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.316942                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              9      2.22%      2.22% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18            391     96.54%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              5      1.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          405                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  396                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  396                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  404                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  405                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  406                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  405                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  406                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  404                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  404                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  404                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  404                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  405                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  405                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  405                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  405                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  405                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  406                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  405                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.writeBursts                   7273                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::6               7273                       # Write request sizes (log2)
system.mem_ctrls03.writeReqs                     7273                       # Number of write requests accepted
system.mem_ctrls03.writeRowHitRate              71.13                       # Row buffer hit rate for writes
system.mem_ctrls03.writeRowHits                  5173                       # Number of row buffer hits during writes
system.mem_ctrls03_0.actBackEnergy         1613892870                       # Energy for active background per rank (pJ)
system.mem_ctrls03_0.actEnergy               45317580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_0.actPowerDownEnergy   12939221730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_0.averagePower          330.886342                       # Core power per rank (mW)
system.mem_ctrls03_0.memoryStateTime::IDLE   1039177750                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::REF   2070640000                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::SREF 139687227609                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::PRE_PDN  29889621660                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT   1653143935                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT_PDN  28373252861                       # Time in different power states
system.mem_ctrls03_0.preBackEnergy          468977760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_0.preEnergy               24075480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_0.prePowerDownEnergy   11477585280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_0.readEnergy              38820180                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_0.refreshEnergy       4894992960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_0.selfRefreshEnergy    35551743360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_0.totalEnergy          67074900780                       # Total energy per rank (pJ)
system.mem_ctrls03_0.totalIdleTime       197943486514                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_0.writeEnergy             19063440                       # Energy for write commands per rank (pJ)
system.mem_ctrls03_1.actBackEnergy         1631741280                       # Energy for active background per rank (pJ)
system.mem_ctrls03_1.actEnergy               45710280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_1.actPowerDownEnergy   12910323300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_1.averagePower          330.916839                       # Core power per rank (mW)
system.mem_ctrls03_1.memoryStateTime::IDLE   1034706000                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::REF   2073240000                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::SREF 139613356316                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::PRE_PDN  29990559586                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT   1690277740                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT_PDN  28312157958                       # Time in different power states
system.mem_ctrls03_1.preBackEnergy          467379360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_1.preEnergy               24291795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_1.prePowerDownEnergy   11516375040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_1.readEnergy              38763060                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_1.refreshEnergy       4901139360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_1.selfRefreshEnergy    35525199420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_1.totalEnergy          67081082985                       # Total energy per rank (pJ)
system.mem_ctrls03_1.totalIdleTime       197914052433                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_1.writeEnergy             18922500                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgGap                 11286279.14                       # Average gap between requests
system.mem_ctrls04.avgMemAccLat             400564.81                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgPriority_.ruby.dir_cntrl4::samples     17960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls04.avgQLat                  381814.81                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgRdBW                       3.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                    3.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrBW                       2.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    2.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.avgWrQLen                    24.49                       # Average write queue length when enqueuing
system.mem_ctrls04.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls04.bw_read::.ruby.dir_cntrl4      3407540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total             3407540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::.ruby.dir_cntrl4      5670288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total            5670288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_write::.ruby.dir_cntrl4      2262748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            2262748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bytesPerActivate::samples        12536                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean    91.711551                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean    76.207827                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    88.083007                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-127        10900     86.95%     86.95% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-191          415      3.31%     90.26% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-255          347      2.77%     93.03% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-319          236      1.88%     94.91% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::320-383          187      1.49%     96.40% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::384-447          149      1.19%     97.59% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::448-511          148      1.18%     98.77% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::512-575           74      0.59%     99.36% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::576-639           45      0.36%     99.72% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::640-703           20      0.16%     99.88% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::704-767            4      0.03%     99.91% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::768-831            5      0.04%     99.95% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::832-895            2      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::896-959            3      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::960-1023            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        12536                       # Bytes accessed per row activation
system.mem_ctrls04.bytesReadDRAM               690752                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadSys                690816                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesReadWrQ                    64                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                459264                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesWrittenSys             458688                       # Total written bytes from the system interface side
system.mem_ctrls04.bytes_read::.ruby.dir_cntrl4       690752                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total           690752                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_written::.ruby.dir_cntrl4       458688                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        458688                       # Number of bytes written to this memory
system.mem_ctrls04.masterReadAccesses::.ruby.dir_cntrl4        10794                       # Per-master read serviced memory accesses
system.mem_ctrls04.masterReadAvgLat::.ruby.dir_cntrl4    400527.70                       # Per-master read average memory access latency
system.mem_ctrls04.masterReadBytes::.ruby.dir_cntrl4       690752                       # Per-master bytes read from memory
system.mem_ctrls04.masterReadRate::.ruby.dir_cntrl4 3407539.925043612253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls04.masterReadTotalLat::.ruby.dir_cntrl4   4323296001                       # Per-master read total memory access latency
system.mem_ctrls04.masterWriteAccesses::.ruby.dir_cntrl4         7167                       # Per-master write serviced memory accesses
system.mem_ctrls04.masterWriteAvgLat::.ruby.dir_cntrl4 664142246.26                       # Per-master write average memory access latency
system.mem_ctrls04.masterWriteBytes::.ruby.dir_cntrl4       459264                       # Per-master bytes write to memory
system.mem_ctrls04.masterWriteRate::.ruby.dir_cntrl4 2265589.409998421557                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls04.masterWriteTotalLat::.ruby.dir_cntrl4 4759907478933                       # Per-master write total memory access latency
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numReadWriteTurnArounds          399                       # Number of turnarounds from READ to WRITE
system.mem_ctrls04.numStayReadState             44761                       # Number of times bus staying in READ state
system.mem_ctrls04.numStayWriteState             7071                       # Number of times bus staying in WRITE state
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.numWriteReadTurnArounds          399                       # Number of turnarounds from WRITE to READ
system.mem_ctrls04.num_reads::.ruby.dir_cntrl4        10793                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             10793                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::.ruby.dir_cntrl4         7167                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             7167                       # Number of write requests responded to by this memory
system.mem_ctrls04.pageHitRate                  30.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.perBankRdBursts::0             789                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1             793                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2             701                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3             514                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4             513                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5             524                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6             779                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7             768                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8             782                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9             781                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10            697                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11            512                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12            521                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13            527                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14            801                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15            791                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             385                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             362                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             512                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             484                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             382                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             430                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             390                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             420                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            537                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            512                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12            512                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13            503                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14            359                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15            364                       # Per bank write bursts
system.mem_ctrls04.priorityMaxLatency    0.008644961882                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls04.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls04.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.mem_ctrls04.rdPerTurnAround::samples          399                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    27.027569                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean    24.790633                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev    14.817202                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-15           20      5.01%      5.01% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-23          186     46.62%     51.63% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-31           51     12.78%     64.41% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-39           95     23.81%     88.22% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-47           38      9.52%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-55            8      2.01%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::240-247            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          399                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdQLenPdf::0                 10406                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                   349                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                    34                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                     4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.readBursts                   10794                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::6               10794                       # Read request sizes (log2)
system.mem_ctrls04.readReqs                     10794                       # Number of read requests accepted
system.mem_ctrls04.readRowHitRate                2.16                       # Row buffer hit rate for reads
system.mem_ctrls04.readRowHits                    233                       # Number of row buffer hits during reads
system.mem_ctrls04.servicedByWrQ                    1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.totBusLat                 53965000                       # Total ticks spent in databus transfers
system.mem_ctrls04.totGap                202712859558                       # Total gap between requests
system.mem_ctrls04.totMemAccLat            4323296001                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totQLat                 4120927251                       # Total ticks spent queuing
system.mem_ctrls04.wrPerTurnAround::samples          399                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    17.984962                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    17.982762                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     0.274135                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              6      1.50%      1.50% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18            387     96.99%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              6      1.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          399                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  393                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  393                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  397                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  399                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  400                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  399                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  399                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  398                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  399                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  400                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  399                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                    5                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.writeBursts                   7167                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::6               7167                       # Write request sizes (log2)
system.mem_ctrls04.writeReqs                     7167                       # Number of write requests accepted
system.mem_ctrls04.writeRowHitRate              72.50                       # Row buffer hit rate for writes
system.mem_ctrls04.writeRowHits                  5196                       # Number of row buffer hits during writes
system.mem_ctrls04_0.actBackEnergy         1715971890                       # Energy for active background per rank (pJ)
system.mem_ctrls04_0.actEnergy               44039520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_0.actPowerDownEnergy   13373947620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_0.averagePower          334.767124                       # Core power per rank (mW)
system.mem_ctrls04_0.memoryStateTime::IDLE   1096332000                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::REF   2158000000                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::SREF 137012431270                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::PRE_PDN  31324901626                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT   1794274969                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT_PDN  29326903268                       # Time in different power states
system.mem_ctrls04_0.preBackEnergy          492642720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_0.preEnergy               23384790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_0.prePowerDownEnergy   12028764000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_0.readEnergy              38441760                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_0.refreshEnergy       5101512000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_0.selfRefreshEnergy    35023000860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_0.totalEnergy          67861585110                       # Total energy per rank (pJ)
system.mem_ctrls04_0.totalIdleTime       197546338985                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_0.writeEnergy             18682380                       # Energy for write commands per rank (pJ)
system.mem_ctrls04_1.actBackEnergy         1678152390                       # Energy for active background per rank (pJ)
system.mem_ctrls04_1.actEnergy               45517500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_1.actPowerDownEnergy   13281947340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_1.averagePower          333.635382                       # Core power per rank (mW)
system.mem_ctrls04_1.memoryStateTime::IDLE   1081142389                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::REF   2132260000                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::SREF 137811148104                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::PRE_PDN  30830901088                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT   1736411585                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT_PDN  29127060450                       # Time in different power states
system.mem_ctrls04_1.preBackEnergy          486491520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_1.preEnergy               24189330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_1.prePowerDownEnergy   11839381920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_1.readEnergy              38641680                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_1.refreshEnergy       5040662640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_1.selfRefreshEnergy    35177164140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_1.totalEnergy          67632166530                       # Total energy per rank (pJ)
system.mem_ctrls04_1.totalIdleTime       197767028264                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_1.writeEnergy             18776340                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgGap                 11246837.54                       # Average gap between requests
system.mem_ctrls05.avgMemAccLat             396851.45                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgPriority_.ruby.dir_cntrl5::samples     18023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls05.avgQLat                  378101.45                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgRdBW                       3.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                    3.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrBW                       2.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    2.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.avgWrQLen                    24.54                       # Average write queue length when enqueuing
system.mem_ctrls05.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls05.bw_read::.ruby.dir_cntrl5      3425536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total             3425536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::.ruby.dir_cntrl5      5690494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total            5690494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_write::.ruby.dir_cntrl5      2264958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            2264958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bytesPerActivate::samples        12587                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean    91.655200                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean    76.234581                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    88.009862                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::0-127        10933     86.86%     86.86% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-255          765      6.08%     92.94% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-383          464      3.69%     96.62% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::384-511          279      2.22%     98.84% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::512-639          103      0.82%     99.66% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::640-767           34      0.27%     99.93% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::768-895            6      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::896-1023            1      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::1024-1151            2      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        12587                       # Bytes accessed per row activation
system.mem_ctrls05.bytesReadDRAM               694336                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadSys                694400                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesReadWrQ                    64                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                459328                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesWrittenSys             459136                       # Total written bytes from the system interface side
system.mem_ctrls05.bytes_read::.ruby.dir_cntrl5       694400                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total           694400                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_written::.ruby.dir_cntrl5       459136                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        459136                       # Number of bytes written to this memory
system.mem_ctrls05.masterReadAccesses::.ruby.dir_cntrl5        10850                       # Per-master read serviced memory accesses
system.mem_ctrls05.masterReadAvgLat::.ruby.dir_cntrl5    396814.87                       # Per-master read average memory access latency
system.mem_ctrls05.masterReadBytes::.ruby.dir_cntrl5       694336                       # Per-master bytes read from memory
system.mem_ctrls05.masterReadRate::.ruby.dir_cntrl5 3425220.109959987924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls05.masterReadTotalLat::.ruby.dir_cntrl5   4305441328                       # Per-master read total memory access latency
system.mem_ctrls05.masterWriteAccesses::.ruby.dir_cntrl5         7174                       # Per-master write serviced memory accesses
system.mem_ctrls05.masterWriteAvgLat::.ruby.dir_cntrl5 666366213.73                       # Per-master write average memory access latency
system.mem_ctrls05.masterWriteBytes::.ruby.dir_cntrl5       459328                       # Per-master bytes write to memory
system.mem_ctrls05.masterWriteRate::.ruby.dir_cntrl5 2265905.127586213872                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls05.masterWriteTotalLat::.ruby.dir_cntrl5 4780511217302                       # Per-master write total memory access latency
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numReadWriteTurnArounds          399                       # Number of turnarounds from READ to WRITE
system.mem_ctrls05.numStayReadState             44863                       # Number of times bus staying in READ state
system.mem_ctrls05.numStayWriteState             7086                       # Number of times bus staying in WRITE state
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.numWriteReadTurnArounds          399                       # Number of turnarounds from WRITE to READ
system.mem_ctrls05.num_reads::.ruby.dir_cntrl5        10850                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             10850                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::.ruby.dir_cntrl5         7174                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             7174                       # Number of write requests responded to by this memory
system.mem_ctrls05.pageHitRate                  30.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.perBankRdBursts::0             784                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1             784                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2             695                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3             515                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4             514                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5             524                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6             776                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7             769                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8             787                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9             780                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10            728                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11            512                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12            525                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13            525                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14            836                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15            795                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             384                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             364                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             510                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             492                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             372                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             414                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             414                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             403                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            533                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11            511                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12            512                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13            502                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14            372                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15            370                       # Per bank write bursts
system.mem_ctrls05.priorityMaxLatency    0.007774563818                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls05.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls05.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.mem_ctrls05.rdPerTurnAround::samples          399                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    27.175439                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean    24.887574                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev    14.086213                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-15           18      4.51%      4.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-23          187     46.87%     51.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-31           55     13.78%     65.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-39           88     22.06%     87.22% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-47           31      7.77%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-55           15      3.76%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-63            4      1.00%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::208-215            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          399                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdQLenPdf::0                 10492                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                   331                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                    26                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.readBursts                   10850                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::6               10850                       # Read request sizes (log2)
system.mem_ctrls05.readReqs                     10850                       # Number of read requests accepted
system.mem_ctrls05.readRowHitRate                2.10                       # Row buffer hit rate for reads
system.mem_ctrls05.readRowHits                    228                       # Number of row buffer hits during reads
system.mem_ctrls05.servicedByWrQ                    1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.totBusLat                 54245000                       # Total ticks spent in databus transfers
system.mem_ctrls05.totGap                202712999751                       # Total gap between requests
system.mem_ctrls05.totMemAccLat            4305441328                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totQLat                 4102022578                       # Total ticks spent queuing
system.mem_ctrls05.wrPerTurnAround::samples          399                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    17.987469                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    17.985634                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.250313                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              5      1.25%      1.25% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18            389     97.49%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19              5      1.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          399                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  394                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  394                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  398                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  398                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  399                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                    4                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.writeBursts                   7174                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::6               7174                       # Write request sizes (log2)
system.mem_ctrls05.writeReqs                     7174                       # Number of write requests accepted
system.mem_ctrls05.writeRowHitRate              72.68                       # Row buffer hit rate for writes
system.mem_ctrls05.writeRowHits                  5214                       # Number of row buffer hits during writes
system.mem_ctrls05_0.actBackEnergy         1760140050                       # Energy for active background per rank (pJ)
system.mem_ctrls05_0.actEnergy               43960980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_0.actPowerDownEnergy   13361237760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_0.averagePower          334.459183                       # Core power per rank (mW)
system.mem_ctrls05_0.memoryStateTime::IDLE   1093320000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::REF   2148900000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::SREF 137297503927                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::PRE_PDN  30974522230                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT   1899489215                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT_PDN  29299430674                       # Time in different power states
system.mem_ctrls05_0.preBackEnergy          491197440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_0.preEnergy               23365815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_0.prePowerDownEnergy   11895288480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_0.readEnergy              38298960                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_0.refreshEnergy       5079999600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_0.selfRefreshEnergy    35085897960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_0.totalEnergy          67799161545                       # Total energy per rank (pJ)
system.mem_ctrls05_0.totalIdleTime       197571110553                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_0.writeEnergy             18583200                       # Energy for write commands per rank (pJ)
system.mem_ctrls05_1.actBackEnergy         1680236310                       # Energy for active background per rank (pJ)
system.mem_ctrls05_1.actEnergy               45917340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_1.actPowerDownEnergy   13328766570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_1.averagePower          333.887672                       # Core power per rank (mW)
system.mem_ctrls05_1.memoryStateTime::IDLE   1095023750                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::REF   2140320000                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::SREF 137569827318                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::PRE_PDN  30945501202                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT   1734108662                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT_PDN  29229714880                       # Time in different power states
system.mem_ctrls05_1.preBackEnergy          492399840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_1.preEnergy               24401850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_1.prePowerDownEnergy   11883391680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_1.readEnergy              39198600                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_1.refreshEnergy       5059716480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_1.selfRefreshEnergy    35109254520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_1.totalEnergy          67683308790                       # Total energy per rank (pJ)
system.mem_ctrls05_1.totalIdleTime       197742819273                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_1.writeEnergy             18880740                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgGap                 11305181.23                       # Average gap between requests
system.mem_ctrls06.avgMemAccLat             388239.16                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgPriority_.ruby.dir_cntrl6::samples     17927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls06.avgQLat                  369489.16                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgRdBW                       3.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                    3.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrBW                       2.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    2.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.avgWrQLen                    24.53                       # Average write queue length when enqueuing
system.mem_ctrls06.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls06.bw_read::.ruby.dir_cntrl6      3420169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total             3420169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::.ruby.dir_cntrl6      5661132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total            5661132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_write::.ruby.dir_cntrl6      2240963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            2240963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bytesPerActivate::samples        12579                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean    91.230145                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean    75.967276                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    87.930769                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::0-127        10954     87.08%     87.08% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-255          754      5.99%     93.08% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-383          441      3.51%     96.58% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::384-511          277      2.20%     98.78% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::512-639          107      0.85%     99.63% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::640-767           39      0.31%     99.94% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::768-895            3      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::896-1023            2      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::1024-1151            2      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        12579                       # Bytes accessed per row activation
system.mem_ctrls06.bytesReadDRAM               693056                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadSys                693312                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                454528                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesWrittenSys             454272                       # Total written bytes from the system interface side
system.mem_ctrls06.bytes_read::.ruby.dir_cntrl6       693312                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total           693312                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_written::.ruby.dir_cntrl6       454272                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        454272                       # Number of bytes written to this memory
system.mem_ctrls06.masterReadAccesses::.ruby.dir_cntrl6        10833                       # Per-master read serviced memory accesses
system.mem_ctrls06.masterReadAvgLat::.ruby.dir_cntrl6    388095.80                       # Per-master read average memory access latency
system.mem_ctrls06.masterReadBytes::.ruby.dir_cntrl6       693056                       # Per-master bytes read from memory
system.mem_ctrls06.masterReadRate::.ruby.dir_cntrl6 3418905.758204139769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls06.masterReadTotalLat::.ruby.dir_cntrl6   4204241829                       # Per-master read total memory access latency
system.mem_ctrls06.masterWriteAccesses::.ruby.dir_cntrl6         7098                       # Per-master write serviced memory accesses
system.mem_ctrls06.masterWriteAvgLat::.ruby.dir_cntrl6 673871904.48                       # Per-master write average memory access latency
system.mem_ctrls06.masterWriteBytes::.ruby.dir_cntrl6       454528                       # Per-master bytes write to memory
system.mem_ctrls06.masterWriteRate::.ruby.dir_cntrl6 2242226.308501782361                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls06.masterWriteTotalLat::.ruby.dir_cntrl6 4783142778034                       # Per-master write total memory access latency
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numReadWriteTurnArounds          395                       # Number of turnarounds from READ to WRITE
system.mem_ctrls06.numStayReadState             44428                       # Number of times bus staying in READ state
system.mem_ctrls06.numStayWriteState             7010                       # Number of times bus staying in WRITE state
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.numWriteReadTurnArounds          395                       # Number of turnarounds from WRITE to READ
system.mem_ctrls06.num_reads::.ruby.dir_cntrl6        10833                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             10833                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::.ruby.dir_cntrl6         7098                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             7098                       # Number of write requests responded to by this memory
system.mem_ctrls06.pageHitRate                  29.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.perBankRdBursts::0             808                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1             802                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2             695                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3             514                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4             514                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5             524                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6             785                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7             781                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8             782                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9             784                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10            700                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11            513                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12            528                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13            530                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14            800                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15            769                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             384                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             372                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             509                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             510                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             485                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             351                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             406                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             376                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             395                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            533                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            510                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12            510                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13            497                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14            378                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15            374                       # Per bank write bursts
system.mem_ctrls06.priorityMaxLatency    0.012506999020                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls06.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls06.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.mem_ctrls06.rdPerTurnAround::samples          395                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    27.412658                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean    25.194005                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    13.316313                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-15           17      4.30%      4.30% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-23          181     45.82%     50.13% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-31           49     12.41%     62.53% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-39           91     23.04%     85.57% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-47           46     11.65%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-55            8      2.03%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-71            1      0.25%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::88-95            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::176-183            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          395                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdQLenPdf::0                 10466                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                   328                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                    30                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                     4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                     1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.readBursts                   10833                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::6               10833                       # Read request sizes (log2)
system.mem_ctrls06.readReqs                     10833                       # Number of read requests accepted
system.mem_ctrls06.readRowHitRate                2.04                       # Row buffer hit rate for reads
system.mem_ctrls06.readRowHits                    221                       # Number of row buffer hits during reads
system.mem_ctrls06.servicedByWrQ                    4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.totBusLat                 54145000                       # Total ticks spent in databus transfers
system.mem_ctrls06.totGap                202713204546                       # Total gap between requests
system.mem_ctrls06.totMemAccLat            4204241829                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totQLat                 4001198079                       # Total ticks spent queuing
system.mem_ctrls06.wrPerTurnAround::samples          395                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    17.979747                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    17.977665                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.265810                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              6      1.52%      1.52% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18            385     97.47%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19              4      1.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          395                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  388                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  388                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  394                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  394                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                    4                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.writeBursts                   7098                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::6               7098                       # Write request sizes (log2)
system.mem_ctrls06.writeReqs                     7098                       # Number of write requests accepted
system.mem_ctrls06.writeRowHitRate              72.29                       # Row buffer hit rate for writes
system.mem_ctrls06.writeRowHits                  5131                       # Number of row buffer hits during writes
system.mem_ctrls06_0.actBackEnergy         1734857700                       # Energy for active background per rank (pJ)
system.mem_ctrls06_0.actEnergy               44382240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_0.actPowerDownEnergy   13217683830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_0.averagePower          333.475230                       # Core power per rank (mW)
system.mem_ctrls06_0.memoryStateTime::IDLE   1072656000                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::REF   2129400000                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::SREF 137899523662                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::PRE_PDN  30764155771                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT   1862744997                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT_PDN  28986022278                       # Time in different power states
system.mem_ctrls06_0.preBackEnergy          482775840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_0.preEnergy               23582130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_0.prePowerDownEnergy   11814882720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_0.readEnergy              38734500                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_0.refreshEnergy       5033901600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_0.selfRefreshEnergy    35189075460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_0.totalEnergy          67599701610                       # Total energy per rank (pJ)
system.mem_ctrls06_0.totalIdleTime       197648356468                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_0.writeEnergy             18421380                       # Energy for write commands per rank (pJ)
system.mem_ctrls06_1.actBackEnergy         1667314980                       # Energy for active background per rank (pJ)
system.mem_ctrls06_1.actEnergy               45446100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_1.actPowerDownEnergy   12929781390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_1.averagePower          331.151537                       # Core power per rank (mW)
system.mem_ctrls06_1.memoryStateTime::IDLE   1045497250                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::REF   2077920000                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::SREF 139471118224                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::PRE_PDN  30004780806                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT   1763751933                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT_PDN  28354812511                       # Time in different power states
system.mem_ctrls06_1.preBackEnergy          472084320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_1.preEnergy               24155175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_1.prePowerDownEnergy   11521809600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_1.readEnergy              38598840                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_1.refreshEnergy       4912202880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_1.selfRefreshEnergy    35497937040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_1.totalEnergy          67128659205                       # Total energy per rank (pJ)
system.mem_ctrls06_1.totalIdleTime       197826120706                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_1.writeEnergy             18651060                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgGap                 11281842.22                       # Average gap between requests
system.mem_ctrls07.avgMemAccLat             386663.82                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgPriority_.ruby.dir_cntrl7::samples     17966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls07.avgQLat                  367913.82                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgRdBW                       3.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                    3.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrBW                       2.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    2.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.avgWrQLen                    24.57                       # Average write queue length when enqueuing
system.mem_ctrls07.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls07.bw_read::.ruby.dir_cntrl7      3423010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total             3423010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::.ruby.dir_cntrl7      5672814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total            5672814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_write::.ruby.dir_cntrl7      2249804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            2249804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bytesPerActivate::samples        12590                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean    91.282605                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean    75.950560                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    88.494089                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-127        10972     87.15%     87.15% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-191          430      3.42%     90.56% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-255          333      2.64%     93.21% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-319          224      1.78%     94.99% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::320-383          198      1.57%     96.56% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::384-447          137      1.09%     97.65% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::448-511          140      1.11%     98.76% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::512-575           70      0.56%     99.32% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::576-639           41      0.33%     99.64% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::640-703           20      0.16%     99.80% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::704-767           10      0.08%     99.88% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::768-831            5      0.04%     99.92% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::832-895            2      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::896-959            7      0.06%     99.99% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::960-1023            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        12590                       # Bytes accessed per row activation
system.mem_ctrls07.bytesReadDRAM               693760                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadSys                693888                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesReadWrQ                   128                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                455680                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesWrittenSys             456064                       # Total written bytes from the system interface side
system.mem_ctrls07.bytes_read::.ruby.dir_cntrl7       693888                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total           693888                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_written::.ruby.dir_cntrl7       456064                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        456064                       # Number of bytes written to this memory
system.mem_ctrls07.masterReadAccesses::.ruby.dir_cntrl7        10842                       # Per-master read serviced memory accesses
system.mem_ctrls07.masterReadAvgLat::.ruby.dir_cntrl7    386592.49                       # Per-master read average memory access latency
system.mem_ctrls07.masterReadBytes::.ruby.dir_cntrl7       693760                       # Per-master bytes read from memory
system.mem_ctrls07.masterReadRate::.ruby.dir_cntrl7 3422378.651669856161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls07.masterReadTotalLat::.ruby.dir_cntrl7   4191435774                       # Per-master read total memory access latency
system.mem_ctrls07.masterWriteAccesses::.ruby.dir_cntrl7         7126                       # Per-master write serviced memory accesses
system.mem_ctrls07.masterWriteAvgLat::.ruby.dir_cntrl7 668946002.76                       # Per-master write average memory access latency
system.mem_ctrls07.masterWriteBytes::.ruby.dir_cntrl7       455680                       # Per-master bytes write to memory
system.mem_ctrls07.masterWriteRate::.ruby.dir_cntrl7 2247909.225082045887                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls07.masterWriteTotalLat::.ruby.dir_cntrl7 4766909215685                       # Per-master write total memory access latency
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numReadWriteTurnArounds          396                       # Number of turnarounds from READ to WRITE
system.mem_ctrls07.numStayReadState             44471                       # Number of times bus staying in READ state
system.mem_ctrls07.numStayWriteState             7034                       # Number of times bus staying in WRITE state
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.numWriteReadTurnArounds          396                       # Number of turnarounds from WRITE to READ
system.mem_ctrls07.num_reads::.ruby.dir_cntrl7        10842                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             10842                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::.ruby.dir_cntrl7         7126                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             7126                       # Number of write requests responded to by this memory
system.mem_ctrls07.pageHitRate                  29.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.perBankRdBursts::0             815                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1             812                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2             699                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3             514                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4             513                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5             521                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6             779                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7             772                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8             788                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9             788                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10            700                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11            513                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12            526                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13            529                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14            801                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15            770                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             388                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             377                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             511                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             480                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             387                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             395                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             372                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             399                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            529                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            505                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12            512                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13            500                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14            369                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15            372                       # Per bank write bursts
system.mem_ctrls07.priorityMaxLatency    0.008245100164                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls07.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls07.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.mem_ctrls07.rdPerTurnAround::samples          396                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    27.303030                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean    25.061054                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev    14.057354                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-15           17      4.29%      4.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-23          186     46.97%     51.26% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-31           42     10.61%     61.87% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-39          111     28.03%     89.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-47           21      5.30%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-55           16      4.04%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-63            1      0.25%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-79            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::208-215            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          396                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdQLenPdf::0                 10473                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                   335                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                    32                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.readBursts                   10842                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::6               10842                       # Read request sizes (log2)
system.mem_ctrls07.readReqs                     10842                       # Number of read requests accepted
system.mem_ctrls07.readRowHitRate                2.00                       # Row buffer hit rate for reads
system.mem_ctrls07.readRowHits                    217                       # Number of row buffer hits during reads
system.mem_ctrls07.servicedByWrQ                    2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.totBusLat                 54200000                       # Total ticks spent in databus transfers
system.mem_ctrls07.totGap                202712140944                       # Total gap between requests
system.mem_ctrls07.totMemAccLat            4191435774                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totQLat                 3988185774                       # Total ticks spent queuing
system.mem_ctrls07.wrPerTurnAround::samples          396                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    17.979798                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    17.977284                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.292689                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              7      1.77%      1.77% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18            383     96.72%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19              6      1.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          396                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  389                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  389                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  397                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  397                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  397                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  397                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  397                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  398                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  397                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  396                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.writeBursts                   7126                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::6               7126                       # Write request sizes (log2)
system.mem_ctrls07.writeReqs                     7126                       # Number of write requests accepted
system.mem_ctrls07.writeRowHitRate              72.27                       # Row buffer hit rate for writes
system.mem_ctrls07.writeRowHits                  5150                       # Number of row buffer hits during writes
system.mem_ctrls07_0.actBackEnergy         1726984290                       # Energy for active background per rank (pJ)
system.mem_ctrls07_0.actEnergy               44489340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_0.actPowerDownEnergy   13229062170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_0.averagePower          333.243761                       # Core power per rank (mW)
system.mem_ctrls07_0.memoryStateTime::IDLE   1068216000                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::REF   2123680000                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::SREF 138074816583                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::PRE_PDN  30585807464                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT   1850902308                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT_PDN  29011165268                       # Time in different power states
system.mem_ctrls07_0.preBackEnergy          481745280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_0.preEnergy               23631465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_0.prePowerDownEnergy   11746765440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_0.readEnergy              38741640                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_0.refreshEnergy       5020379520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_0.selfRefreshEnergy    35221842420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_0.totalEnergy          67552779915                       # Total energy per rank (pJ)
system.mem_ctrls07_0.totalIdleTime       197665993980                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_0.writeEnergy             18593640                       # Energy for write commands per rank (pJ)
system.mem_ctrls07_1.actBackEnergy         1650677820                       # Energy for active background per rank (pJ)
system.mem_ctrls07_1.actEnergy               45431820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_1.actPowerDownEnergy   12981746580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_1.averagePower          331.369840                       # Core power per rank (mW)
system.mem_ctrls07_1.memoryStateTime::IDLE   1047681250                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::REF   2082860000                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::SREF 139321919858                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::PRE_PDN  30075282061                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT   1722335452                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT_PDN  28468756487                       # Time in different power states
system.mem_ctrls07_1.preBackEnergy          471931200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_1.preEnergy               24147585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_1.prePowerDownEnergy   11548899360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_1.readEnergy              38663100                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_1.refreshEnergy       4923881040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_1.selfRefreshEnergy    35467155060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_1.totalEnergy          67172912055                       # Total energy per rank (pJ)
system.mem_ctrls07_1.totalIdleTime       197858496348                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_1.writeEnergy             18572760                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgGap                 11304502.29                       # Average gap between requests
system.mem_ctrls08.avgMemAccLat             396623.83                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgPriority_.ruby.dir_cntrl8::samples     17927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls08.avgQLat                  377873.83                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgRdBW                       3.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                    3.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrBW                       2.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    2.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.avgWrQLen                    24.53                       # Average write queue length when enqueuing
system.mem_ctrls08.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls08.bw_read::.ruby.dir_cntrl8      3406908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total             3406908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::.ruby.dir_cntrl8      5661448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total            5661448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_write::.ruby.dir_cntrl8      2254539                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            2254539                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bytesPerActivate::samples        12585                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean    91.181565                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean    76.140581                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    85.921312                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-127        10933     86.87%     86.87% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-191          426      3.38%     90.26% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-255          346      2.75%     93.01% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-319          244      1.94%     94.95% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::320-383          220      1.75%     96.69% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::384-447          159      1.26%     97.96% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::448-511          125      0.99%     98.95% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::512-575           60      0.48%     99.43% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::576-639           34      0.27%     99.70% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::640-703           22      0.17%     99.87% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::704-767            6      0.05%     99.92% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::768-831            4      0.03%     99.95% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::832-895            4      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::960-1023            2      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        12585                       # Bytes accessed per row activation
system.mem_ctrls08.bytesReadDRAM               690304                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadSys                690624                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesReadWrQ                   320                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                457344                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesWrittenSys             457024                       # Total written bytes from the system interface side
system.mem_ctrls08.bytes_read::.ruby.dir_cntrl8       690624                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total           690624                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_written::.ruby.dir_cntrl8       457024                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        457024                       # Number of bytes written to this memory
system.mem_ctrls08.masterReadAccesses::.ruby.dir_cntrl8        10791                       # Per-master read serviced memory accesses
system.mem_ctrls08.masterReadAvgLat::.ruby.dir_cntrl8    396440.05                       # Per-master read average memory access latency
system.mem_ctrls08.masterReadBytes::.ruby.dir_cntrl8       690304                       # Per-master bytes read from memory
system.mem_ctrls08.masterReadRate::.ruby.dir_cntrl8 3405329.901929065585                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls08.masterReadTotalLat::.ruby.dir_cntrl8   4277984626                       # Per-master read total memory access latency
system.mem_ctrls08.masterWriteAccesses::.ruby.dir_cntrl8         7141                       # Per-master write serviced memory accesses
system.mem_ctrls08.masterWriteAvgLat::.ruby.dir_cntrl8 668304731.05                       # Per-master write average memory access latency
system.mem_ctrls08.masterWriteBytes::.ruby.dir_cntrl8       457344                       # Per-master bytes write to memory
system.mem_ctrls08.masterWriteRate::.ruby.dir_cntrl8 2256117.882364648860                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls08.masterWriteTotalLat::.ruby.dir_cntrl8 4772364084398                       # Per-master write total memory access latency
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numReadWriteTurnArounds          397                       # Number of turnarounds from READ to WRITE
system.mem_ctrls08.numStayReadState             44550                       # Number of times bus staying in READ state
system.mem_ctrls08.numStayWriteState             7061                       # Number of times bus staying in WRITE state
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.numWriteReadTurnArounds          397                       # Number of turnarounds from WRITE to READ
system.mem_ctrls08.num_reads::.ruby.dir_cntrl8        10791                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             10791                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::.ruby.dir_cntrl8         7141                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             7141                       # Number of write requests responded to by this memory
system.mem_ctrls08.pageHitRate                  29.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.perBankRdBursts::0             784                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1             787                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2             702                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3             514                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4             514                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5             525                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6             787                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7             769                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8             784                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9             784                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10            707                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11            512                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12            524                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13            524                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14            799                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15            770                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             385                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             353                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             510                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             511                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             511                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             492                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             398                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             414                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             386                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             408                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            529                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            497                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12            510                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13            502                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14            370                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15            370                       # Per bank write bursts
system.mem_ctrls08.priorityMaxLatency    0.009371233924                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls08.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls08.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.mem_ctrls08.rdPerTurnAround::samples          397                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    27.133501                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean    25.108949                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    11.709006                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-11            1      0.25%      0.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::12-15            7      1.76%      2.02% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-19          137     34.51%     36.52% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::20-23           50     12.59%     49.12% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-27           34      8.56%     57.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::28-31           31      7.81%     65.49% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-35           38      9.57%     75.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::36-39           48     12.09%     87.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-43           28      7.05%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::44-47           12      3.02%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-51            4      1.01%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-59            2      0.50%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::60-63            2      0.50%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-83            1      0.25%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::96-99            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::108-111            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          397                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdQLenPdf::0                 10391                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                   366                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                    29                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.readBursts                   10791                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::6               10791                       # Read request sizes (log2)
system.mem_ctrls08.readReqs                     10791                       # Number of read requests accepted
system.mem_ctrls08.readRowHitRate                2.05                       # Row buffer hit rate for reads
system.mem_ctrls08.readRowHits                    221                       # Number of row buffer hits during reads
system.mem_ctrls08.servicedByWrQ                    5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.totBusLat                 53930000                       # Total ticks spent in databus transfers
system.mem_ctrls08.totGap                202712335083                       # Total gap between requests
system.mem_ctrls08.totMemAccLat            4277984626                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totQLat                 4075747126                       # Total ticks spent queuing
system.mem_ctrls08.wrPerTurnAround::samples          397                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean           18                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    17.997250                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.309773                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              6      1.51%      1.51% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18            380     95.72%     97.23% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19             10      2.52%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::20              1      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          397                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  391                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  391                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  396                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  396                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  397                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  396                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  396                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  398                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  399                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  397                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  397                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  397                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  397                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  397                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  397                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  398                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  397                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  397                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                    6                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.writeBursts                   7141                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::6               7141                       # Write request sizes (log2)
system.mem_ctrls08.writeReqs                     7141                       # Number of write requests accepted
system.mem_ctrls08.writeRowHitRate              71.77                       # Row buffer hit rate for writes
system.mem_ctrls08.writeRowHits                  5125                       # Number of row buffer hits during writes
system.mem_ctrls08_0.actBackEnergy         1717487520                       # Energy for active background per rank (pJ)
system.mem_ctrls08_0.actEnergy               44246580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_0.actPowerDownEnergy   13159943400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_0.averagePower          332.959749                       # Core power per rank (mW)
system.mem_ctrls08_0.memoryStateTime::IDLE   1068150000                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::REF   2117180000                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::SREF 138264651659                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::PRE_PDN  30568509244                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT   1836031707                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT_PDN  28859437193                       # Time in different power states
system.mem_ctrls08_0.preBackEnergy          481072800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_0.preEnergy               23506230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_0.prePowerDownEnergy   11738326080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_0.readEnergy              38434620                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_0.refreshEnergy       5005013520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_0.selfRefreshEnergy    35267610120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_0.totalEnergy          67495206990                       # Total energy per rank (pJ)
system.mem_ctrls08_0.totalIdleTime       197687471989                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_0.writeEnergy             18656280                       # Energy for write commands per rank (pJ)
system.mem_ctrls08_1.actBackEnergy         1682559630                       # Energy for active background per rank (pJ)
system.mem_ctrls08_1.actEnergy               45631740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_1.actPowerDownEnergy   13342859820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_1.averagePower          333.811451                       # Core power per rank (mW)
system.mem_ctrls08_1.memoryStateTime::IDLE   1085723750                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::REF   2135900000                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::SREF 137695495760                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::PRE_PDN  30794100933                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT   1741889750                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT_PDN  29259905767                       # Time in different power states
system.mem_ctrls08_1.preBackEnergy          488188320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_1.preEnergy               24253845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_1.prePowerDownEnergy   11825754720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_1.readEnergy              38598840                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_1.refreshEnergy       5049267600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_1.selfRefreshEnergy    35150988660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_1.totalEnergy          67667857935                       # Total energy per rank (pJ)
system.mem_ctrls08_1.totalIdleTime       197744340016                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_1.writeEnergy             18645840                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.avgBusLat                  5000.46                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgGap                 11307065.22                       # Average gap between requests
system.mem_ctrls09.avgMemAccLat             396035.98                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgPriority_.ruby.dir_cntrl9::samples     17926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls09.avgQLat                  377284.24                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgRdBW                       3.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                    3.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrBW                       2.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    2.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.avgWrQLen                    24.62                       # Average write queue length when enqueuing
system.mem_ctrls09.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls09.bw_read::.ruby.dir_cntrl9      3414170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total             3414170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::.ruby.dir_cntrl9      5660185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total            5660185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_write::.ruby.dir_cntrl9      2246015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            2246015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bytesPerActivate::samples        12645                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean    90.708422                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean    75.942119                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    84.498982                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::0-127        11017     87.13%     87.13% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-255          736      5.82%     92.95% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-383          481      3.80%     96.75% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::384-511          280      2.21%     98.96% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::512-639          107      0.85%     99.81% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::640-767           19      0.15%     99.96% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::768-895            3      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::896-1023            1      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::1024-1151            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        12645                       # Bytes accessed per row activation
system.mem_ctrls09.bytesReadDRAM               692032                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadSys                692096                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesReadWrQ                   128                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                455232                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesWrittenSys             455296                       # Total written bytes from the system interface side
system.mem_ctrls09.bytes_read::.ruby.dir_cntrl9       692096                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total           692096                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_written::.ruby.dir_cntrl9       455296                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        455296                       # Number of bytes written to this memory
system.mem_ctrls09.masterReadAccesses::.ruby.dir_cntrl9        10814                       # Per-master read serviced memory accesses
system.mem_ctrls09.masterReadAvgLat::.ruby.dir_cntrl9    395962.73                       # Per-master read average memory access latency
system.mem_ctrls09.masterReadBytes::.ruby.dir_cntrl9       692032                       # Per-master bytes read from memory
system.mem_ctrls09.masterReadRate::.ruby.dir_cntrl9 3413854.276799460873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls09.masterReadTotalLat::.ruby.dir_cntrl9   4281940976                       # Per-master read total memory access latency
system.mem_ctrls09.masterWriteAccesses::.ruby.dir_cntrl9         7114                       # Per-master write serviced memory accesses
system.mem_ctrls09.masterWriteAvgLat::.ruby.dir_cntrl9 672822715.83                       # Per-master write average memory access latency
system.mem_ctrls09.masterWriteBytes::.ruby.dir_cntrl9       455232                       # Per-master bytes write to memory
system.mem_ctrls09.masterWriteRate::.ruby.dir_cntrl9 2245699.201967498753                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls09.masterWriteTotalLat::.ruby.dir_cntrl9 4786460800428                       # Per-master write total memory access latency
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numReadWriteTurnArounds          396                       # Number of turnarounds from READ to WRITE
system.mem_ctrls09.numStayReadState             44589                       # Number of times bus staying in READ state
system.mem_ctrls09.numStayWriteState             7005                       # Number of times bus staying in WRITE state
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.numWriteReadTurnArounds          396                       # Number of turnarounds from WRITE to READ
system.mem_ctrls09.num_reads::.ruby.dir_cntrl9        10814                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             10814                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::.ruby.dir_cntrl9         7114                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             7114                       # Number of write requests responded to by this memory
system.mem_ctrls09.pageHitRate                  29.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.perBankRdBursts::0             795                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1             789                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2             702                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3             512                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4             514                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5             524                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6             781                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7             769                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8             777                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9             776                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10            721                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11            512                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12            524                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13            521                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14            806                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15            790                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             385                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             369                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             511                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             509                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             511                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             486                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             355                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             409                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             395                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             404                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            541                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11            505                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12            511                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13            500                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14            357                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15            365                       # Per bank write bursts
system.mem_ctrls09.priorityMaxLatency    0.008568463498                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls09.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls09.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.mem_ctrls09.rdPerTurnAround::samples          396                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    27.265152                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean    25.124396                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    12.782223                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-15           17      4.29%      4.29% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-23          184     46.46%     50.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-31           57     14.39%     65.15% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-39           84     21.21%     86.36% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-47           41     10.35%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-55           11      2.78%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::112-119            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::152-159            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          396                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdQLenPdf::0                 10434                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                   347                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                    31                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.readBursts                   10814                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::6               10814                       # Read request sizes (log2)
system.mem_ctrls09.readReqs                     10814                       # Number of read requests accepted
system.mem_ctrls09.readRowHitRate                2.03                       # Row buffer hit rate for reads
system.mem_ctrls09.readRowHits                    219                       # Number of row buffer hits during reads
system.mem_ctrls09.servicedByWrQ                    2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.totBusLat                 54065000                       # Total ticks spent in databus transfers
system.mem_ctrls09.totGap                202713065352                       # Total gap between requests
system.mem_ctrls09.totMemAccLat            4281940976                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totQLat                 4079197226                       # Total ticks spent queuing
system.mem_ctrls09.wrPerTurnAround::samples          396                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    17.962121                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    17.958657                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.342854                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16             10      2.53%      2.53% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              1      0.25%      2.78% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18            379     95.71%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              6      1.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          396                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  385                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  386                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  397                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  398                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  397                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                    3                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.writeBursts                   7114                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::6               7114                       # Write request sizes (log2)
system.mem_ctrls09.writeReqs                     7114                       # Number of write requests accepted
system.mem_ctrls09.writeRowHitRate              71.11                       # Row buffer hit rate for writes
system.mem_ctrls09.writeRowHits                  5059                       # Number of row buffer hits during writes
system.mem_ctrls09_0.actBackEnergy         1687457640                       # Energy for active background per rank (pJ)
system.mem_ctrls09_0.actEnergy               44525040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_0.actPowerDownEnergy   13085161110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_0.averagePower          332.479912                       # Core power per rank (mW)
system.mem_ctrls09_0.memoryStateTime::IDLE   1072398428                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::REF   2105740000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::SREF 138614104277                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::PRE_PDN  30443776194                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT   1781289773                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT_PDN  28695505994                       # Time in different power states
system.mem_ctrls09_0.preBackEnergy          482758560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_0.preEnergy               23654235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_0.prePowerDownEnergy   11690432160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_0.readEnergy              38456040                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_0.refreshEnergy       4977354720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_0.selfRefreshEnergy    35349102060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_0.totalEnergy          67397937975                       # Total energy per rank (pJ)
system.mem_ctrls09_0.totalIdleTime       197747721546                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_0.writeEnergy             18452700                       # Energy for write commands per rank (pJ)
system.mem_ctrls09_1.actBackEnergy         1669504920                       # Energy for active background per rank (pJ)
system.mem_ctrls09_1.actEnergy               45788820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_1.actPowerDownEnergy   13363920180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_1.averagePower          334.162089                       # Core power per rank (mW)
system.mem_ctrls09_1.memoryStateTime::IDLE   1087026755                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::REF   2145260000                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::SREF 137416559075                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::PRE_PDN  31052666410                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT   1704681415                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT_PDN  29306840856                       # Time in different power states
system.mem_ctrls09_1.preBackEnergy          488829600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_1.preEnergy               24333540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_1.prePowerDownEnergy   11925698400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_1.readEnergy              38748780                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_1.refreshEnergy       5071394640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_1.selfRefreshEnergy    35090763840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_1.totalEnergy          67738936740                       # Total energy per rank (pJ)
system.mem_ctrls09_1.totalIdleTime       197774738324                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_1.writeEnergy             18677160                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgGap                 11260511.81                       # Average gap between requests
system.mem_ctrls10.avgMemAccLat             379688.06                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgPriority_.ruby.dir_cntrl10::samples     17995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls10.avgQLat                  360938.06                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgRdBW                       3.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                    3.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrBW                       2.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    2.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.avgWrQLen                    24.52                       # Average write queue length when enqueuing
system.mem_ctrls10.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls10.bw_read::.ruby.dir_cntrl10      3435323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total             3435323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::.ruby.dir_cntrl10      5683548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total            5683548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_write::.ruby.dir_cntrl10      2248225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            2248225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bytesPerActivate::samples        12677                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean    90.752071                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean    75.933645                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    85.901153                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::0-127        11019     86.92%     86.92% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-255          811      6.40%     93.32% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-383          446      3.52%     96.84% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::384-511          266      2.10%     98.94% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::512-639           88      0.69%     99.63% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::640-767           40      0.32%     99.94% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::768-895            4      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::896-1023            2      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::1024-1151            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        12677                       # Bytes accessed per row activation
system.mem_ctrls10.bytesReadDRAM               695936                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadSys                696384                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesReadWrQ                   448                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                455168                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesWrittenSys             455744                       # Total written bytes from the system interface side
system.mem_ctrls10.bytes_read::.ruby.dir_cntrl10       696384                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total           696384                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_written::.ruby.dir_cntrl10       455744                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        455744                       # Number of bytes written to this memory
system.mem_ctrls10.masterReadAccesses::.ruby.dir_cntrl10        10881                       # Per-master read serviced memory accesses
system.mem_ctrls10.masterReadAvgLat::.ruby.dir_cntrl10    379443.80                       # Per-master read average memory access latency
system.mem_ctrls10.masterReadBytes::.ruby.dir_cntrl10       695936                       # Per-master bytes read from memory
system.mem_ctrls10.masterReadRate::.ruby.dir_cntrl10 3433113.049654798582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls10.masterReadTotalLat::.ruby.dir_cntrl10   4128728007                       # Per-master read total memory access latency
system.mem_ctrls10.masterWriteAccesses::.ruby.dir_cntrl10         7121                       # Per-master write serviced memory accesses
system.mem_ctrls10.masterWriteAvgLat::.ruby.dir_cntrl10 663032057.64                       # Per-master write average memory access latency
system.mem_ctrls10.masterWriteBytes::.ruby.dir_cntrl10       455168                       # Per-master bytes write to memory
system.mem_ctrls10.masterWriteRate::.ruby.dir_cntrl10 2245383.484379706439                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls10.masterWriteTotalLat::.ruby.dir_cntrl10 4721451282484                       # Per-master write total memory access latency
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numReadWriteTurnArounds          395                       # Number of turnarounds from READ to WRITE
system.mem_ctrls10.numStayReadState             44305                       # Number of times bus staying in READ state
system.mem_ctrls10.numStayWriteState             7032                       # Number of times bus staying in WRITE state
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.numWriteReadTurnArounds          395                       # Number of turnarounds from WRITE to READ
system.mem_ctrls10.num_reads::.ruby.dir_cntrl10        10881                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             10881                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::.ruby.dir_cntrl10         7121                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             7121                       # Number of write requests responded to by this memory
system.mem_ctrls10.pageHitRate                  29.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.perBankRdBursts::0             810                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1             810                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2             707                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3             512                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4             515                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5             521                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6             788                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7             770                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8             786                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9             780                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10            708                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11            512                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12            526                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13            527                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14            823                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15            779                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             383                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             377                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             512                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             472                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             384                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             397                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             385                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             392                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            525                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            511                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12            510                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13            505                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14            369                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15            366                       # Per bank write bursts
system.mem_ctrls10.priorityMaxLatency    0.006740285180                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls10.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls10.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.mem_ctrls10.rdPerTurnAround::samples          395                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    27.389873                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean    25.253130                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev    12.552222                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-15           18      4.56%      4.56% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-23          172     43.54%     48.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-31           73     18.48%     66.58% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-39           83     21.01%     87.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-47           32      8.10%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-55           12      3.04%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-63            2      0.51%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-71            1      0.25%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::88-95            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::152-159            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          395                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdQLenPdf::0                 10466                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                   375                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                    29                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                     2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                     1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                     1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.readBursts                   10881                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::6               10881                       # Read request sizes (log2)
system.mem_ctrls10.readReqs                     10881                       # Number of read requests accepted
system.mem_ctrls10.readRowHitRate                2.00                       # Row buffer hit rate for reads
system.mem_ctrls10.readRowHits                    218                       # Number of row buffer hits during reads
system.mem_ctrls10.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.totBusLat                 54370000                       # Total ticks spent in databus transfers
system.mem_ctrls10.totGap                202711733685                       # Total gap between requests
system.mem_ctrls10.totMemAccLat            4128728007                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totQLat                 3924840507                       # Total ticks spent queuing
system.mem_ctrls10.wrPerTurnAround::samples          395                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    18.005063                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    18.002290                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.310517                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              6      1.52%      1.52% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18            375     94.94%     96.46% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19             14      3.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          395                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  389                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  389                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  394                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  396                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  396                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  395                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  396                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  396                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  397                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  397                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  396                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  396                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  396                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  397                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  396                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  396                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  396                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  395                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                    8                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.writeBursts                   7121                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::6               7121                       # Write request sizes (log2)
system.mem_ctrls10.writeReqs                     7121                       # Number of write requests accepted
system.mem_ctrls10.writeRowHitRate              71.46                       # Row buffer hit rate for writes
system.mem_ctrls10.writeRowHits                  5089                       # Number of row buffer hits during writes
system.mem_ctrls10_0.actBackEnergy         1697933100                       # Energy for active background per rank (pJ)
system.mem_ctrls10_0.actEnergy               44446500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_0.actPowerDownEnergy   12862636530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_0.averagePower          331.007829                       # Core power per rank (mW)
system.mem_ctrls10_0.memoryStateTime::IDLE   1034157750                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::REF   2076100000                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::SREF 139529162880                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::PRE_PDN  30034890641                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT   1832014183                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT_PDN  28207561755                       # Time in different power states
system.mem_ctrls10_0.preBackEnergy          466751520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_0.preEnergy               23612490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_0.prePowerDownEnergy   11533382400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_0.readEnergy              38798760                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_0.refreshEnergy       4907900400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_0.selfRefreshEnergy    35504029140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_0.totalEnergy          67099527690                       # Total energy per rank (pJ)
system.mem_ctrls10_0.totalIdleTime       197766216327                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_0.writeEnergy             18525780                       # Energy for write commands per rank (pJ)
system.mem_ctrls10_1.actBackEnergy         1723453140                       # Energy for active background per rank (pJ)
system.mem_ctrls10_1.actEnergy               46095840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_1.actPowerDownEnergy   12894124470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_1.averagePower          331.022989                       # Core power per rank (mW)
system.mem_ctrls10_1.memoryStateTime::IDLE   1035746500                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::REF   2074280000                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::SREF 139580182286                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::PRE_PDN  29856702513                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT   1890280980                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT_PDN  28276604469                       # Time in different power states
system.mem_ctrls10_1.preBackEnergy          467938080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_1.preEnergy               24496725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_1.prePowerDownEnergy   11465055840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_1.readEnergy              38855880                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_1.refreshEnergy       4903597920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_1.selfRefreshEnergy    35519339580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_1.totalEnergy          67102600845                       # Total energy per rank (pJ)
system.mem_ctrls10_1.totalIdleTime       197711074665                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_1.writeEnergy             18598860                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgGap                 11336028.55                       # Average gap between requests
system.mem_ctrls11.avgMemAccLat             380934.48                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgPriority_.ruby.dir_cntrl11::samples     17879.00                       # Average QoS priority value for accepted requests
system.mem_ctrls11.avgQLat                  362184.48                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgRdBW                       3.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                    3.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrBW                       2.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    2.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.avgWrQLen                    24.43                       # Average write queue length when enqueuing
system.mem_ctrls11.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls11.bw_read::.ruby.dir_cntrl11      3404067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total             3404067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::.ruby.dir_cntrl11      5645662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total            5645662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_write::.ruby.dir_cntrl11      2241595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            2241595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bytesPerActivate::samples        12519                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean    91.391325                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean    76.009096                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    87.903251                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::0-127        10934     87.34%     87.34% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-255          712      5.69%     93.03% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-383          443      3.54%     96.57% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::384-511          293      2.34%     98.91% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::512-639           95      0.76%     99.66% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::640-767           29      0.23%     99.90% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::768-895            9      0.07%     99.97% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::896-1023            1      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::1024-1151            3      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        12519                       # Bytes accessed per row activation
system.mem_ctrls11.bytesReadDRAM               689856                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadSys                690048                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesReadWrQ                   192                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                454336                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesWrittenSys             454400                       # Total written bytes from the system interface side
system.mem_ctrls11.bytes_read::.ruby.dir_cntrl11       690048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total           690048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_written::.ruby.dir_cntrl11       454400                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        454400                       # Number of bytes written to this memory
system.mem_ctrls11.masterReadAccesses::.ruby.dir_cntrl11        10782                       # Per-master read serviced memory accesses
system.mem_ctrls11.masterReadAvgLat::.ruby.dir_cntrl11    380828.49                       # Per-master read average memory access latency
system.mem_ctrls11.masterReadBytes::.ruby.dir_cntrl11       689856                       # Per-master bytes read from memory
system.mem_ctrls11.masterReadRate::.ruby.dir_cntrl11 3403119.878814518452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls11.masterReadTotalLat::.ruby.dir_cntrl11   4106092730                       # Per-master read total memory access latency
system.mem_ctrls11.masterWriteAccesses::.ruby.dir_cntrl11         7100                       # Per-master write serviced memory accesses
system.mem_ctrls11.masterWriteAvgLat::.ruby.dir_cntrl11 668272101.83                       # Per-master write average memory access latency
system.mem_ctrls11.masterWriteBytes::.ruby.dir_cntrl11       454336                       # Per-master bytes write to memory
system.mem_ctrls11.masterWriteRate::.ruby.dir_cntrl11 2241279.155738404952                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls11.masterWriteTotalLat::.ruby.dir_cntrl11 4744731922983                       # Per-master write total memory access latency
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numReadWriteTurnArounds          395                       # Number of turnarounds from READ to WRITE
system.mem_ctrls11.numStayReadState             44006                       # Number of times bus staying in READ state
system.mem_ctrls11.numStayWriteState             7014                       # Number of times bus staying in WRITE state
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.numWriteReadTurnArounds          395                       # Number of turnarounds from WRITE to READ
system.mem_ctrls11.num_reads::.ruby.dir_cntrl11        10782                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             10782                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::.ruby.dir_cntrl11         7100                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             7100                       # Number of write requests responded to by this memory
system.mem_ctrls11.pageHitRate                  29.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.perBankRdBursts::0             787                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1             785                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2             703                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3             512                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4             513                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5             520                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6             786                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7             768                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8             785                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9             779                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10            708                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11            513                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12            525                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13            524                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14            801                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15            770                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             384                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             372                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             511                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             473                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             381                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             415                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             359                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             398                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            524                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            510                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12            512                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13            500                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14            368                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15            368                       # Per bank write bursts
system.mem_ctrls11.priorityMaxLatency    0.006382047376                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls11.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls11.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.mem_ctrls11.rdPerTurnAround::samples          395                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    27.207595                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean    25.194615                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev    12.666052                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-15           12      3.04%      3.04% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-23          187     47.34%     50.38% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-31           51     12.91%     63.29% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-39          102     25.82%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-47           32      8.10%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-55            7      1.77%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-71            1      0.25%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-79            1      0.25%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-87            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::168-175            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          395                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdQLenPdf::0                 10388                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                   350                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                    39                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                     1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                     1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.readBursts                   10782                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::6               10782                       # Read request sizes (log2)
system.mem_ctrls11.readReqs                     10782                       # Number of read requests accepted
system.mem_ctrls11.readRowHitRate                1.85                       # Row buffer hit rate for reads
system.mem_ctrls11.readRowHits                    199                       # Number of row buffer hits during reads
system.mem_ctrls11.servicedByWrQ                    3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.totBusLat                 53895000                       # Total ticks spent in databus transfers
system.mem_ctrls11.totGap                202710862557                       # Total gap between requests
system.mem_ctrls11.totMemAccLat            4106092730                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totQLat                 3903986480                       # Total ticks spent queuing
system.mem_ctrls11.wrPerTurnAround::samples          395                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    17.972152                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    17.968968                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.329180                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              9      2.28%      2.28% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18            379     95.95%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19              7      1.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          395                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  386                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  386                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  396                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  396                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  396                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  396                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  395                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.writeBursts                   7100                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::6               7100                       # Write request sizes (log2)
system.mem_ctrls11.writeReqs                     7100                       # Number of write requests accepted
system.mem_ctrls11.writeRowHitRate              72.66                       # Row buffer hit rate for writes
system.mem_ctrls11.writeRowHits                  5159                       # Number of row buffer hits during writes
system.mem_ctrls11_0.actBackEnergy         1748658540                       # Energy for active background per rank (pJ)
system.mem_ctrls11_0.actEnergy               44010960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_0.actPowerDownEnergy   12700747410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_0.averagePower          329.938209                       # Core power per rank (mW)
system.mem_ctrls11_0.memoryStateTime::IDLE   1017300000                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::REF   2051660000                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::SREF 140283079259                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::PRE_PDN  29548078768                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT   1965794817                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT_PDN  27847150638                       # Time in different power states
system.mem_ctrls11_0.preBackEnergy          460220640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_0.preEnergy               23380995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_0.prePowerDownEnergy   11346448800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_0.readEnergy              38384640                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_0.refreshEnergy       4850124240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_0.selfRefreshEnergy    35651418540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_0.totalEnergy          66882702105                       # Total energy per rank (pJ)
system.mem_ctrls11_0.totalIdleTime       197673307087                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_0.writeEnergy             18583200                       # Energy for write commands per rank (pJ)
system.mem_ctrls11_1.actBackEnergy         1659513390                       # Energy for active background per rank (pJ)
system.mem_ctrls11_1.actEnergy               45403260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_1.actPowerDownEnergy   12916064340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_1.averagePower          330.811750                       # Core power per rank (mW)
system.mem_ctrls11_1.memoryStateTime::IDLE   1031080000                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::REF   2070640000                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::SREF 139697003994                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::PRE_PDN  29837865974                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT   1753185199                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT_PDN  28323694672                       # Time in different power states
system.mem_ctrls11_1.preBackEnergy          466305600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_1.preEnergy               24128610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_1.prePowerDownEnergy   11457934080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_1.readEnergy              38605980                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_1.refreshEnergy       4894992960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_1.selfRefreshEnergy    35537756100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_1.totalEnergy          67059780090                       # Total energy per rank (pJ)
system.mem_ctrls11_1.totalIdleTime       197854869319                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_1.writeEnergy             18473580                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgGap                 11100209.04                       # Average gap between requests
system.mem_ctrls12.avgMemAccLat             396819.53                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgPriority_.ruby.dir_cntrl12::samples     18249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls12.avgQLat                  378069.53                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgRdBW                       3.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                    3.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrBW                       2.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    2.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.avgWrQLen                    24.50                       # Average write queue length when enqueuing
system.mem_ctrls12.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls12.bw_read::.ruby.dir_cntrl12      3478261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total             3478261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::.ruby.dir_cntrl12      5765635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total            5765635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_write::.ruby.dir_cntrl12      2287374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            2287374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bytesPerActivate::samples        13016                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean    89.760295                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean    75.596187                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    83.209321                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::0-127        11339     87.12%     87.12% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-255          816      6.27%     93.39% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-383          451      3.46%     96.85% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::384-511          288      2.21%     99.06% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::512-639           93      0.71%     99.78% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::640-767           19      0.15%     99.92% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::768-895            7      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::896-1023            1      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::1024-1151            2      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        13016                       # Bytes accessed per row activation
system.mem_ctrls12.bytesReadDRAM               704256                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadSys                705088                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesReadWrQ                   832                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                464256                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesWrittenSys             463680                       # Total written bytes from the system interface side
system.mem_ctrls12.bytes_read::.ruby.dir_cntrl12       705088                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total           705088                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_written::.ruby.dir_cntrl12       463680                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        463680                       # Number of bytes written to this memory
system.mem_ctrls12.masterReadAccesses::.ruby.dir_cntrl12        11017                       # Per-master read serviced memory accesses
system.mem_ctrls12.masterReadAvgLat::.ruby.dir_cntrl12    396351.28                       # Per-master read average memory access latency
system.mem_ctrls12.masterReadBytes::.ruby.dir_cntrl12       704256                       # Per-master bytes read from memory
system.mem_ctrls12.masterReadRate::.ruby.dir_cntrl12 3474156.336067813449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls12.masterReadTotalLat::.ruby.dir_cntrl12   4366602082                       # Per-master read total memory access latency
system.mem_ctrls12.masterWriteAccesses::.ruby.dir_cntrl12         7245                       # Per-master write serviced memory accesses
system.mem_ctrls12.masterWriteAvgLat::.ruby.dir_cntrl12 653053191.45                       # Per-master write average memory access latency
system.mem_ctrls12.masterWriteBytes::.ruby.dir_cntrl12       464256                       # Per-master bytes write to memory
system.mem_ctrls12.masterWriteRate::.ruby.dir_cntrl12 2290215.381846230477                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls12.masterWriteTotalLat::.ruby.dir_cntrl12 4731370372078                       # Per-master write total memory access latency
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numReadWriteTurnArounds          404                       # Number of turnarounds from READ to WRITE
system.mem_ctrls12.numStayReadState             45438                       # Number of times bus staying in READ state
system.mem_ctrls12.numStayWriteState             7159                       # Number of times bus staying in WRITE state
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.numWriteReadTurnArounds          404                       # Number of turnarounds from WRITE to READ
system.mem_ctrls12.num_reads::.ruby.dir_cntrl12        11017                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             11017                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::.ruby.dir_cntrl12         7245                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             7245                       # Number of write requests responded to by this memory
system.mem_ctrls12.pageHitRate                  28.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.perBankRdBursts::0             812                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1             808                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2             705                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3             512                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4             514                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5             519                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6             787                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7             785                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8             813                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9             810                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10            710                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11            514                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12            526                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13            527                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14            837                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15            825                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             395                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             374                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             505                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             510                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             511                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             488                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             385                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             424                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             382                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             421                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            534                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            509                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12            511                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13            499                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14            400                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15            406                       # Per bank write bursts
system.mem_ctrls12.priorityMaxLatency    0.007219472152                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls12.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls12.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.mem_ctrls12.rdPerTurnAround::samples          404                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    27.170792                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean    24.644522                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev    13.130686                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-15           41     10.15%     10.15% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-23          172     42.57%     52.72% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-31           45     11.14%     63.86% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-39           75     18.56%     82.43% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-47           52     12.87%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-55           15      3.71%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-63            2      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::80-87            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::144-151            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          404                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdQLenPdf::0                 10621                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                   354                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                    26                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                     1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                     1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                     1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.readBursts                   11017                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::6               11017                       # Read request sizes (log2)
system.mem_ctrls12.readReqs                     11017                       # Number of read requests accepted
system.mem_ctrls12.readRowHitRate                1.94                       # Row buffer hit rate for reads
system.mem_ctrls12.readRowHits                    214                       # Number of row buffer hits during reads
system.mem_ctrls12.servicedByWrQ                   13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.totBusLat                 55020000                       # Total ticks spent in databus transfers
system.mem_ctrls12.totGap                202712017401                       # Total gap between requests
system.mem_ctrls12.totMemAccLat            4366602082                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totQLat                 4160277082                       # Total ticks spent queuing
system.mem_ctrls12.wrPerTurnAround::samples          404                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    17.955446                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    17.950565                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.408344                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16             14      3.47%      3.47% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18            381     94.31%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              8      1.98%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::20              1      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          404                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  390                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  390                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  406                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  404                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  404                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  404                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  405                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  403                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  404                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  403                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  403                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  404                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  404                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  403                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  403                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  403                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  404                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  404                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                    4                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.writeBursts                   7245                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::6               7245                       # Write request sizes (log2)
system.mem_ctrls12.writeReqs                     7245                       # Number of write requests accepted
system.mem_ctrls12.writeRowHitRate              69.41                       # Row buffer hit rate for writes
system.mem_ctrls12.writeRowHits                  5029                       # Number of row buffer hits during writes
system.mem_ctrls12_0.actBackEnergy         1677577260                       # Energy for active background per rank (pJ)
system.mem_ctrls12_0.actEnergy               45367560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_0.actPowerDownEnergy   13505175300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_0.averagePower          335.309127                       # Core power per rank (mW)
system.mem_ctrls12_0.memoryStateTime::IDLE   1108457250                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::REF   2170480000                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::SREF 136642031883                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::PRE_PDN  31480665702                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT   1699298178                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT_PDN  29616617852                       # Time in different power states
system.mem_ctrls12_0.preBackEnergy          498048480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_0.preEnergy               24109635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_0.prePowerDownEnergy   12088558560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_0.readEnergy              38877300                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_0.refreshEnergy       5131014720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_0.selfRefreshEnergy    34942885800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_0.totalEnergy          67971455985                       # Total energy per rank (pJ)
system.mem_ctrls12_0.totalIdleTime       197736020830                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_0.writeEnergy             18750240                       # Energy for write commands per rank (pJ)
system.mem_ctrls12_1.actBackEnergy         1733928030                       # Energy for active background per rank (pJ)
system.mem_ctrls12_1.actEnergy               47580960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_1.actPowerDownEnergy   13545917760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_1.averagePower          335.272605                       # Core power per rank (mW)
system.mem_ctrls12_1.memoryStateTime::IDLE   1095335750                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::REF   2170480000                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::SREF 136654808558                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::PRE_PDN  31262187917                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT   1824266983                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT_PDN  29705959632                       # Time in different power states
system.mem_ctrls12_1.preBackEnergy          493388160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_1.preEnergy               25286085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_1.prePowerDownEnergy   12007323840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_1.readEnergy              39719820                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_1.refreshEnergy       5131014720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_1.selfRefreshEnergy    34919531280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_1.totalEnergy          67964052465                       # Total energy per rank (pJ)
system.mem_ctrls12_1.totalIdleTime       197620962749                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_1.writeEnergy             19115640                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgGap                 11090536.63                       # Average gap between requests
system.mem_ctrls13.avgMemAccLat             396753.37                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgPriority_.ruby.dir_cntrl13::samples     18254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls13.avgQLat                  378003.37                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgRdBW                       3.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                    3.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrBW                       2.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    2.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.avgWrQLen                    24.61                       # Average write queue length when enqueuing
system.mem_ctrls13.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls13.bw_read::.ruby.dir_cntrl13      3492152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total             3492152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::.ruby.dir_cntrl13      5770370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total            5770370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_write::.ruby.dir_cntrl13      2278218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            2278218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bytesPerActivate::samples        13028                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean    89.746392                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean    75.587984                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    83.943027                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::0-127        11328     86.95%     86.95% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-255          873      6.70%     93.65% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-383          409      3.14%     96.79% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::384-511          284      2.18%     98.97% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::512-639           98      0.75%     99.72% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::640-767           26      0.20%     99.92% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::768-895            6      0.05%     99.97% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::896-1023            3      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::1024-1151            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        13028                       # Bytes accessed per row activation
system.mem_ctrls13.bytesReadDRAM               706432                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadSys                707968                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesReadWrQ                  1536                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                461888                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesWrittenSys             461824                       # Total written bytes from the system interface side
system.mem_ctrls13.bytes_read::.ruby.dir_cntrl13       707904                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total           707904                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_written::.ruby.dir_cntrl13       461824                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        461824                       # Number of bytes written to this memory
system.mem_ctrls13.masterReadAccesses::.ruby.dir_cntrl13        11062                       # Per-master read serviced memory accesses
system.mem_ctrls13.masterReadAvgLat::.ruby.dir_cntrl13    395892.58                       # Per-master read average memory access latency
system.mem_ctrls13.masterReadBytes::.ruby.dir_cntrl13       706432                       # Per-master bytes read from memory
system.mem_ctrls13.masterReadRate::.ruby.dir_cntrl13 3484890.734052755870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls13.masterReadTotalLat::.ruby.dir_cntrl13   4379363738                       # Per-master read total memory access latency
system.mem_ctrls13.masterWriteAccesses::.ruby.dir_cntrl13         7216                       # Per-master write serviced memory accesses
system.mem_ctrls13.masterWriteAvgLat::.ruby.dir_cntrl13 659029564.80                       # Per-master write average memory access latency
system.mem_ctrls13.masterWriteBytes::.ruby.dir_cntrl13       461888                       # Per-master bytes write to memory
system.mem_ctrls13.masterWriteRate::.ruby.dir_cntrl13 2278533.831097910646                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls13.masterWriteTotalLat::.ruby.dir_cntrl13 4755557339605                       # Per-master write total memory access latency
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numReadWriteTurnArounds          402                       # Number of turnarounds from READ to WRITE
system.mem_ctrls13.numStayReadState             45523                       # Number of times bus staying in READ state
system.mem_ctrls13.numStayWriteState             7106                       # Number of times bus staying in WRITE state
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.numWriteReadTurnArounds          402                       # Number of turnarounds from WRITE to READ
system.mem_ctrls13.num_reads::.ruby.dir_cntrl13        11061                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             11061                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::.ruby.dir_cntrl13         7216                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             7216                       # Number of write requests responded to by this memory
system.mem_ctrls13.pageHitRate                  28.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.perBankRdBursts::0             828                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1             828                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2             703                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3             514                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4             514                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5             520                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6             805                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7             803                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8             798                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9             798                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10            718                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11            514                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12            528                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13            528                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14            826                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15            813                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             388                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             388                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             512                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             485                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             376                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             396                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             389                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             430                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            529                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            510                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12            509                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13            502                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14            385                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15            394                       # Per bank write bursts
system.mem_ctrls13.priorityMaxLatency    0.009292481422                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls13.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls13.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.mem_ctrls13.rdPerTurnAround::samples          402                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    27.430348                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean    24.674370                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev    14.065801                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-15           38      9.45%      9.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-23          184     45.77%     55.22% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-31           30      7.46%     62.69% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-39           72     17.91%     80.60% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-47           53     13.18%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-55           19      4.73%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-63            3      0.75%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-71            1      0.25%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::80-87            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::160-167            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          402                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdQLenPdf::0                 10666                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                   340                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                    27                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                     5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.readBursts                   11062                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::6               11062                       # Read request sizes (log2)
system.mem_ctrls13.readReqs                     11062                       # Number of read requests accepted
system.mem_ctrls13.readRowHitRate                1.97                       # Row buffer hit rate for reads
system.mem_ctrls13.readRowHits                    218                       # Number of row buffer hits during reads
system.mem_ctrls13.servicedByWrQ                   24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.totBusLat                 55190000                       # Total ticks spent in databus transfers
system.mem_ctrls13.totGap                202712828589                       # Total gap between requests
system.mem_ctrls13.totMemAccLat            4379363738                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totQLat                 4172401238                       # Total ticks spent queuing
system.mem_ctrls13.wrPerTurnAround::samples          402                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    17.952736                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    17.948460                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     0.380648                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16             13      3.23%      3.23% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18            382     95.02%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              7      1.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          402                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  389                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  389                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  401                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  403                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  404                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  403                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  402                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.writeBursts                   7216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::6               7216                       # Write request sizes (log2)
system.mem_ctrls13.writeReqs                     7216                       # Number of write requests accepted
system.mem_ctrls13.writeRowHitRate              69.46                       # Row buffer hit rate for writes
system.mem_ctrls13.writeRowHits                  5012                       # Number of row buffer hits during writes
system.mem_ctrls13_0.actBackEnergy         1717030950                       # Energy for active background per rank (pJ)
system.mem_ctrls13_0.actEnergy               45824520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_0.actPowerDownEnergy   13618721010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_0.averagePower          335.978553                       # Core power per rank (mW)
system.mem_ctrls13_0.memoryStateTime::IDLE   1106070000                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::REF   2185300000                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::SREF 136192797750                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::PRE_PDN  31596476703                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT   1771225315                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT_PDN  29861837742                       # Time in different power states
system.mem_ctrls13_0.preBackEnergy          497175360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_0.preEnergy               24352515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_0.prePowerDownEnergy   12133020480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_0.readEnergy              39398520                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_0.refreshEnergy       5166049200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_0.selfRefreshEnergy    34845271020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_0.totalEnergy          68107157205                       # Total energy per rank (pJ)
system.mem_ctrls13_0.totalIdleTime       197647593916                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_0.writeEnergy             18708480                       # Energy for write commands per rank (pJ)
system.mem_ctrls13_1.actBackEnergy         1684079250                       # Energy for active background per rank (pJ)
system.mem_ctrls13_1.actEnergy               47209680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_1.actPowerDownEnergy   13426585410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_1.averagePower          334.647037                       # Core power per rank (mW)
system.mem_ctrls13_1.memoryStateTime::IDLE   1091261750                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::REF   2157220000                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::SREF 137053946003                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::PRE_PDN  31239423772                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT   1726872404                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT_PDN  29444360199                       # Time in different power states
system.mem_ctrls13_1.preBackEnergy          491438400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_1.preEnergy               25088745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_1.prePowerDownEnergy   11995902720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_1.readEnergy              39441360                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_1.refreshEnergy       5099668080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_1.selfRefreshEnergy    35007558420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_1.totalEnergy          67837241835                       # Total energy per rank (pJ)
system.mem_ctrls13_1.totalIdleTime       197736563903                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_1.writeEnergy             19042560                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgGap                 11133827.33                       # Average gap between requests
system.mem_ctrls14.avgMemAccLat             383921.90                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgPriority_.ruby.dir_cntrl14::samples     18191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls14.avgQLat                  365171.90                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgRdBW                       3.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                    3.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgRdQLen                     1.02                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrBW                       2.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    2.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.avgWrQLen                    24.48                       # Average write queue length when enqueuing
system.mem_ctrls14.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls14.bw_read::.ruby.dir_cntrl14      3475419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total             3475419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::.ruby.dir_cntrl14      5748270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total            5748270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_write::.ruby.dir_cntrl14      2272851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            2272851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bytesPerActivate::samples        12960                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean    89.772840                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean    75.555543                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    84.190563                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::0-127        11287     87.09%     87.09% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-255          828      6.39%     93.48% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-383          452      3.49%     96.97% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::384-511          250      1.93%     98.90% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::512-639          105      0.81%     99.71% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::640-767           27      0.21%     99.92% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::768-895            6      0.05%     99.96% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::896-1023            4      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::1024-1151            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        12960                       # Bytes accessed per row activation
system.mem_ctrls14.bytesReadDRAM               703488                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadSys                704512                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesReadWrQ                  1024                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                460352                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesWrittenSys             460736                       # Total written bytes from the system interface side
system.mem_ctrls14.bytes_read::.ruby.dir_cntrl14       704512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total           704512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_written::.ruby.dir_cntrl14       460736                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        460736                       # Number of bytes written to this memory
system.mem_ctrls14.masterReadAccesses::.ruby.dir_cntrl14        11008                       # Per-master read serviced memory accesses
system.mem_ctrls14.masterReadAvgLat::.ruby.dir_cntrl14    383363.87                       # Per-master read average memory access latency
system.mem_ctrls14.masterReadBytes::.ruby.dir_cntrl14       703488                       # Per-master bytes read from memory
system.mem_ctrls14.masterReadRate::.ruby.dir_cntrl14 3470367.725014304277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls14.masterReadTotalLat::.ruby.dir_cntrl14   4220069477                       # Per-master read total memory access latency
system.mem_ctrls14.masterWriteAccesses::.ruby.dir_cntrl14         7199                       # Per-master write serviced memory accesses
system.mem_ctrls14.masterWriteAvgLat::.ruby.dir_cntrl14 655388279.97                       # Per-master write average memory access latency
system.mem_ctrls14.masterWriteBytes::.ruby.dir_cntrl14       460352                       # Per-master bytes write to memory
system.mem_ctrls14.masterWriteRate::.ruby.dir_cntrl14 2270956.608990892768                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls14.masterWriteTotalLat::.ruby.dir_cntrl14 4718140227502                       # Per-master write total memory access latency
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numReadWriteTurnArounds          400                       # Number of turnarounds from READ to WRITE
system.mem_ctrls14.numStayReadState             45013                       # Number of times bus staying in READ state
system.mem_ctrls14.numStayWriteState             7096                       # Number of times bus staying in WRITE state
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.numWriteReadTurnArounds          400                       # Number of turnarounds from WRITE to READ
system.mem_ctrls14.num_reads::.ruby.dir_cntrl14        11008                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             11008                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::.ruby.dir_cntrl14         7199                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             7199                       # Number of write requests responded to by this memory
system.mem_ctrls14.pageHitRate                  28.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.perBankRdBursts::0             813                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1             806                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2             706                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3             514                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4             515                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5             519                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6             789                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7             784                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8             808                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9             802                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10            726                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11            512                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12            522                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13            527                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14            826                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15            823                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             385                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             377                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             512                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             477                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             366                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             410                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             399                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             415                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            539                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            511                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12            511                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13            501                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14            382                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15            384                       # Per bank write bursts
system.mem_ctrls14.priorityMaxLatency    0.007496776616                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls14.priorityMinLatency    0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls14.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.mem_ctrls14.rdPerTurnAround::samples          400                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    27.395000                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean    24.990662                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    13.204540                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-15           26      6.50%      6.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-23          181     45.25%     51.75% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-31           47     11.75%     63.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-39           82     20.50%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-47           49     12.25%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-55            8      2.00%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-63            5      1.25%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::88-95            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::152-159            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          400                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdQLenPdf::0                 10625                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                   335                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                    31                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                     1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.readBursts                   11008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::6               11008                       # Read request sizes (log2)
system.mem_ctrls14.readReqs                     11008                       # Number of read requests accepted
system.mem_ctrls14.readRowHitRate                2.06                       # Row buffer hit rate for reads
system.mem_ctrls14.readRowHits                    226                       # Number of row buffer hits during reads
system.mem_ctrls14.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.totBusLat                 54960000                       # Total ticks spent in databus transfers
system.mem_ctrls14.totGap                202713594156                       # Total gap between requests
system.mem_ctrls14.totMemAccLat            4220069477                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totQLat                 4013969477                       # Total ticks spent queuing
system.mem_ctrls14.wrPerTurnAround::samples          400                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    17.982500                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    17.979507                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     0.320078                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              8      2.00%      2.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18            383     95.75%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              9      2.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          400                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  392                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  392                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  401                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  401                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  401                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  402                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  402                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  402                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  401                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  401                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  400                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.writeBursts                   7199                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::6               7199                       # Write request sizes (log2)
system.mem_ctrls14.writeReqs                     7199                       # Number of write requests accepted
system.mem_ctrls14.writeRowHitRate              69.44                       # Row buffer hit rate for writes
system.mem_ctrls14.writeRowHits                  4999                       # Number of row buffer hits during writes
system.mem_ctrls14_0.actBackEnergy         1744072320                       # Energy for active background per rank (pJ)
system.mem_ctrls14_0.actEnergy               44917740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_0.actPowerDownEnergy   13235632560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_0.averagePower          333.722390                       # Core power per rank (mW)
system.mem_ctrls14_0.memoryStateTime::IDLE   1076445042                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::REF   2136420000                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::SREF 137686894043                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::PRE_PDN  30916496742                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT   1876610746                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT_PDN  29024528906                       # Time in different power states
system.mem_ctrls14_0.preBackEnergy          484893600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_0.preEnergy               23862960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_0.prePowerDownEnergy   11871936000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_0.readEnergy              38898720                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_0.refreshEnergy       5050496880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_0.selfRefreshEnergy    35135596500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_0.totalEnergy          67649804070                       # Total energy per rank (pJ)
system.mem_ctrls14_0.totalIdleTime       197584417043                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_0.writeEnergy             18536220                       # Energy for write commands per rank (pJ)
system.mem_ctrls14_1.actBackEnergy         1699209330                       # Energy for active background per rank (pJ)
system.mem_ctrls14_1.actEnergy               47645220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_1.actPowerDownEnergy   13149449700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_1.averagePower          332.526067                       # Core power per rank (mW)
system.mem_ctrls14_1.memoryStateTime::IDLE   1052639750                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::REF   2110940000                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::SREF 138478187710                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::PRE_PDN  30435812595                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT   1803821860                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT_PDN  28836492495                       # Time in different power states
system.mem_ctrls14_1.preBackEnergy          475666560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_1.preEnergy               25320240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_1.prePowerDownEnergy   11687323680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_1.readEnergy              39619860                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_1.refreshEnergy       4990262160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_1.selfRefreshEnergy    35272598760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_1.totalEnergy          67407294180                       # Total energy per rank (pJ)
system.mem_ctrls14_1.totalIdleTime       197747058551                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_1.writeEnergy             19011240                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgGap                 11111143.65                       # Average gap between requests
system.mem_ctrls15.avgMemAccLat             386351.67                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgPriority_.ruby.dir_cntrl15::samples     18221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls15.avgQLat                  367601.67                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgRdBW                       3.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                    3.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgRdQLen                     1.03                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrBW                       2.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    2.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.avgWrQLen                    24.51                       # Average write queue length when enqueuing
system.mem_ctrls15.busUtil                       0.04                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls15.bw_read::.ruby.dir_cntrl15      3477945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total             3477945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::.ruby.dir_cntrl15      5759952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total            5759952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_write::.ruby.dir_cntrl15      2282007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            2282007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bytesPerActivate::samples        13019                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean    89.547892                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean    75.639369                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    82.111319                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::0-127        11321     86.96%     86.96% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-255          867      6.66%     93.62% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-383          450      3.46%     97.07% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::384-511          269      2.07%     99.14% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::512-639           80      0.61%     99.75% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::640-767           21      0.16%     99.92% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::768-895            5      0.04%     99.95% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::896-1023            5      0.04%     99.99% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::1024-1151            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        13019                       # Bytes accessed per row activation
system.mem_ctrls15.bytesReadDRAM               703552                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadSys                705024                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesReadWrQ                  1472                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                462208                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesWrittenSys             462592                       # Total written bytes from the system interface side
system.mem_ctrls15.bytes_read::.ruby.dir_cntrl15       705024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total           705024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_written::.ruby.dir_cntrl15       462592                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        462592                       # Number of bytes written to this memory
system.mem_ctrls15.masterReadAccesses::.ruby.dir_cntrl15        11016                       # Per-master read serviced memory accesses
system.mem_ctrls15.masterReadAvgLat::.ruby.dir_cntrl15    385545.01                       # Per-master read average memory access latency
system.mem_ctrls15.masterReadBytes::.ruby.dir_cntrl15       703552                       # Per-master bytes read from memory
system.mem_ctrls15.masterReadRate::.ruby.dir_cntrl15 3470683.442602097057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls15.masterReadTotalLat::.ruby.dir_cntrl15   4247163870                       # Per-master read total memory access latency
system.mem_ctrls15.masterWriteAccesses::.ruby.dir_cntrl15         7228                       # Per-master write serviced memory accesses
system.mem_ctrls15.masterWriteAvgLat::.ruby.dir_cntrl15 654833508.56                       # Per-master write average memory access latency
system.mem_ctrls15.masterWriteBytes::.ruby.dir_cntrl15       462208                       # Per-master bytes write to memory
system.mem_ctrls15.masterWriteRate::.ruby.dir_cntrl15 2280112.419036872685                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls15.masterWriteTotalLat::.ruby.dir_cntrl15 4733136599903                       # Per-master write total memory access latency
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numReadWriteTurnArounds          402                       # Number of turnarounds from READ to WRITE
system.mem_ctrls15.numStayReadState             45084                       # Number of times bus staying in READ state
system.mem_ctrls15.numStayWriteState             7113                       # Number of times bus staying in WRITE state
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.numWriteReadTurnArounds          402                       # Number of turnarounds from WRITE to READ
system.mem_ctrls15.num_reads::.ruby.dir_cntrl15        11016                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             11016                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::.ruby.dir_cntrl15         7228                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             7228                       # Number of write requests responded to by this memory
system.mem_ctrls15.pageHitRate                  28.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.perBankRdBursts::0             828                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1             819                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2             707                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3             512                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4             513                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5             520                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6             798                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7             797                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8             800                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9             797                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10            721                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11            515                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12            519                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13            524                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14            816                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15            807                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             402                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             376                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             510                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             487                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             389                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             429                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             371                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             405                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            539                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            512                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12            512                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13            503                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14            378                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15            385                       # Per bank write bursts
system.mem_ctrls15.priorityMaxLatency    0.006466633432                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls15.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls15.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.mem_ctrls15.rdPerTurnAround::samples          402                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    27.261194                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean    25.033177                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev    12.868758                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-15           21      5.22%      5.22% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-23          188     46.77%     51.99% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-31           47     11.69%     63.68% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-39           92     22.89%     86.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-47           39      9.70%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-55           11      2.74%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-63            2      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-71            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::168-175            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          402                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdQLenPdf::0                 10579                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                   371                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                    32                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                     4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                     5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                     2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.readBursts                   11016                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::6               11016                       # Read request sizes (log2)
system.mem_ctrls15.readReqs                     11016                       # Number of read requests accepted
system.mem_ctrls15.readRowHitRate                2.01                       # Row buffer hit rate for reads
system.mem_ctrls15.readRowHits                    221                       # Number of row buffer hits during reads
system.mem_ctrls15.servicedByWrQ                   23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.totBusLat                 54965000                       # Total ticks spent in databus transfers
system.mem_ctrls15.totGap                202711704714                       # Total gap between requests
system.mem_ctrls15.totMemAccLat            4247163870                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totQLat                 4041045120                       # Total ticks spent queuing
system.mem_ctrls15.wrPerTurnAround::samples          402                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    17.965174                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    17.961565                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     0.351386                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16             10      2.49%      2.49% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              1      0.25%      2.74% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18            385     95.77%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              5      1.24%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::20              1      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          402                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  391                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  392                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  400                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  404                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  403                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  403                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  403                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  404                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  403                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  403                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  403                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  404                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  402                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  403                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  402                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  402                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  402                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  402                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.writeBursts                   7228                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::6               7228                       # Write request sizes (log2)
system.mem_ctrls15.writeReqs                     7228                       # Number of write requests accepted
system.mem_ctrls15.writeRowHitRate              68.84                       # Row buffer hit rate for writes
system.mem_ctrls15.writeRowHits                  4976                       # Number of row buffer hits during writes
system.mem_ctrls15_0.actBackEnergy         1663998150                       # Energy for active background per rank (pJ)
system.mem_ctrls15_0.actEnergy               46188660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_0.actPowerDownEnergy   13352725380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_0.averagePower          333.873668                       # Core power per rank (mW)
system.mem_ctrls15_0.memoryStateTime::IDLE   1073782500                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::REF   2139280000                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::SREF 137603620026                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::PRE_PDN  30920177815                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT   1699254233                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT_PDN  29281200652                       # Time in different power states
system.mem_ctrls15_0.preBackEnergy          484825440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_0.preEnergy               24546060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_0.prePowerDownEnergy   11873347680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_0.readEnergy              39241440                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_0.refreshEnergy       5057257920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_0.selfRefreshEnergy    35119136280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_0.totalEnergy          67680470010                       # Total energy per rank (pJ)
system.mem_ctrls15_0.totalIdleTime       197800871719                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_0.writeEnergy             18880740                       # Energy for write commands per rank (pJ)
system.mem_ctrls15_1.actBackEnergy         1710917700                       # Energy for active background per rank (pJ)
system.mem_ctrls15_1.actEnergy               46781280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_1.actPowerDownEnergy   13156420230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_1.averagePower          332.678538                       # Core power per rank (mW)
system.mem_ctrls15_1.memoryStateTime::IDLE   1058333750                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::REF   2113540000                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::SREF 138396095975                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::PRE_PDN  30472495335                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT   1826612734                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT_PDN  28845855582                       # Time in different power states
system.mem_ctrls15_1.preBackEnergy          477808800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_1.preEnergy               24861045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_1.prePowerDownEnergy   11701455840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_1.readEnergy              39284280                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_1.refreshEnergy       4996408560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_1.selfRefreshEnergy    35264421600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_1.totalEnergy          67438201815                       # Total energy per rank (pJ)
system.mem_ctrls15_1.totalIdleTime       197710861031                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_1.writeEnergy             18818100                       # Energy for write commands per rank (pJ)
system.ruby.Directory_Controller.Dirty_Writeback |        7259      6.32%      6.32% |        7240      6.30%     12.61% |        7239      6.30%     18.91% |        7273      6.33%     25.24% |        7167      6.24%     31.48% |        7174      6.24%     37.72% |        7098      6.18%     43.89% |        7126      6.20%     50.09% |        7141      6.21%     56.31% |        7114      6.19%     62.49% |        7121      6.20%     68.69% |        7100      6.18%     74.87% |        7245      6.30%     81.17% |        7216      6.28%     87.45% |        7199      6.26%     93.71% |        7228      6.29%    100.00%
system.ruby.Directory_Controller.Dirty_Writeback::total       114940                      
system.ruby.Directory_Controller.Exclusive_Unblock |          30      5.75%      5.75% |          37      7.09%     12.84% |          31      5.94%     18.77% |          33      6.32%     25.10% |          29      5.56%     30.65% |          41      7.85%     38.51% |          27      5.17%     43.68% |          28      5.36%     49.04% |          33      6.32%     55.36% |          35      6.70%     62.07% |          35      6.70%     68.77% |          29      5.56%     74.33% |          30      5.75%     80.08% |          40      7.66%     87.74% |          32      6.13%     93.87% |          32      6.13%    100.00%
system.ruby.Directory_Controller.Exclusive_Unblock::total          522                      
system.ruby.Directory_Controller.GETS    |       10885      6.26%      6.26% |       10930      6.29%     12.55% |       10929      6.28%     18.83% |       10850      6.24%     25.07% |       10765      6.19%     31.26% |       10809      6.22%     37.48% |       10806      6.21%     43.69% |       10814      6.22%     49.91% |       10758      6.19%     56.10% |       10779      6.20%     62.29% |       10846      6.24%     68.53% |       10753      6.18%     74.71% |       10987      6.32%     81.03% |       11022      6.34%     87.37% |       10976      6.31%     93.68% |       10984      6.32%    100.00%
system.ruby.Directory_Controller.GETS::total       173893                      
system.ruby.Directory_Controller.GETX    |          30      5.75%      5.75% |          37      7.09%     12.84% |          31      5.94%     18.77% |          33      6.32%     25.10% |          29      5.56%     30.65% |          41      7.85%     38.51% |          27      5.17%     43.68% |          28      5.36%     49.04% |          33      6.32%     55.36% |          35      6.70%     62.07% |          35      6.70%     68.77% |          29      5.56%     74.33% |          30      5.75%     80.08% |          40      7.66%     87.74% |          32      6.13%     93.87% |          32      6.13%    100.00%
system.ruby.Directory_Controller.GETX::total          522                      
system.ruby.Directory_Controller.I.GETS  |       10722      6.26%      6.26% |       10763      6.28%     12.54% |       10762      6.28%     18.82% |       10693      6.24%     25.06% |       10598      6.19%     31.25% |       10649      6.22%     37.47% |       10643      6.21%     43.68% |       10651      6.22%     49.90% |       10595      6.18%     56.08% |       10626      6.20%     62.28% |       10675      6.23%     68.52% |       10597      6.19%     74.70% |       10829      6.32%     81.02% |       10868      6.34%     87.37% |       10818      6.31%     93.68% |       10826      6.32%    100.00%
system.ruby.Directory_Controller.I.GETS::total       171315                      
system.ruby.Directory_Controller.I.GETX  |          27      5.67%      5.67% |          35      7.35%     13.03% |          28      5.88%     18.91% |          29      6.09%     25.00% |          28      5.88%     30.88% |          36      7.56%     38.45% |          26      5.46%     43.91% |          26      5.46%     49.37% |          31      6.51%     55.88% |          34      7.14%     63.03% |          28      5.88%     68.91% |          26      5.46%     74.37% |          28      5.88%     80.25% |          36      7.56%     87.82% |          29      6.09%     93.91% |          29      6.09%    100.00%
system.ruby.Directory_Controller.I.GETX::total          476                      
system.ruby.Directory_Controller.I.Memory_Ack |        7259      6.32%      6.32% |        7240      6.30%     12.61% |        7239      6.30%     18.91% |        7273      6.33%     25.24% |        7167      6.24%     31.48% |        7174      6.24%     37.72% |        7098      6.18%     43.89% |        7126      6.20%     50.09% |        7141      6.21%     56.31% |        7114      6.19%     62.49% |        7121      6.20%     68.69% |        7100      6.18%     74.87% |        7245      6.30%     81.17% |        7216      6.28%     87.45% |        7199      6.26%     93.71% |        7228      6.29%    100.00%
system.ruby.Directory_Controller.I.Memory_Ack::total       114940                      
system.ruby.Directory_Controller.IS.Memory_Data |       10722      6.26%      6.26% |       10763      6.28%     12.54% |       10762      6.28%     18.82% |       10693      6.24%     25.06% |       10598      6.19%     31.25% |       10649      6.22%     37.47% |       10643      6.21%     43.68% |       10651      6.22%     49.90% |       10595      6.18%     56.08% |       10627      6.20%     62.28% |       10675      6.23%     68.52% |       10597      6.19%     74.70% |       10829      6.32%     81.02% |       10867      6.34%     87.37% |       10818      6.31%     93.68% |       10826      6.32%    100.00%
system.ruby.Directory_Controller.IS.Memory_Data::total       171315                      
system.ruby.Directory_Controller.IS.Unblock |       10722      6.26%      6.26% |       10763      6.28%     12.54% |       10762      6.28%     18.82% |       10693      6.24%     25.06% |       10599      6.19%     31.25% |       10649      6.22%     37.47% |       10643      6.21%     43.68% |       10651      6.22%     49.90% |       10595      6.18%     56.08% |       10627      6.20%     62.28% |       10675      6.23%     68.52% |       10597      6.19%     74.70% |       10829      6.32%     81.02% |       10867      6.34%     87.37% |       10818      6.31%     93.68% |       10826      6.32%    100.00%
system.ruby.Directory_Controller.IS.Unblock::total       171316                      
system.ruby.Directory_Controller.Last_Unblock |         163      6.33%      6.33% |         167      6.48%     12.81% |         167      6.48%     19.29% |         157      6.09%     25.39% |         166      6.44%     31.83% |         160      6.21%     38.04% |         163      6.33%     44.37% |         163      6.33%     50.70% |         163      6.33%     57.03% |         152      5.90%     62.93% |         171      6.64%     69.57% |         156      6.06%     75.62% |         158      6.13%     81.75% |         154      5.98%     87.73% |         158      6.13%     93.87% |         158      6.13%    100.00%
system.ruby.Directory_Controller.Last_Unblock::total         2576                      
system.ruby.Directory_Controller.M.PUTX  |        7259      6.32%      6.32% |        7240      6.30%     12.61% |        7239      6.30%     18.91% |        7273      6.33%     25.24% |        7167      6.24%     31.48% |        7174      6.24%     37.72% |        7098      6.18%     43.89% |        7126      6.20%     50.09% |        7141      6.21%     56.31% |        7114      6.19%     62.49% |        7121      6.20%     68.69% |        7100      6.18%     74.87% |        7245      6.30%     81.17% |        7216      6.28%     87.45% |        7199      6.26%     93.71% |        7228      6.29%    100.00%
system.ruby.Directory_Controller.M.PUTX::total       114940                      
system.ruby.Directory_Controller.MI.Dirty_Writeback |        7259      6.32%      6.32% |        7240      6.30%     12.61% |        7239      6.30%     18.91% |        7273      6.33%     25.24% |        7167      6.24%     31.48% |        7174      6.24%     37.72% |        7098      6.18%     43.89% |        7126      6.20%     50.09% |        7141      6.21%     56.31% |        7114      6.19%     62.49% |        7121      6.20%     68.69% |        7100      6.18%     74.87% |        7245      6.30%     81.17% |        7216      6.28%     87.45% |        7199      6.26%     93.71% |        7228      6.29%    100.00%
system.ruby.Directory_Controller.MI.Dirty_Writeback::total       114940                      
system.ruby.Directory_Controller.MM.Exclusive_Unblock |          30      5.75%      5.75% |          37      7.09%     12.84% |          31      5.94%     18.77% |          33      6.32%     25.10% |          29      5.56%     30.65% |          41      7.85%     38.51% |          27      5.17%     43.68% |          28      5.36%     49.04% |          33      6.32%     55.36% |          35      6.70%     62.07% |          35      6.70%     68.77% |          29      5.56%     74.33% |          30      5.75%     80.08% |          40      7.66%     87.74% |          32      6.13%     93.87% |          32      6.13%    100.00%
system.ruby.Directory_Controller.MM.Exclusive_Unblock::total          522                      
system.ruby.Directory_Controller.MM.Memory_Data |          30      5.75%      5.75% |          37      7.09%     12.84% |          31      5.94%     18.77% |          33      6.32%     25.10% |          29      5.56%     30.65% |          41      7.85%     38.51% |          27      5.17%     43.68% |          28      5.36%     49.04% |          33      6.32%     55.36% |          35      6.70%     62.07% |          35      6.70%     68.77% |          29      5.56%     74.33% |          30      5.75%     80.08% |          40      7.66%     87.74% |          32      6.13%     93.87% |          32      6.13%    100.00%
system.ruby.Directory_Controller.MM.Memory_Data::total          522                      
system.ruby.Directory_Controller.Memory_Ack |        7259      6.32%      6.32% |        7240      6.30%     12.61% |        7239      6.30%     18.91% |        7273      6.33%     25.24% |        7167      6.24%     31.48% |        7174      6.24%     37.72% |        7098      6.18%     43.89% |        7126      6.20%     50.09% |        7141      6.21%     56.31% |        7114      6.19%     62.49% |        7121      6.20%     68.69% |        7100      6.18%     74.87% |        7245      6.30%     81.17% |        7216      6.28%     87.45% |        7199      6.26%     93.71% |        7228      6.29%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total       114940                      
system.ruby.Directory_Controller.Memory_Data |       10915      6.26%      6.26% |       10967      6.29%     12.55% |       10960      6.28%     18.83% |       10883      6.24%     25.07% |       10793      6.19%     31.26% |       10850      6.22%     37.48% |       10833      6.21%     43.69% |       10842      6.22%     49.91% |       10791      6.19%     56.09% |       10814      6.20%     62.29% |       10881      6.24%     68.53% |       10782      6.18%     74.71% |       11017      6.32%     81.03% |       11061      6.34%     87.37% |       11008      6.31%     93.68% |       11016      6.32%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       174413                      
system.ruby.Directory_Controller.PUTX    |        7259      6.32%      6.32% |        7240      6.30%     12.61% |        7239      6.30%     18.91% |        7273      6.33%     25.24% |        7167      6.24%     31.48% |        7174      6.24%     37.72% |        7098      6.18%     43.89% |        7126      6.20%     50.09% |        7141      6.21%     56.31% |        7114      6.19%     62.49% |        7121      6.20%     68.69% |        7100      6.18%     74.87% |        7245      6.30%     81.17% |        7216      6.28%     87.45% |        7199      6.26%     93.71% |        7228      6.29%    100.00%
system.ruby.Directory_Controller.PUTX::total       114940                      
system.ruby.Directory_Controller.S.GETS  |         163      6.32%      6.32% |         167      6.48%     12.80% |         167      6.48%     19.28% |         157      6.09%     25.37% |         167      6.48%     31.85% |         160      6.21%     38.05% |         163      6.32%     44.38% |         163      6.32%     50.70% |         163      6.32%     57.02% |         153      5.93%     62.96% |         171      6.63%     69.59% |         156      6.05%     75.64% |         158      6.13%     81.77% |         154      5.97%     87.74% |         158      6.13%     93.87% |         158      6.13%    100.00%
system.ruby.Directory_Controller.S.GETS::total         2578                      
system.ruby.Directory_Controller.S.GETX  |           3      6.52%      6.52% |           2      4.35%     10.87% |           3      6.52%     17.39% |           4      8.70%     26.09% |           1      2.17%     28.26% |           5     10.87%     39.13% |           1      2.17%     41.30% |           2      4.35%     45.65% |           2      4.35%     50.00% |           1      2.17%     52.17% |           7     15.22%     67.39% |           3      6.52%     73.91% |           2      4.35%     78.26% |           4      8.70%     86.96% |           3      6.52%     93.48% |           3      6.52%    100.00%
system.ruby.Directory_Controller.S.GETX::total           46                      
system.ruby.Directory_Controller.SS.Last_Unblock |         163      6.33%      6.33% |         167      6.48%     12.81% |         167      6.48%     19.29% |         157      6.09%     25.39% |         166      6.44%     31.83% |         160      6.21%     38.04% |         163      6.33%     44.37% |         163      6.33%     50.70% |         163      6.33%     57.03% |         152      5.90%     62.93% |         171      6.64%     69.57% |         156      6.06%     75.62% |         158      6.13%     81.75% |         154      5.98%     87.73% |         158      6.13%     93.87% |         158      6.13%    100.00%
system.ruby.Directory_Controller.SS.Last_Unblock::total         2576                      
system.ruby.Directory_Controller.SS.Memory_Data |         163      6.33%      6.33% |         167      6.48%     12.81% |         167      6.48%     19.29% |         157      6.09%     25.39% |         166      6.44%     31.83% |         160      6.21%     38.04% |         163      6.33%     44.37% |         163      6.33%     50.70% |         163      6.33%     57.03% |         152      5.90%     62.93% |         171      6.64%     69.57% |         156      6.06%     75.62% |         158      6.13%     81.75% |         154      5.98%     87.73% |         158      6.13%     93.87% |         158      6.13%    100.00%
system.ruby.Directory_Controller.SS.Memory_Data::total         2576                      
system.ruby.Directory_Controller.Unblock |       10722      6.26%      6.26% |       10763      6.28%     12.54% |       10762      6.28%     18.82% |       10693      6.24%     25.06% |       10599      6.19%     31.25% |       10649      6.22%     37.47% |       10643      6.21%     43.68% |       10651      6.22%     49.90% |       10595      6.18%     56.08% |       10627      6.20%     62.28% |       10675      6.23%     68.52% |       10597      6.19%     74.70% |       10829      6.32%     81.02% |       10867      6.34%     87.37% |       10818      6.31%     93.68% |       10826      6.32%    100.00%
system.ruby.Directory_Controller.Unblock::total       171316                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   6047201228                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.000000                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.000000                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     0.000026                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |  6047201224    100.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   6047201228                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples   6047203602                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.000121                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.000002                      
system.ruby.IFETCH.latency_hist_seqr::stdev     0.398475                      
system.ruby.IFETCH.latency_hist_seqr     |  6047203250    100.00%    100.00% |          27      0.00%    100.00% |          19      0.00%    100.00% |          15      0.00%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |          69      0.00%    100.00% |         199      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   6047203602                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         2374                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   308.123420                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   106.418725                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   557.015882                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2022     85.17%     85.17% |          27      1.14%     86.31% |          19      0.80%     87.11% |          15      0.63%     87.74% |           7      0.29%     88.04% |          16      0.67%     88.71% |          69      2.91%     91.62% |         199      8.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         2374                      
system.ruby.L1Cache_Controller.Ack       |       69256      6.19%      6.19% |       70015      6.26%     12.45% |       69820      6.24%     18.68% |       70025      6.26%     24.94% |       69624      6.22%     31.16% |       70074      6.26%     37.43% |       70001      6.26%     43.68% |       70222      6.28%     49.96% |       70322      6.28%     56.24% |       70088      6.26%     62.50% |       69686      6.23%     68.73% |       70492      6.30%     75.03% |       69827      6.24%     81.27% |       69944      6.25%     87.52% |       69701      6.23%     93.75% |       69953      6.25%    100.00%
system.ruby.L1Cache_Controller.Ack::total      1119050                      
system.ruby.L1Cache_Controller.All_acks  |       69964      6.22%      6.22% |       70352      6.26%     12.48% |       70164      6.24%     18.72% |       70355      6.26%     24.97% |       69954      6.22%     31.19% |       70388      6.26%     37.45% |       70307      6.25%     43.70% |       70552      6.27%     49.98% |       70631      6.28%     56.26% |       70403      6.26%     62.52% |       69964      6.22%     68.74% |       70803      6.30%     75.04% |       70157      6.24%     81.27% |       70277      6.25%     87.52% |       70044      6.23%     93.75% |       70260      6.25%    100.00%
system.ruby.L1Cache_Controller.All_acks::total      1124575                      
system.ruby.L1Cache_Controller.Data      |      135174      9.11%      9.11% |      114910      7.74%     16.85% |      130149      8.77%     25.61% |      115588      7.79%     33.40% |      130488      8.79%     42.19% |      115334      7.77%     49.96% |      130082      8.76%     58.72% |      115868      7.81%     66.53% |       83292      5.61%     72.14% |       66809      4.50%     76.64% |       74952      5.05%     81.69% |       67185      4.53%     86.21% |       63560      4.28%     90.49% |       44431      2.99%     93.49% |       62073      4.18%     97.67% |       34631      2.33%    100.00%
system.ruby.L1Cache_Controller.Data::total      1484526                      
system.ruby.L1Cache_Controller.Exclusive_Data |       81166      4.80%      4.80% |       74456      4.41%      9.21% |       74930      4.43%     13.65% |       74553      4.41%     18.06% |       74753      4.42%     22.48% |       74621      4.42%     26.90% |       75134      4.45%     31.34% |       74727      4.42%     35.77% |      122828      7.27%     43.04% |      124308      7.36%     50.39% |      129538      7.67%     58.06% |      124113      7.35%     65.41% |      141194      8.36%     73.76% |      145630      8.62%     82.38% |      143144      8.47%     90.85% |      154533      9.15%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total      1689628                      
system.ruby.L1Cache_Controller.Fwd_GETS  |         517     23.11%     23.11% |         519     23.20%     46.31% |          48      2.15%     48.46% |          19      0.85%     49.31% |          68      3.04%     52.35% |         148      6.62%     58.96% |          32      1.43%     60.39% |          27      1.21%     61.60% |          61      2.73%     64.33% |         128      5.72%     70.05% |          40      1.79%     71.84% |          30      1.34%     73.18% |          10      0.45%     73.63% |          51      2.28%     75.91% |          18      0.80%     76.71% |         521     23.29%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         2237                      
system.ruby.L1Cache_Controller.Fwd_GETX  |       92029      6.21%      6.21% |       93507      6.31%     12.53% |       99032      6.69%     19.21% |      101408      6.85%     26.06% |       90954      6.14%     32.20% |       92486      6.24%     38.45% |       92939      6.28%     44.72% |      100038      6.75%     51.48% |       85854      5.80%     57.28% |       91529      6.18%     63.46% |       91730      6.19%     69.65% |       94219      6.36%     76.01% |       84893      5.73%     81.74% |       85508      5.77%     87.52% |       91573      6.18%     93.70% |       93277      6.30%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total      1480976                      
system.ruby.L1Cache_Controller.I.Ifetch  |         486     36.57%     36.57% |          53      3.99%     40.56% |          57      4.29%     44.85% |          57      4.29%     49.13% |          57      4.29%     53.42% |          57      4.29%     57.71% |          57      4.29%     62.00% |          56      4.21%     66.22% |          56      4.21%     70.43% |          56      4.21%     74.64% |          56      4.21%     78.86% |          57      4.29%     83.15% |          56      4.21%     87.36% |          56      4.21%     91.57% |          56      4.21%     95.79% |          56      4.21%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total         1329                      
system.ruby.L1Cache_Controller.I.L1_Replacement |         548      8.07%      8.07% |         389      5.73%     13.79% |         432      6.36%     20.15% |         405      5.96%     26.11% |         396      5.83%     31.94% |         433      6.37%     38.31% |         393      5.78%     44.10% |         413      6.08%     50.18% |         445      6.55%     56.73% |         420      6.18%     62.91% |         425      6.26%     69.16% |         436      6.42%     75.58% |         427      6.28%     81.87% |         384      5.65%     87.52% |         424      6.24%     93.76% |         424      6.24%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total         6794                      
system.ruby.L1Cache_Controller.I.Load    |      145892      7.12%      7.12% |      118961      5.81%     12.93% |      134858      6.58%     19.51% |      119729      5.85%     25.36% |      135230      6.60%     31.96% |      119510      5.83%     37.80% |      134852      6.58%     44.38% |      119987      5.86%     50.24% |      135433      6.61%     56.85% |      120658      5.89%     62.74% |      134470      6.57%     69.31% |      120438      5.88%     75.19% |      134541      6.57%     81.76% |      119728      5.85%     87.60% |      135117      6.60%     94.20% |      118848      5.80%    100.00%
system.ruby.L1Cache_Controller.I.Load::total      2048252                      
system.ruby.L1Cache_Controller.I.Store   |       69916      6.22%      6.22% |       70348      6.26%     12.47% |       70164      6.24%     18.71% |       70355      6.26%     24.97% |       69954      6.22%     31.19% |       70388      6.26%     37.45% |       70307      6.25%     43.70% |       70552      6.27%     49.98% |       70631      6.28%     56.26% |       70403      6.26%     62.52% |       69964      6.22%     68.74% |       70803      6.30%     75.03% |       70157      6.24%     81.27% |       70277      6.25%     87.52% |       70044      6.23%     93.75% |       70259      6.25%    100.00%
system.ruby.L1Cache_Controller.I.Store::total      1124522                      
system.ruby.L1Cache_Controller.II.Store  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     80.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.II.Store::total            5                      
system.ruby.L1Cache_Controller.II.Writeback_Ack_Data |          14      6.36%      6.36% |          11      5.00%     11.36% |           7      3.18%     14.55% |           5      2.27%     16.82% |          18      8.18%     25.00% |          15      6.82%     31.82% |          12      5.45%     37.27% |          22     10.00%     47.27% |          21      9.55%     56.82% |          20      9.09%     65.91% |           7      3.18%     69.09% |           7      3.18%     72.27% |          15      6.82%     79.09% |          17      7.73%     86.82% |          17      7.73%     94.55% |          12      5.45%    100.00%
system.ruby.L1Cache_Controller.II.Writeback_Ack_Data::total          220                      
system.ruby.L1Cache_Controller.IM.Ack    |       69181      6.18%      6.18% |       70011      6.26%     12.44% |       69820      6.24%     18.68% |       70025      6.26%     24.94% |       69624      6.22%     31.16% |       70074      6.26%     37.42% |       70001      6.26%     43.68% |       70222      6.28%     49.95% |       70322      6.28%     56.24% |       70088      6.26%     62.50% |       69686      6.23%     68.73% |       70492      6.30%     75.03% |       69827      6.24%     81.27% |       69944      6.25%     87.52% |       69701      6.23%     93.75% |       69938      6.25%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total      1118956                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |       69916      6.22%      6.22% |       70348      6.26%     12.47% |       70164      6.24%     18.71% |       70355      6.26%     24.97% |       69954      6.22%     31.19% |       70388      6.26%     37.45% |       70307      6.25%     43.70% |       70552      6.27%     49.98% |       70631      6.28%     56.26% |       70403      6.26%     62.52% |       69964      6.22%     68.74% |       70803      6.30%     75.03% |       70157      6.24%     81.27% |       70277      6.25%     87.52% |       70044      6.23%     93.75% |       70259      6.25%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total      1124522                      
system.ruby.L1Cache_Controller.IM.L1_Replacement |           1      1.75%      1.75% |           0      0.00%      1.75% |           0      0.00%      1.75% |           0      0.00%      1.75% |           3      5.26%      7.02% |           2      3.51%     10.53% |           0      0.00%     10.53% |           3      5.26%     15.79% |           1      1.75%     17.54% |          13     22.81%     40.35% |           5      8.77%     49.12% |           9     15.79%     64.91% |           8     14.04%     78.95% |           3      5.26%     84.21% |           0      0.00%     84.21% |           9     15.79%    100.00%
system.ruby.L1Cache_Controller.IM.L1_Replacement::total           57                      
system.ruby.L1Cache_Controller.IS.Data   |      135174      9.11%      9.11% |      114910      7.74%     16.85% |      130149      8.77%     25.61% |      115588      7.79%     33.40% |      130488      8.79%     42.19% |      115334      7.77%     49.96% |      130082      8.76%     58.72% |      115868      7.81%     66.53% |       83292      5.61%     72.14% |       66809      4.50%     76.64% |       74952      5.05%     81.69% |       67185      4.53%     86.21% |       63560      4.28%     90.49% |       44431      2.99%     93.49% |       62073      4.18%     97.67% |       34631      2.33%    100.00%
system.ruby.L1Cache_Controller.IS.Data::total      1484526                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |       11202      1.98%      1.98% |        4104      0.73%      2.71% |        4766      0.84%      3.55% |        4198      0.74%      4.30% |        4799      0.85%      5.14% |        4233      0.75%      5.89% |        4827      0.85%      6.75% |        4175      0.74%      7.49% |       52197      9.24%     16.72% |       53905      9.54%     26.26% |       59574     10.54%     36.81% |       53310      9.43%     46.24% |       71037     12.57%     58.81% |       75353     13.34%     72.15% |       73100     12.94%     85.09% |       84273     14.91%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total       565053                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |         718     10.51%     10.51% |          97      1.42%     11.93% |         415      6.07%     18.00% |         130      1.90%     19.90% |         549      8.03%     27.93% |         105      1.54%     29.47% |         478      6.99%     36.46% |         179      2.62%     39.08% |         791     11.57%     50.66% |         208      3.04%     53.70% |         667      9.76%     63.46% |         302      4.42%     67.88% |         924     13.52%     81.40% |         264      3.86%     85.26% |         698     10.21%     95.48% |         309      4.52%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total         6834                      
system.ruby.L1Cache_Controller.Ifetch    |   190075130      6.29%      6.29% |   188528513      6.24%     12.52% |   188966310      6.25%     18.77% |   188756006      6.24%     25.01% |   189576916      6.27%     31.28% |   189039514      6.25%     37.54% |   189044259      6.25%     43.79% |   188753195      6.24%     50.03% |   188998548      6.25%     56.28% |   189376547      6.26%     62.55% |   188751385      6.24%     68.79% |   189043493      6.25%     75.04% |   188530154      6.24%     81.28% |   188298459      6.23%     87.50% |   189145153      6.26%     93.76% |   188718862      6.24%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total   3023602444                      
system.ruby.L1Cache_Controller.Inv       |           1      1.14%      1.14% |           5      5.68%      6.82% |           6      6.82%     13.64% |           6      6.82%     20.45% |           6      6.82%     27.27% |           6      6.82%     34.09% |           6      6.82%     40.91% |           6      6.82%     47.73% |           5      5.68%     53.41% |           6      6.82%     60.23% |           6      6.82%     67.05% |           6      6.82%     73.86% |           6      6.82%     80.68% |           6      6.82%     87.50% |           6      6.82%     94.32% |           5      5.68%    100.00%
system.ruby.L1Cache_Controller.Inv::total           88                      
system.ruby.L1Cache_Controller.L1_Replacement |      148193      7.19%      7.19% |      119246      5.78%     12.97% |      135564      6.57%     19.54% |      120068      5.82%     25.36% |      136018      6.60%     31.96% |      119858      5.81%     37.77% |      135615      6.58%     44.35% |      120446      5.84%     50.19% |      136765      6.63%     56.82% |      121267      5.88%     62.70% |      135683      6.58%     69.28% |      121127      5.87%     75.16% |      136010      6.60%     81.75% |      120365      5.84%     87.59% |      136370      6.61%     94.20% |      119602      5.80%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total      2062197                      
system.ruby.L1Cache_Controller.Load      |   123932311      6.27%      6.27% |   123291119      6.24%     12.52% |   123455693      6.25%     18.76% |   123342190      6.24%     25.01% |   123705101      6.26%     31.27% |   123459329      6.25%     37.52% |   123474552      6.25%     43.77% |   123397094      6.25%     50.02% |   123469981      6.25%     56.27% |   123569650      6.26%     62.52% |   123335428      6.24%     68.77% |   123424507      6.25%     75.02% |   123228517      6.24%     81.25% |   123187915      6.24%     87.49% |   123465206      6.25%     93.74% |   123665130      6.26%    100.00%
system.ruby.L1Cache_Controller.Load::total   1975403723                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          30     18.18%     18.18% |          15      9.09%     27.27% |           4      2.42%     29.70% |           5      3.03%     32.73% |          10      6.06%     38.79% |          10      6.06%     44.85% |           7      4.24%     49.09% |           9      5.45%     54.55% |           9      5.45%     60.00% |          10      6.06%     66.06% |          12      7.27%     73.33% |           9      5.45%     78.79% |           3      1.82%     80.61% |           9      5.45%     86.06% |           9      5.45%     91.52% |          14      8.48%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total          165                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            1                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        7649      1.38%      1.38% |        3839      0.69%      2.07% |        4111      0.74%      2.81% |        3960      0.71%      3.53% |        4159      0.75%      4.28% |        3990      0.72%      5.00% |        4132      0.75%      5.74% |        3911      0.71%      6.45% |       51493      9.29%     15.74% |       53660      9.68%     25.42% |       58901     10.63%     36.05% |       53062      9.57%     45.62% |       70317     12.69%     58.31% |       74984     13.53%     71.83% |       72312     13.05%     84.88% |       83803     15.12%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       554283                      
system.ruby.L1Cache_Controller.M.Load    |      583795      0.38%      0.38% |     1403599      0.92%      1.31% |     1454799      0.96%      2.26% |     1432474      0.94%      3.20% |     1488047      0.98%      4.18% |     1451301      0.95%      5.13% |     1455988      0.96%      6.09% |     1445621      0.95%      7.04% |    11714979      7.70%     14.73% |    12604952      8.28%     23.01% |    12595089      8.27%     31.29% |    12587586      8.27%     39.55% |    21587404     14.18%     53.73% |    23197078     15.24%     68.97% |    23555866     15.47%     84.45% |    23680745     15.55%    100.00%
system.ruby.L1Cache_Controller.M.Load::total    152239323                      
system.ruby.L1Cache_Controller.M.Store   |        2209     59.56%     59.56% |          64      1.73%     61.28% |         136      3.67%     64.95% |          58      1.56%     66.51% |         106      2.86%     69.37% |          72      1.94%     71.31% |         147      3.96%     75.28% |          77      2.08%     77.35% |         134      3.61%     80.97% |          66      1.78%     82.74% |         155      4.18%     86.92% |          68      1.83%     88.76% |         133      3.59%     92.34% |          67      1.81%     94.15% |         143      3.86%     98.00% |          74      2.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         3709                      
system.ruby.L1Cache_Controller.MI.Fwd_GETX |          14      6.36%      6.36% |          11      5.00%     11.36% |           7      3.18%     14.55% |           5      2.27%     16.82% |          18      8.18%     25.00% |          15      6.82%     31.82% |          12      5.45%     37.27% |          22     10.00%     47.27% |          21      9.55%     56.82% |          20      9.09%     65.91% |           7      3.18%     69.09% |           7      3.18%     72.27% |          15      6.82%     79.09% |          17      7.73%     86.82% |          17      7.73%     94.55% |          12      5.45%    100.00%
system.ruby.L1Cache_Controller.MI.Fwd_GETX::total          220                      
system.ruby.L1Cache_Controller.MI.Load   |         971      5.27%      5.27% |          93      0.50%      5.77% |          88      0.48%      6.25% |          37      0.20%      6.45% |         318      1.72%      8.17% |         105      0.57%      8.74% |         176      0.95%      9.70% |          57      0.31%     10.01% |        1750      9.49%     19.50% |        1400      7.59%     27.09% |        1513      8.20%     35.29% |        1705      9.25%     44.54% |        2530     13.72%     58.26% |        2448     13.28%     71.53% |        2095     11.36%     82.90% |        3154     17.10%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total        18440                      
system.ruby.L1Cache_Controller.MI.Store  |           7     10.61%     10.61% |           3      4.55%     15.15% |           0      0.00%     15.15% |           1      1.52%     16.67% |          18     27.27%     43.94% |           1      1.52%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           6      9.09%     54.55% |           2      3.03%     57.58% |           5      7.58%     65.15% |           0      0.00%     65.15% |           8     12.12%     77.27% |           4      6.06%     83.33% |           5      7.58%     90.91% |           6      9.09%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total           66                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data |       12172      2.13%      2.13% |        4386      0.77%      2.90% |        5114      0.90%      3.80% |        4497      0.79%      4.59% |        5113      0.90%      5.49% |        4521      0.79%      6.28% |        5194      0.91%      7.19% |        4509      0.79%      7.98% |       52530      9.21%     17.19% |       54214      9.51%     26.70% |       59879     10.50%     37.20% |       53626      9.40%     46.61% |       71261     12.50%     59.10% |       75534     13.25%     72.35% |       73315     12.86%     85.21% |       84353     14.79%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data::total       570218                      
system.ruby.L1Cache_Controller.MM.Fwd_GETS |          91     90.10%     90.10% |           9      8.91%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           1      0.99%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total          101                      
system.ruby.L1Cache_Controller.MM.Fwd_GETX |       69289      6.19%      6.19% |       70030      6.26%     12.45% |       69801      6.24%     18.69% |       70042      6.26%     24.95% |       69608      6.22%     31.18% |       70071      6.26%     37.44% |       69917      6.25%     43.69% |       70182      6.27%     49.96% |       70264      6.28%     56.24% |       70057      6.26%     62.50% |       69633      6.22%     68.73% |       70467      6.30%     75.03% |       69814      6.24%     81.27% |       69952      6.25%     87.52% |       69680      6.23%     93.75% |       69928      6.25%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total      1118735                      
system.ruby.L1Cache_Controller.MM.L1_Replacement |        4537     28.08%     28.08% |         558      3.45%     31.54% |        1010      6.25%     37.79% |         542      3.35%     41.15% |         972      6.02%     47.16% |         546      3.38%     50.54% |        1074      6.65%     57.19% |         620      3.84%     61.03% |        1058      6.55%     67.58% |         574      3.55%     71.13% |         985      6.10%     77.23% |         571      3.53%     80.76% |         959      5.94%     86.70% |         567      3.51%     90.21% |        1020      6.31%     96.52% |         562      3.48%    100.00%
system.ruby.L1Cache_Controller.MM.L1_Replacement::total        16155                      
system.ruby.L1Cache_Controller.MM.Load   |    40587004      6.43%      6.43% |    39317283      6.23%     12.66% |    39368700      6.24%     18.90% |    39356786      6.24%     25.14% |    39496322      6.26%     31.40% |    39408998      6.25%     37.64% |    39400139      6.24%     43.89% |    39350071      6.24%     50.12% |    39354392      6.24%     56.36% |    39459330      6.25%     62.61% |    39318285      6.23%     68.84% |    39384450      6.24%     75.09% |    39268849      6.22%     81.31% |    39245535      6.22%     87.53% |    39389780      6.24%     93.77% |    39307314      6.23%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total    631013238                      
system.ruby.L1Cache_Controller.MM.Store  |     6533874      6.38%      6.38% |     6349822      6.20%     12.59% |     6381268      6.24%     18.82% |     6374937      6.23%     25.05% |     6478798      6.33%     31.38% |     6405569      6.26%     37.64% |     6388367      6.24%     43.88% |     6375999      6.23%     50.11% |     6379492      6.23%     56.35% |     6450537      6.30%     62.65% |     6368346      6.22%     68.87% |     6413675      6.27%     75.14% |     6317976      6.17%     81.31% |     6332643      6.19%     87.50% |     6400949      6.25%     93.75% |     6392559      6.25%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total    102344811                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS |           5     71.43%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           2     28.57%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS::total            7                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX |       22722      6.28%      6.28% |       23464      6.48%     12.76% |       29224      8.07%     20.83% |       31361      8.66%     29.49% |       21328      5.89%     35.39% |       22400      6.19%     41.57% |       23010      6.36%     47.93% |       29834      8.24%     56.17% |       15568      4.30%     60.47% |       21452      5.93%     66.40% |       22090      6.10%     72.50% |       23745      6.56%     79.06% |       15064      4.16%     83.22% |       15539      4.29%     87.51% |       21876      6.04%     93.55% |       23337      6.45%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX::total       362014                      
system.ruby.L1Cache_Controller.MM_W.L1_Replacement |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.L1_Replacement::total            4                      
system.ruby.L1Cache_Controller.MM_W.Load |        2667     11.48%     11.48% |         783      3.37%     14.86% |        2101      9.05%     23.90% |         727      3.13%     27.03% |        2170      9.34%     36.38% |         674      2.90%     39.28% |        2205      9.49%     48.77% |         729      3.14%     51.91% |        2213      9.53%     61.44% |         683      2.94%     64.38% |        2060      8.87%     73.25% |         715      3.08%     76.33% |        1979      8.52%     84.85% |         743      3.20%     88.05% |        2120      9.13%     97.18% |         655      2.82%    100.00%
system.ruby.L1Cache_Controller.MM_W.Load::total        23224                      
system.ruby.L1Cache_Controller.MM_W.Store |       69505      6.24%      6.24% |       69487      6.24%     12.49% |       69819      6.27%     18.76% |       69373      6.23%     24.99% |       69587      6.25%     31.24% |       69368      6.23%     37.47% |       69964      6.29%     43.76% |       69459      6.24%     50.00% |       70276      6.31%     56.31% |       69374      6.23%     62.54% |       69492      6.24%     68.79% |       69799      6.27%     75.06% |       69612      6.25%     81.31% |       69276      6.22%     87.54% |       69590      6.25%     93.79% |       69160      6.21%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total      1113141                      
system.ruby.L1Cache_Controller.MM_W.Use_Timeout |       71277      6.30%      6.30% |       70535      6.24%     12.54% |       70677      6.25%     18.79% |       70528      6.24%     25.03% |       70476      6.23%     31.26% |       70547      6.24%     37.50% |       70846      6.26%     43.76% |       70727      6.25%     50.02% |       71190      6.30%     56.31% |       70567      6.24%     62.55% |       70465      6.23%     68.78% |       70972      6.28%     75.06% |       70642      6.25%     81.30% |       70454      6.23%     87.53% |       70559      6.24%     93.77% |       70420      6.23%    100.00%
system.ruby.L1Cache_Controller.MM_W.Use_Timeout::total      1130882                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETS |          12     32.43%     32.43% |           3      8.11%     40.54% |           0      0.00%     40.54% |           0      0.00%     40.54% |           8     21.62%     62.16% |           0      0.00%     62.16% |           0      0.00%     62.16% |           0      0.00%     62.16% |           4     10.81%     72.97% |           2      5.41%     78.38% |           0      0.00%     78.38% |           0      0.00%     78.38% |           0      0.00%     78.38% |           0      0.00%     78.38% |           0      0.00%     78.38% |           8     21.62%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETS::total           37                      
system.ruby.L1Cache_Controller.M_W.L1_Replacement |          19      1.07%      1.07% |           3      0.17%      1.24% |           7      0.40%      1.64% |           3      0.17%      1.81% |           6      0.34%      2.15% |           3      0.17%      2.32% |          14      0.79%      3.11% |           6      0.34%      3.44% |         239     13.50%     16.94% |         134      7.57%     24.51% |         296     16.71%     41.22% |         118      6.66%     47.88% |         279     15.75%     63.64% |         172      9.71%     73.35% |         279     15.75%     89.10% |         193     10.90%    100.00%
system.ruby.L1Cache_Controller.M_W.L1_Replacement::total         1771                      
system.ruby.L1Cache_Controller.M_W.Load  |        5887      1.08%      1.08% |         514      0.09%      1.17% |        1066      0.19%      1.36% |         536      0.10%      1.46% |         987      0.18%      1.64% |         614      0.11%      1.75% |        1021      0.19%      1.94% |         629      0.11%      2.06% |       49741      9.08%     11.14% |       60246     11.00%     22.14% |       59174     10.81%     32.95% |       59767     10.91%     43.86% |       66000     12.05%     55.91% |       80454     14.69%     70.61% |       67319     12.29%     82.90% |       93640     17.10%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total       547595                      
system.ruby.L1Cache_Controller.M_W.Store |        1313     20.82%     20.82% |         183      2.90%     23.72% |         513      8.13%     31.85% |         173      2.74%     34.60% |         522      8.28%     42.87% |         159      2.52%     45.39% |         539      8.55%     53.94% |         175      2.77%     56.71% |         559      8.86%     65.58% |         164      2.60%     68.18% |         501      7.94%     76.12% |         169      2.68%     78.80% |         485      7.69%     86.49% |         177      2.81%     89.30% |         515      8.17%     97.46% |         160      2.54%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total         6307                      
system.ruby.L1Cache_Controller.M_W.Use_Timeout |        9889      1.77%      1.77% |        3921      0.70%      2.47% |        4253      0.76%      3.23% |        4025      0.72%      3.95% |        4277      0.77%      4.72% |        4074      0.73%      5.45% |        4288      0.77%      6.22% |        4000      0.72%      6.93% |       51638      9.24%     16.17% |       53741      9.62%     25.79% |       59073     10.57%     36.36% |       53141      9.51%     45.87% |       70552     12.63%     58.50% |       75176     13.45%     71.96% |       72585     12.99%     84.95% |       84113     15.05%    100.00%
system.ruby.L1Cache_Controller.M_W.Use_Timeout::total       558746                      
system.ruby.L1Cache_Controller.O.Fwd_GETS |          42      3.79%      3.79% |         103      9.30%     13.09% |           8      0.72%     13.81% |          12      1.08%     14.89% |          29      2.62%     17.51% |         136     12.27%     29.78% |          25      2.26%     32.04% |          16      1.44%     33.48% |          41      3.70%     37.18% |         110      9.93%     47.11% |          25      2.26%     49.37% |          21      1.90%     51.26% |           1      0.09%     51.35% |          40      3.61%     54.96% |           9      0.81%     55.78% |         490     44.22%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETS::total         1108                      
system.ruby.L1Cache_Controller.O.Fwd_GETX |           4     66.67%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETX::total            6                      
system.ruby.L1Cache_Controller.O.L1_Replacement |          26     16.56%     16.56% |          13      8.28%     24.84% |           4      2.55%     27.39% |           5      3.18%     30.57% |           9      5.73%     36.31% |          10      6.37%     42.68% |           7      4.46%     47.13% |           9      5.73%     52.87% |           8      5.10%     57.96% |          10      6.37%     64.33% |          12      7.64%     71.97% |           9      5.73%     77.71% |           3      1.91%     79.62% |           9      5.73%     85.35% |           9      5.73%     91.08% |          14      8.92%    100.00%
system.ruby.L1Cache_Controller.O.L1_Replacement::total          157                      
system.ruby.L1Cache_Controller.O.Load    |           8      0.00%      0.00% |       40264     18.15%     18.15% |           1      0.00%     18.15% |           2      0.00%     18.15% |           3      0.00%     18.15% |       71520     32.24%     50.39% |           5      0.00%     50.39% |           3      0.00%     50.39% |        1903      0.86%     51.25% |        6771      3.05%     54.30% |           6      0.00%     54.31% |           3      0.00%     54.31% |           0      0.00%     54.31% |          10      0.00%     54.31% |           5      0.00%     54.32% |      101356     45.68%    100.00%
system.ruby.L1Cache_Controller.O.Load::total       221860                      
system.ruby.L1Cache_Controller.OI.Load   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OI.Load::total            2                      
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data |          26     16.56%     16.56% |          13      8.28%     24.84% |           4      2.55%     27.39% |           5      3.18%     30.57% |           9      5.73%     36.31% |          10      6.37%     42.68% |           7      4.46%     47.13% |           9      5.73%     52.87% |           8      5.10%     57.96% |          10      6.37%     64.33% |          12      7.64%     71.97% |           9      5.73%     77.71% |           3      1.91%     79.62% |           9      5.73%     85.35% |           9      5.73%     91.08% |          14      8.92%    100.00%
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data::total          157                      
system.ruby.L1Cache_Controller.OM.Ack    |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Ack::total           16                      
system.ruby.L1Cache_Controller.OM.All_acks |       69964      6.22%      6.22% |       70352      6.26%     12.48% |       70164      6.24%     18.72% |       70355      6.26%     24.97% |       69954      6.22%     31.19% |       70388      6.26%     37.45% |       70307      6.25%     43.70% |       70552      6.27%     49.98% |       70631      6.28%     56.26% |       70403      6.26%     62.52% |       69964      6.22%     68.74% |       70803      6.30%     75.04% |       70157      6.24%     81.27% |       70277      6.25%     87.52% |       70044      6.23%     93.75% |       70260      6.25%    100.00%
system.ruby.L1Cache_Controller.OM.All_acks::total      1124575                      
system.ruby.L1Cache_Controller.S.Fwd_GETS |         337     41.15%     41.15% |         389     47.50%     88.64% |          36      4.40%     93.04% |           2      0.24%     93.28% |          21      2.56%     95.85% |           2      0.24%     96.09% |           0      0.00%     96.09% |           2      0.24%     96.34% |           7      0.85%     97.19% |           6      0.73%     97.92% |           3      0.37%     98.29% |           0      0.00%     98.29% |           6      0.73%     99.02% |           2      0.24%     99.27% |           0      0.00%     99.27% |           6      0.73%    100.00%
system.ruby.L1Cache_Controller.S.Fwd_GETS::total          819                      
system.ruby.L1Cache_Controller.S.Ifetch  |   190074644      6.29%      6.29% |   188528460      6.24%     12.52% |   188966253      6.25%     18.77% |   188755949      6.24%     25.01% |   189576859      6.27%     31.28% |   189039457      6.25%     37.54% |   189044202      6.25%     43.79% |   188753139      6.24%     50.03% |   188998492      6.25%     56.28% |   189376491      6.26%     62.55% |   188751329      6.24%     68.79% |   189043436      6.25%     75.04% |   188530098      6.24%     81.28% |   188298403      6.23%     87.50% |   189145097      6.26%     93.76% |   188718806      6.24%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total   3023601115                      
system.ruby.L1Cache_Controller.S.Inv     |           1      1.14%      1.14% |           5      5.68%      6.82% |           6      6.82%     13.64% |           6      6.82%     20.45% |           6      6.82%     27.27% |           6      6.82%     34.09% |           6      6.82%     40.91% |           6      6.82%     47.73% |           5      5.68%     53.41% |           6      6.82%     60.23% |           6      6.82%     67.05% |           6      6.82%     73.86% |           6      6.82%     80.68% |           6      6.82%     87.50% |           6      6.82%     94.32% |           5      5.68%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           88                      
system.ruby.L1Cache_Controller.S.L1_Replacement |      134694      9.12%      9.12% |      114347      7.75%     16.87% |      129584      8.78%     25.65% |      115023      7.79%     33.44% |      129924      8.80%     42.24% |      114769      7.77%     50.02% |      129517      8.77%     58.79% |      115305      7.81%     66.60% |       82729      5.60%     72.21% |       66248      4.49%     76.70% |       74392      5.04%     81.74% |       66620      4.51%     86.25% |       63093      4.27%     90.52% |       43981      2.98%     93.50% |       61628      4.17%     97.68% |       34288      2.32%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total      1476142                      
system.ruby.L1Cache_Controller.S.Load    |    82602802      6.95%      6.95% |    82407615      6.93%     13.88% |    82492183      6.94%     20.81% |    82429556      6.93%     27.74% |    82578704      6.94%     34.69% |    82404218      6.93%     41.62% |    82477618      6.94%     48.55% |    82476818      6.94%     55.49% |    72206731      6.07%     61.56% |    71313842      6.00%     67.55% |    71222668      5.99%     73.54% |    71267359      5.99%     79.54% |    62164194      5.23%     84.76% |    60540056      5.09%     89.85% |    60310289      5.07%     94.92% |    60357495      5.08%    100.00%
system.ruby.L1Cache_Controller.S.Load::total   1189252148                      
system.ruby.L1Cache_Controller.S.Store   |          48     90.57%     90.57% |           4      7.55%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           1      1.89%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           53                      
system.ruby.L1Cache_Controller.SI.Load   |        3285      8.29%      8.29% |        2007      5.06%     13.35% |        1897      4.79%     18.14% |        2343      5.91%     24.05% |        3320      8.38%     32.42% |        2387      6.02%     38.44% |        2548      6.43%     44.87% |        3179      8.02%     52.89% |        2839      7.16%     60.05% |        1768      4.46%     64.51% |        2163      5.46%     69.97% |        2484      6.27%     76.23% |        3020      7.62%     83.85% |        1863      4.70%     88.55% |        2615      6.60%     95.15% |        1923      4.85%    100.00%
system.ruby.L1Cache_Controller.SI.Load::total        39641                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack |      117659      9.01%      9.01% |       97548      7.47%     16.47% |      112973      8.65%     25.12% |       98474      7.54%     32.66% |      113374      8.68%     41.34% |       98150      7.51%     48.85% |      113004      8.65%     57.50% |       98739      7.56%     65.06% |       73876      5.66%     70.71% |       58009      4.44%     75.15% |       66257      5.07%     80.23% |       58446      4.47%     84.70% |       61314      4.69%     89.39% |       43356      3.32%     92.71% |       61199      4.68%     97.40% |       34002      2.60%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack::total      1306380                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data |       17035     10.03%     10.03% |       16799      9.90%     19.93% |       16611      9.78%     29.72% |       16549      9.75%     39.46% |       16550      9.75%     49.21% |       16619      9.79%     59.00% |       16513      9.73%     68.73% |       16566      9.76%     78.49% |        8853      5.21%     83.70% |        8239      4.85%     88.56% |        8135      4.79%     93.35% |        8174      4.81%     98.16% |        1779      1.05%     99.21% |         625      0.37%     99.58% |         429      0.25%     99.83% |         286      0.17%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data::total       169762                      
system.ruby.L1Cache_Controller.SM.Ack    |          59     75.64%     75.64% |           4      5.13%     80.77% |           0      0.00%     80.77% |           0      0.00%     80.77% |           0      0.00%     80.77% |           0      0.00%     80.77% |           0      0.00%     80.77% |           0      0.00%     80.77% |           0      0.00%     80.77% |           0      0.00%     80.77% |           0      0.00%     80.77% |           0      0.00%     80.77% |           0      0.00%     80.77% |           0      0.00%     80.77% |           0      0.00%     80.77% |          15     19.23%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           78                      
system.ruby.L1Cache_Controller.SM.Exclusive_Data |          48     90.57%     90.57% |           4      7.55%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           1      1.89%    100.00%
system.ruby.L1Cache_Controller.SM.Exclusive_Data::total           53                      
system.ruby.L1Cache_Controller.Store     |     6676872      6.38%      6.38% |     6489911      6.20%     12.59% |     6521900      6.24%     18.82% |     6514897      6.23%     25.05% |     6618985      6.33%     31.38% |     6545557      6.26%     37.64% |     6529324      6.24%     43.88% |     6516262      6.23%     50.11% |     6521102      6.23%     56.35% |     6590546      6.30%     62.65% |     6508464      6.22%     68.87% |     6554514      6.27%     75.14% |     6458371      6.17%     81.31% |     6472444      6.19%     87.50% |     6541246      6.25%     93.75% |     6532219      6.25%    100.00%
system.ruby.L1Cache_Controller.Store::total    104592614                      
system.ruby.L1Cache_Controller.Use_Timeout |       81166      4.80%      4.80% |       74456      4.41%      9.21% |       74930      4.43%     13.65% |       74553      4.41%     18.06% |       74753      4.42%     22.48% |       74621      4.42%     26.90% |       75134      4.45%     31.34% |       74727      4.42%     35.77% |      122828      7.27%     43.04% |      124308      7.36%     50.39% |      129538      7.67%     58.06% |      124113      7.35%     65.41% |      141194      8.36%     73.76% |      145630      8.62%     82.38% |      143144      8.47%     90.85% |      154533      9.15%    100.00%
system.ruby.L1Cache_Controller.Use_Timeout::total      1689628                      
system.ruby.L1Cache_Controller.Writeback_Ack |      117659      9.01%      9.01% |       97548      7.47%     16.47% |      112973      8.65%     25.12% |       98474      7.54%     32.66% |      113374      8.68%     41.34% |       98150      7.51%     48.85% |      113004      8.65%     57.50% |       98739      7.56%     65.06% |       73876      5.66%     70.71% |       58009      4.44%     75.15% |       66257      5.07%     80.23% |       58446      4.47%     84.70% |       61314      4.69%     89.39% |       43356      3.32%     92.71% |       61199      4.68%     97.40% |       34002      2.60%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total      1306380                      
system.ruby.L1Cache_Controller.Writeback_Ack_Data |       29247      3.95%      3.95% |       21209      2.86%      6.82% |       21736      2.94%      9.75% |       21056      2.84%     12.60% |       21690      2.93%     15.52% |       21165      2.86%     18.38% |       21726      2.93%     21.32% |       21106      2.85%     24.17% |       61412      8.29%     32.46% |       62483      8.44%     40.90% |       68033      9.19%     50.09% |       61816      8.35%     58.44% |       73058      9.87%     68.31% |       76185     10.29%     78.60% |       73770      9.96%     88.56% |       84665     11.44%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack_Data::total       740357                      
system.ruby.L2Cache_Controller.All_Acks  |          29      5.56%      5.56% |          30      5.75%     11.30% |          33      6.32%     17.62% |          31      5.94%     23.56% |          49      9.39%     32.95% |          45      8.62%     41.57% |          44      8.43%     50.00% |          43      8.24%     58.24% |          43      8.24%     66.48% |          33      6.32%     72.80% |          29      5.56%     78.35% |          35      6.70%     85.06% |          32      6.13%     91.19% |          14      2.68%     93.87% |          16      3.07%     96.93% |          16      3.07%    100.00%
system.ruby.L2Cache_Controller.All_Acks::total          522                      
system.ruby.L2Cache_Controller.Data      |       11052      6.34%      6.34% |       11049      6.33%     12.67% |       11081      6.35%     19.02% |       11219      6.43%     25.46% |       10902      6.25%     31.71% |       10809      6.20%     37.91% |       10776      6.18%     44.08% |       10835      6.21%     50.30% |       10927      6.27%     56.56% |       10873      6.23%     62.80% |       10765      6.17%     68.97% |       10750      6.16%     75.13% |       10877      6.24%     81.37% |       10726      6.15%     87.52% |       10751      6.16%     93.68% |       11021      6.32%    100.00%
system.ruby.L2Cache_Controller.Data::total       174413                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       89334      5.29%      5.29% |       85779      5.08%     10.36% |      144529      8.55%     18.92% |     1193492     70.64%     89.55% |        7858      0.47%     90.02% |        6159      0.36%     90.38% |        6129      0.36%     90.75% |        6421      0.38%     91.13% |        7393      0.44%     91.56% |       14895      0.88%     92.45% |        6147      0.36%     92.81% |        6157      0.36%     93.17% |       38371      2.27%     95.44% |        6138      0.36%     95.81% |        6121      0.36%     96.17% |       64705      3.83%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total      1689628                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS |          31      8.93%      8.93% |           5      1.44%     10.37% |          29      8.36%     18.73% |           0      0.00%     18.73% |          78     22.48%     41.21% |           0      0.00%     41.21% |          12      3.46%     44.67% |           0      0.00%     44.67% |         156     44.96%     89.63% |           0      0.00%     89.63% |           0      0.00%     89.63% |           0      0.00%     89.63% |           0      0.00%     89.63% |           0      0.00%     89.63% |           0      0.00%     89.63% |          36     10.37%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS::total          347                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS |           1      4.35%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |          22     95.65%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS::total           23                      
system.ruby.L2Cache_Controller.IFLOSX.Unblock |          44      4.15%      4.15% |         107     10.08%     14.23% |          92      8.67%     22.90% |          21      1.98%     24.88% |          27      2.54%     27.43% |           0      0.00%     27.43% |          38      3.58%     31.01% |          14      1.32%     32.33% |         337     31.76%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |         381     35.91%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.Unblock::total         1061                      
system.ruby.L2Cache_Controller.IFLOX.Exclusive_Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L2Cache_Controller.IFLOX.Exclusive_Unblock::total            3                      
system.ruby.L2Cache_Controller.IFLOX.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          27     57.45%     57.45% |           1      2.13%     59.57% |           0      0.00%     59.57% |           0      0.00%     59.57% |           0      0.00%     59.57% |          19     40.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.Unblock::total           47                      
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock |           8      0.00%      0.00% |           7      0.00%      0.00% |          29      0.00%      0.00% |     1118776     99.97%     99.98% |          21      0.00%     99.98% |          48      0.00%     99.98% |           6      0.00%     99.99% |          19      0.00%     99.99% |          36      0.00%     99.99% |          48      0.00%     99.99% |          17      0.00%    100.00% |          17      0.00%    100.00% |          17      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           6      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock::total      1119057                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS |           2      2.20%      2.20% |           0      0.00%      2.20% |           5      5.49%      7.69% |           0      0.00%      7.69% |          27     29.67%     37.36% |           0      0.00%     37.36% |           2      2.20%     39.56% |           0      0.00%     39.56% |          54     59.34%     98.90% |           0      0.00%     98.90% |           0      0.00%     98.90% |           0      0.00%     98.90% |           0      0.00%     98.90% |           0      0.00%     98.90% |           0      0.00%     98.90% |           1      1.10%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS::total           91                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       96474     99.85%     99.85% |           0      0.00%     99.85% |          91      0.09%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |          51      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX::total        96616                      
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         226    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTX::total          226                      
system.ruby.L2Cache_Controller.IFLOXX.Unblock |           1      0.61%      0.61% |           2      1.21%      1.82% |           7      4.24%      6.06% |           2      1.21%      7.27% |           4      2.42%      9.70% |           1      0.61%     10.30% |           4      2.42%     12.73% |           3      1.82%     14.55% |         133     80.61%     95.15% |           3      1.82%     96.97% |           1      0.61%     97.58% |           0      0.00%     97.58% |           2      1.21%     98.79% |           0      0.00%     98.79% |           0      0.00%     98.79% |           2      1.21%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Unblock::total          165                      
system.ruby.L2Cache_Controller.IFLS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          91      8.25%      8.25% |          91      8.25%     16.50% |          12      1.09%     17.59% |          12      1.09%     18.68% |         183     16.59%     35.27% |         111     10.06%     45.33% |         124     11.24%     56.57% |         115     10.43%     67.00% |         105      9.52%     76.52% |         103      9.34%     85.86% |          42      3.81%     89.66% |         111     10.06%     99.73% |           3      0.27%    100.00%
system.ruby.L2Cache_Controller.IFLS.L1_GETS::total         1103                      
system.ruby.L2Cache_Controller.IFLS.Unblock |          48      5.86%      5.86% |          15      1.83%      7.69% |          29      3.54%     11.23% |          42      5.13%     16.36% |          71      8.67%     25.03% |          87     10.62%     35.65% |          87     10.62%     46.28% |          98     11.97%     58.24% |          58      7.08%     65.32% |          62      7.57%     72.89% |          44      5.37%     78.27% |          29      3.54%     81.81% |          30      3.66%     85.47% |          30      3.66%     89.13% |          45      5.49%     94.63% |          44      5.37%    100.00%
system.ruby.L2Cache_Controller.IFLS.Unblock::total          819                      
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     66.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock::total            6                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |          15     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETS::total           30                      
system.ruby.L2Cache_Controller.IGM.Data  |          27      5.65%      5.65% |          28      5.86%     11.51% |          29      6.07%     17.57% |          28      5.86%     23.43% |          44      9.21%     32.64% |          44      9.21%     41.84% |          42      8.79%     50.63% |          42      8.79%     59.41% |          42      8.79%     68.20% |          30      6.28%     74.48% |          27      5.65%     80.13% |          29      6.07%     86.19% |          28      5.86%     92.05% |          12      2.51%     94.56% |          13      2.72%     97.28% |          13      2.72%    100.00%
system.ruby.L2Cache_Controller.IGM.Data::total          478                      
system.ruby.L2Cache_Controller.IGM.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGM.L1_GETX::total           14                      
system.ruby.L2Cache_Controller.IGMLS.Data |           2      4.55%      4.55% |           2      4.55%      9.09% |           4      9.09%     18.18% |           3      6.82%     25.00% |           5     11.36%     36.36% |           1      2.27%     38.64% |           2      4.55%     43.18% |           1      2.27%     45.45% |           1      2.27%     47.73% |           3      6.82%     54.55% |           2      4.55%     59.09% |           6     13.64%     72.73% |           4      9.09%     81.82% |           2      4.55%     86.36% |           3      6.82%     93.18% |           3      6.82%    100.00%
system.ruby.L2Cache_Controller.IGMLS.Data::total           44                      
system.ruby.L2Cache_Controller.IGMO.All_Acks |          29      5.56%      5.56% |          30      5.75%     11.30% |          33      6.32%     17.62% |          31      5.94%     23.56% |          49      9.39%     32.95% |          45      8.62%     41.57% |          44      8.43%     50.00% |          43      8.24%     58.24% |          43      8.24%     66.48% |          33      6.32%     72.80% |          29      5.56%     78.35% |          35      6.70%     85.06% |          32      6.13%     91.19% |          14      2.68%     93.87% |          16      3.07%     96.93% |          16      3.07%    100.00%
system.ruby.L2Cache_Controller.IGMO.All_Acks::total          522                      
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock |          29      5.56%      5.56% |          30      5.75%     11.30% |          33      6.32%     17.62% |          31      5.94%     23.56% |          49      9.39%     32.95% |          45      8.62%     41.57% |          44      8.43%     50.00% |          43      8.24%     58.24% |          43      8.24%     66.48% |          33      6.32%     72.80% |          29      5.56%     78.35% |          35      6.70%     85.06% |          32      6.13%     91.19% |          14      2.68%     93.87% |          16      3.07%     96.93% |          16      3.07%    100.00%
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock::total          522                      
system.ruby.L2Cache_Controller.IGS.Data  |       11023      6.34%      6.34% |       11019      6.34%     12.68% |       11048      6.35%     19.03% |       11188      6.43%     25.46% |       10853      6.24%     31.70% |       10764      6.19%     37.89% |       10732      6.17%     44.07% |       10792      6.21%     50.27% |       10884      6.26%     56.53% |       10840      6.23%     62.77% |       10736      6.17%     68.94% |       10715      6.16%     75.10% |       10845      6.24%     81.34% |       10712      6.16%     87.50% |       10735      6.17%     93.67% |       11005      6.33%    100.00%
system.ruby.L2Cache_Controller.IGS.Data::total       173891                      
system.ruby.L2Cache_Controller.IGS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     10.07%     10.07% |           0      0.00%     10.07% |           0      0.00%     10.07% |          28     20.14%     30.22% |          15     10.79%     41.01% |          17     12.23%     53.24% |          15     10.79%     64.03% |          15     10.79%     74.82% |          13      9.35%     84.17% |           7      5.04%     89.21% |          15     10.79%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGS.L1_GETS::total          139                      
system.ruby.L2Cache_Controller.IGS.Unblock |       11023      6.34%      6.34% |       11019      6.34%     12.68% |       11048      6.35%     19.03% |       11188      6.43%     25.46% |       10853      6.24%     31.70% |       10764      6.19%     37.89% |       10732      6.17%     44.07% |       10792      6.21%     50.27% |       10884      6.26%     56.53% |       10840      6.23%     62.77% |       10736      6.17%     68.94% |       10715      6.16%     75.10% |       10845      6.24%     81.34% |       10712      6.16%     87.50% |       10735      6.17%     93.67% |       11005      6.33%    100.00%
system.ruby.L2Cache_Controller.IGS.Unblock::total       173891                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETS |          44      4.15%      4.15% |         107     10.08%     14.23% |          92      8.67%     22.90% |          21      1.98%     24.88% |          27      2.54%     27.43% |           0      0.00%     27.43% |          38      3.58%     31.01% |          14      1.32%     32.33% |         337     31.76%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |           0      0.00%     64.09% |         381     35.91%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETS::total         1061                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     66.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETX::total            6                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO |           1      0.72%      0.72% |           1      0.72%      1.45% |           3      2.17%      3.62% |           2      1.45%      5.07% |           1      0.72%      5.80% |           0      0.00%      5.80% |           2      1.45%      7.25% |           3      2.17%      9.42% |         119     86.23%     95.65% |           2      1.45%     97.10% |           1      0.72%     97.83% |           0      0.00%     97.83% |           2      1.45%     99.28% |           0      0.00%     99.28% |           0      0.00%     99.28% |           1      0.72%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO::total          138                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS |          30      3.87%      3.87% |          93     12.00%     15.87% |          71      9.16%     25.03% |          10      1.29%     26.32% |           2      0.26%     26.58% |           0      0.00%     26.58% |          16      2.06%     28.65% |           6      0.77%     29.42% |         180     23.23%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |         367     47.35%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS::total          775                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only |           0      0.00%      0.00% |           1      1.52%      1.52% |           0      0.00%      1.52% |          27     40.91%     42.42% |           3      4.55%     46.97% |           1      1.52%     48.48% |           1      1.52%     50.00% |           0      0.00%     50.00% |          31     46.97%     96.97% |           1      1.52%     98.48% |           0      0.00%     98.48% |           0      0.00%     98.48% |           0      0.00%     98.48% |           0      0.00%     98.48% |           0      0.00%     98.48% |           1      1.52%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only::total           66                      
system.ruby.L2Cache_Controller.ILOSXW.L1_GETS |           0      0.00%      0.00% |           1      7.14%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |          13     92.86%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_GETS::total           14                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTO |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTO::total            1                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS |           0      0.00%      0.00% |           1      7.14%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |          13     92.86%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS::total           14                      
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA |           1      0.72%      0.72% |           1      0.72%      1.45% |           3      2.17%      3.62% |           2      1.45%      5.07% |           1      0.72%      5.80% |           0      0.00%      5.80% |           2      1.45%      7.25% |           3      2.17%      9.42% |         119     86.23%     95.65% |           2      1.45%     97.10% |           1      0.72%     97.83% |           0      0.00%     97.83% |           2      1.45%     99.28% |           0      0.00%     99.28% |           0      0.00%     99.28% |           1      0.72%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA::total          138                      
system.ruby.L2Cache_Controller.ILOSXW.Unblock |          30      3.87%      3.87% |          93     12.00%     15.87% |          71      9.16%     25.03% |          10      1.29%     26.32% |           2      0.26%     26.58% |           0      0.00%     26.58% |          16      2.06%     28.65% |           6      0.77%     29.42% |         180     23.23%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |           0      0.00%     52.65% |         367     47.35%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.Unblock::total          775                      
system.ruby.L2Cache_Controller.ILOX.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          27     57.45%     57.45% |           1      2.13%     59.57% |           0      0.00%     59.57% |           0      0.00%     59.57% |           0      0.00%     59.57% |          19     40.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_GETS::total           47                      
system.ruby.L2Cache_Controller.ILOX.L1_PUTO |           0      0.00%      0.00% |           1      5.26%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           2     10.53%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           0      0.00%     26.32% |          12     63.16%     89.47% |           1      5.26%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           1      5.26%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_PUTO::total           19                      
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA |           0      0.00%      0.00% |           1      5.26%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           2     10.53%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           0      0.00%     26.32% |          12     63.16%     89.47% |           1      5.26%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           1      5.26%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA::total           19                      
system.ruby.L2Cache_Controller.ILOXW.Unblock |           0      0.00%      0.00% |           1      1.52%      1.52% |           0      0.00%      1.52% |          27     40.91%     42.42% |           3      4.55%     46.97% |           1      1.52%     48.48% |           1      1.52%     50.00% |           0      0.00%     50.00% |          31     46.97%     96.97% |           1      1.52%     98.48% |           0      0.00%     98.48% |           0      0.00%     98.48% |           0      0.00%     98.48% |           0      0.00%     98.48% |           0      0.00%     98.48% |           1      1.52%    100.00%
system.ruby.L2Cache_Controller.ILOXW.Unblock::total           66                      
system.ruby.L2Cache_Controller.ILS.L1_GETS |          48      5.86%      5.86% |          15      1.83%      7.69% |          29      3.54%     11.23% |          42      5.13%     16.36% |          71      8.67%     25.03% |          87     10.62%     35.65% |          87     10.62%     46.28% |          98     11.97%     58.24% |          58      7.08%     65.32% |          62      7.57%     72.89% |          44      5.37%     78.27% |          29      3.54%     81.81% |          30      3.66%     85.47% |          30      3.66%     89.13% |          45      5.49%     94.63% |          44      5.37%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETS::total          819                      
system.ruby.L2Cache_Controller.ILS.L1_GETX |           2      4.55%      4.55% |           2      4.55%      9.09% |           4      9.09%     18.18% |           3      6.82%     25.00% |           5     11.36%     36.36% |           1      2.27%     38.64% |           2      4.55%     43.18% |           1      2.27%     45.45% |           1      2.27%     47.73% |           3      6.82%     54.55% |           2      4.55%     59.09% |           6     13.64%     72.73% |           4      9.09%     81.82% |           2      4.55%     86.36% |           3      6.82%     93.18% |           3      6.82%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETX::total           44                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS |           1      4.76%      4.76% |           0      0.00%      4.76% |           0      0.00%      4.76% |           0      0.00%      4.76% |           0      0.00%      4.76% |           1      4.76%      9.52% |           0      0.00%      9.52% |           3     14.29%     23.81% |           1      4.76%     28.57% |           3     14.29%     42.86% |           2      9.52%     52.38% |           1      4.76%     57.14% |           2      9.52%     66.67% |           2      9.52%     76.19% |           2      9.52%     85.71% |           3     14.29%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS::total           21                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only |       10971      6.46%      6.46% |       10944      6.45%     12.91% |       11014      6.49%     19.40% |       11388      6.71%     26.11% |       10476      6.17%     32.28% |       10359      6.10%     38.38% |       10318      6.08%     44.46% |       10409      6.13%     50.59% |       10646      6.27%     56.87% |       10528      6.20%     63.07% |       10319      6.08%     69.15% |       10303      6.07%     75.22% |       10512      6.19%     81.41% |       10294      6.06%     87.48% |       10323      6.08%     93.56% |       10937      6.44%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only::total       169741                      
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA |           1      4.76%      4.76% |           0      0.00%      4.76% |           0      0.00%      4.76% |           0      0.00%      4.76% |           0      0.00%      4.76% |           1      4.76%      9.52% |           0      0.00%      9.52% |           3     14.29%     23.81% |           1      4.76%     28.57% |           3     14.29%     42.86% |           2      9.52%     52.38% |           1      4.76%     57.14% |           2      9.52%     66.67% |           2      9.52%     76.19% |           2      9.52%     85.71% |           3     14.29%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA::total           21                      
system.ruby.L2Cache_Controller.ILX.L1_GETS |           2      0.75%      0.75% |           4      1.50%      2.26% |          14      5.26%      7.52% |           5      1.88%      9.40% |           9      3.38%     12.78% |          19      7.14%     19.92% |          10      3.76%     23.68% |          22      8.27%     31.95% |         139     52.26%     84.21% |          12      4.51%     88.72% |           3      1.13%     89.85% |           2      0.75%     90.60% |          19      7.14%     97.74% |           1      0.38%     98.12% |           1      0.38%     98.50% |           4      1.50%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETS::total          266                      
system.ruby.L2Cache_Controller.ILX.L1_GETX |           7      0.00%      0.00% |           5      0.00%      0.00% |          22      0.00%      0.00% |     1118773     99.98%     99.99% |          16      0.00%     99.99% |          30      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          30      0.00%     99.99% |          39      0.00%    100.00% |          15      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETX::total      1118956                      
system.ruby.L2Cache_Controller.ILX.L1_PUTX |       89320     15.66%     15.66% |       85759     15.03%     30.69% |      144477     25.33%     56.02% |       74914     13.13%     69.15% |        7819      1.37%     70.52% |        6101      1.07%     71.59% |        6114      1.07%     72.66% |        6394      1.12%     73.79% |        7219      1.27%     75.05% |       14826      2.60%     77.65% |        6119      1.07%     78.72% |        6123      1.07%     79.80% |       38323      6.72%     86.51% |        6131      1.07%     87.59% |        6110      1.07%     88.66% |       64689     11.34%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTX::total       570438                      
system.ruby.L2Cache_Controller.ILXW.L1_GETS |        5549     19.20%     19.20% |        3902     13.50%     32.70% |        8318     28.78%     61.48% |        6962     24.09%     85.56% |           4      0.01%     85.58% |           0      0.00%     85.58% |           0      0.00%     85.58% |           0      0.00%     85.58% |           1      0.00%     85.58% |         359      1.24%     86.82% |           0      0.00%     86.82% |           0      0.00%     86.82% |        1685      5.83%     92.65% |           0      0.00%     92.65% |           0      0.00%     92.65% |        2124      7.35%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETS::total        28904                      
system.ruby.L2Cache_Controller.ILXW.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |         122     21.90%     21.90% |         428     76.84%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           0      0.00%     98.74% |           7      1.26%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETX::total          557                      
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA |       89320     15.66%     15.66% |       85759     15.04%     30.70% |      144477     25.34%     56.04% |       74694     13.10%     69.14% |        7819      1.37%     70.51% |        6101      1.07%     71.58% |        6114      1.07%     72.65% |        6394      1.12%     73.77% |        7219      1.27%     75.04% |       14826      2.60%     77.64% |        6119      1.07%     78.71% |        6123      1.07%     79.79% |       38323      6.72%     86.51% |        6131      1.08%     87.58% |        6110      1.07%     88.66% |       64689     11.34%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA::total       570218                      
system.ruby.L2Cache_Controller.ILXW.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         220    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILXW.Unblock::total          220                      
system.ruby.L2Cache_Controller.IW.L1_GETS |         510     16.13%     16.13% |         587     18.57%     34.70% |         466     14.74%     49.45% |         727     23.00%     72.45% |          20      0.63%     73.08% |           0      0.00%     73.08% |           0      0.00%     73.08% |           0      0.00%     73.08% |           3      0.09%     73.17% |         123      3.89%     77.06% |           0      0.00%     77.06% |           0      0.00%     77.06% |         206      6.52%     83.58% |           0      0.00%     83.58% |           0      0.00%     83.58% |         519     16.42%    100.00%
system.ruby.L2Cache_Controller.IW.L1_GETS::total         3161                      
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA |       10971      6.46%      6.46% |       10944      6.45%     12.91% |       11014      6.49%     19.40% |       11388      6.71%     26.11% |       10476      6.17%     32.28% |       10358      6.10%     38.38% |       10318      6.08%     44.46% |       10409      6.13%     50.59% |       10646      6.27%     56.87% |       10528      6.20%     63.07% |       10319      6.08%     69.15% |       10303      6.07%     75.22% |       10512      6.19%     81.41% |       10293      6.06%     87.47% |       10323      6.08%     93.56% |       10937      6.44%    100.00%
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA::total       169739                      
system.ruby.L2Cache_Controller.L1_GETS   |      367089     17.57%     17.57% |      347346     16.63%     34.20% |      547160     26.19%     60.39% |      159132      7.62%     68.01% |       22313      1.07%     69.08% |       17040      0.82%     69.90% |       17045      0.82%     70.71% |       18578      0.89%     71.60% |       23204      1.11%     72.71% |       31341      1.50%     74.21% |       17094      0.82%     75.03% |       17050      0.82%     75.85% |       75790      3.63%     79.48% |       17006      0.81%     80.29% |       17117      0.82%     81.11% |      394620     18.89%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total      2088925                      
system.ruby.L2Cache_Controller.L1_GETX   |          45      0.00%      0.00% |          35      0.00%      0.01% |         418      0.03%      0.04% |     1220988     99.90%     99.94% |          66      0.01%     99.95% |         180      0.01%     99.96% |          44      0.00%     99.96% |          43      0.00%     99.97% |          75      0.01%     99.97% |         124      0.01%     99.98% |          45      0.00%     99.99% |          51      0.00%     99.99% |          33      0.00%     99.99% |          14      0.00%    100.00% |          16      0.00%    100.00% |          37      0.00%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total      1222214                      
system.ruby.L2Cache_Controller.L1_PUTO   |           1      0.63%      0.63% |           2      1.27%      1.90% |           4      2.53%      4.43% |           2      1.27%      5.70% |           3      1.90%      7.59% |           1      0.63%      8.23% |           3      1.90%     10.13% |           3      1.90%     12.03% |         131     82.91%     94.94% |           3      1.90%     96.84% |           1      0.63%     97.47% |           0      0.00%     97.47% |           2      1.27%     98.73% |           0      0.00%     98.73% |           0      0.00%     98.73% |           2      1.27%    100.00%
system.ruby.L2Cache_Controller.L1_PUTO::total          158                      
system.ruby.L2Cache_Controller.L1_PUTS   |       12455      5.17%      5.17% |       16291      6.76%     11.93% |       76804     31.88%     43.82% |        4485      1.86%     45.68% |          13      0.01%     45.69% |           1      0.00%     45.69% |          27      0.01%     45.70% |         359      0.15%     45.85% |        1780      0.74%     46.59% |          22      0.01%     46.59% |           2      0.00%     46.60% |           1      0.00%     46.60% |          13      0.01%     46.60% |           2      0.00%     46.60% |           2      0.00%     46.60% |      128622     53.40%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS::total       240879                      
system.ruby.L2Cache_Controller.L1_PUTS_only |      258194     20.85%     20.85% |      239754     19.36%     40.21% |      316059     25.52%     65.74% |       76341      6.17%     71.90% |       13690      1.11%     73.01% |       10380      0.84%     73.85% |       10342      0.84%     74.68% |       11082      0.89%     75.58% |       13186      1.06%     76.64% |       15372      1.24%     77.88% |       10343      0.84%     78.72% |       10324      0.83%     79.55% |       34863      2.82%     82.37% |       10323      0.83%     83.20% |       10351      0.84%     84.04% |      197641     15.96%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS_only::total      1238245                      
system.ruby.L2Cache_Controller.L1_PUTX   |       89320     15.65%     15.65% |       85759     15.03%     30.68% |      144477     25.32%     56.00% |       75140     13.17%     69.16% |        7819      1.37%     70.53% |        6101      1.07%     71.60% |        6114      1.07%     72.67% |        6394      1.12%     73.80% |        7219      1.27%     75.06% |       14826      2.60%     77.66% |        6119      1.07%     78.73% |        6123      1.07%     79.80% |       38323      6.72%     86.52% |        6131      1.07%     87.59% |        6110      1.07%     88.66% |       64689     11.34%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       570664                      
system.ruby.L2Cache_Controller.L1_WBCLEANDATA |       10972      6.46%      6.46% |       10944      6.45%     12.91% |       11014      6.49%     19.40% |       11388      6.71%     26.11% |       10476      6.17%     32.28% |       10359      6.10%     38.38% |       10318      6.08%     44.46% |       10412      6.13%     50.59% |       10647      6.27%     56.86% |       10531      6.20%     63.07% |       10321      6.08%     69.15% |       10304      6.07%     75.22% |       10514      6.19%     81.41% |       10295      6.06%     87.47% |       10325      6.08%     93.56% |       10940      6.44%    100.00%
system.ruby.L2Cache_Controller.L1_WBCLEANDATA::total       169760                      
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA |       89321     15.66%     15.66% |       85761     15.04%     30.70% |      144480     25.33%     56.03% |       74696     13.10%     69.12% |        7822      1.37%     70.49% |        6102      1.07%     71.56% |        6117      1.07%     72.64% |        6397      1.12%     73.76% |        7350      1.29%     75.05% |       14829      2.60%     77.65% |        6120      1.07%     78.72% |        6123      1.07%     79.79% |       38325      6.72%     86.51% |        6131      1.07%     87.59% |        6110      1.07%     88.66% |       64691     11.34%    100.00%
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA::total       570375                      
system.ruby.L2Cache_Controller.L2_Replacement |       11013      6.46%      6.46% |       10987      6.44%     12.90% |       11060      6.49%     19.39% |       11427      6.70%     26.09% |       10535      6.18%     32.27% |       10422      6.11%     38.39% |       10380      6.09%     44.48% |       10476      6.14%     50.62% |       10704      6.28%     56.90% |       10573      6.20%     63.10% |       10365      6.08%     69.18% |       10347      6.07%     75.25% |       10548      6.19%     81.44% |       10326      6.06%     87.49% |       10354      6.07%     93.57% |       10968      6.43%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total       170485                      
system.ruby.L2Cache_Controller.M.L1_GETS |       89288     15.80%     15.80% |       85742     15.18%     30.98% |      144226     25.53%     56.51% |       69855     12.36%     68.88% |        7787      1.38%     70.25% |        6066      1.07%     71.33% |        6079      1.08%     72.40% |        6359      1.13%     73.53% |        7312      1.29%     74.82% |       14813      2.62%     77.44% |        6100      1.08%     78.52% |        6104      1.08%     79.61% |       38321      6.78%     86.39% |        6123      1.08%     87.47% |        6104      1.08%     88.55% |       64673     11.45%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       564952                      
system.ruby.L2Cache_Controller.M.L1_GETX |           9      0.18%      0.18% |           0      0.00%      0.18% |         237      4.66%      4.83% |        4829     94.91%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           1      0.02%     99.76% |           1      0.02%     99.78% |           1      0.02%     99.80% |           1      0.02%     99.82% |           0      0.00%     99.82% |           0      0.00%     99.82% |           9      0.18%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         5088                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        7255      6.31%      6.31% |        7256      6.31%     12.62% |        7263      6.32%     18.94% |        7329      6.38%     25.32% |        7158      6.23%     31.55% |        7173      6.24%     37.79% |        7173      6.24%     44.03% |        7148      6.22%     50.25% |        7146      6.22%     56.47% |        7100      6.18%     62.64% |        7152      6.22%     68.86% |        7151      6.22%     75.09% |        7128      6.20%     81.29% |        7135      6.21%     87.50% |        7139      6.21%     93.71% |        7234      6.29%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total       114940                      
system.ruby.L2Cache_Controller.MI.Writeback_Ack |        7255      6.31%      6.31% |        7256      6.31%     12.62% |        7263      6.32%     18.94% |        7329      6.38%     25.32% |        7158      6.23%     31.55% |        7173      6.24%     37.79% |        7173      6.24%     44.03% |        7148      6.22%     50.25% |        7146      6.22%     56.47% |        7100      6.18%     62.64% |        7152      6.22%     68.86% |        7151      6.22%     75.09% |        7128      6.20%     81.29% |        7135      6.21%     87.50% |        7139      6.21%     93.71% |        7234      6.29%    100.00%
system.ruby.L2Cache_Controller.MI.Writeback_Ack::total       114940                      
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock |           9      0.18%      0.18% |           0      0.00%      0.18% |         237      4.66%      4.83% |        4829     94.91%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           1      0.02%     99.76% |           1      0.02%     99.78% |           1      0.02%     99.80% |           1      0.02%     99.82% |           0      0.00%     99.82% |           0      0.00%     99.82% |           9      0.18%    100.00%
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock::total         5088                      
system.ruby.L2Cache_Controller.MM.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         452    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MM.L1_GETX::total          452                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       11023      6.34%      6.34% |       11019      6.34%     12.68% |       11048      6.35%     19.03% |       11188      6.43%     25.46% |       10853      6.24%     31.70% |       10765      6.19%     37.89% |       10732      6.17%     44.07% |       10792      6.21%     50.27% |       10885      6.26%     56.53% |       10839      6.23%     62.77% |       10736      6.17%     68.94% |       10715      6.16%     75.10% |       10845      6.24%     81.34% |       10713      6.16%     87.50% |       10735      6.17%     93.67% |       11005      6.33%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       173893                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          27      5.65%      5.65% |          28      5.86%     11.51% |          29      6.07%     17.57% |          28      5.86%     23.43% |          44      9.21%     32.64% |          44      9.21%     41.84% |          42      8.79%     50.63% |          42      8.79%     59.41% |          42      8.79%     68.20% |          30      6.28%     74.48% |          27      5.65%     80.13% |          29      6.07%     86.19% |          28      5.86%     92.05% |          12      2.51%     94.56% |          13      2.72%     97.28% |          13      2.72%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total          478                      
system.ruby.L2Cache_Controller.OLSX.L1_GETS |       12403      5.24%      5.24% |       16155      6.83%     12.07% |       76083     32.16%     44.23% |        4475      1.89%     46.12% |           0      0.00%     46.12% |           0      0.00%     46.12% |           0      0.00%     46.12% |           0      0.00%     46.12% |        1499      0.63%     46.75% |           6      0.00%     46.75% |           0      0.00%     46.75% |           0      0.00%     46.75% |          11      0.00%     46.76% |           0      0.00%     46.76% |           0      0.00%     46.76% |      125971     53.24%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_GETS::total       236603                      
system.ruby.L2Cache_Controller.OLSX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_GETX::total            3                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS |       12402      5.24%      5.24% |       16155      6.82%     12.06% |       76089     32.14%     44.20% |        4471      1.89%     46.09% |          11      0.00%     46.10% |           0      0.00%     46.10% |          11      0.00%     46.10% |           8      0.00%     46.11% |        1599      0.68%     46.78% |           6      0.00%     46.78% |           0      0.00%     46.78% |           0      0.00%     46.78% |          11      0.00%     46.79% |           0      0.00%     46.79% |           0      0.00%     46.79% |      125970     53.21%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS::total       236733                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      1.53%      1.53% |           1      0.76%      2.29% |           1      0.76%      3.05% |           0      0.00%      3.05% |           2      1.53%      4.58% |           3      2.29%      6.87% |         117     89.31%     96.18% |           2      1.53%     97.71% |           1      0.76%     98.47% |           0      0.00%     98.47% |           2      1.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only::total          131                      
system.ruby.L2Cache_Controller.OLSXS.L1_GETS |          18      0.92%      0.92% |          18      0.92%      1.83% |         411     20.91%     22.74% |           2      0.10%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |           0      0.00%     22.84% |        1517     77.16%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_GETS::total         1966                      
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS |          14      0.72%      0.72% |          33      1.71%      2.43% |         451     23.31%     25.74% |           2      0.10%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |           0      0.00%     25.84% |        1435     74.16%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS::total         1935                      
system.ruby.L2Cache_Controller.OLSXS.Unblock |       12403      5.24%      5.24% |       16155      6.83%     12.07% |       76083     32.16%     44.23% |        4475      1.89%     46.12% |           0      0.00%     46.12% |           0      0.00%     46.12% |           0      0.00%     46.12% |           0      0.00%     46.12% |        1499      0.63%     46.75% |           6      0.00%     46.75% |           0      0.00%     46.75% |           0      0.00%     46.75% |          11      0.00%     46.76% |           0      0.00%     46.76% |           0      0.00%     46.76% |      125971     53.24%    100.00%
system.ruby.L2Cache_Controller.OLSXS.Unblock::total       236603                      
system.ruby.L2Cache_Controller.OLSXW.L1_GETS |          58      3.62%      3.62% |         253     15.78%     19.40% |         460     28.70%     48.10% |           2      0.12%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |           0      0.00%     48.22% |         830     51.78%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_GETS::total         1603                      
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS |           7      0.69%      0.69% |           9      0.89%      1.58% |         193     19.11%     20.69% |           2      0.20%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |           0      0.00%     20.89% |         799     79.11%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS::total         1010                      
system.ruby.L2Cache_Controller.OLSXW.Unblock |       12402      5.24%      5.24% |       16155      6.82%     12.06% |       76089     32.14%     44.20% |        4471      1.89%     46.09% |          11      0.00%     46.10% |           0      0.00%     46.10% |          11      0.00%     46.10% |           8      0.00%     46.11% |        1599      0.68%     46.78% |           6      0.00%     46.78% |           0      0.00%     46.78% |           0      0.00%     46.78% |          11      0.00%     46.79% |           0      0.00%     46.79% |           0      0.00%     46.79% |      125970     53.21%    100.00%
system.ruby.L2Cache_Controller.OLSXW.Unblock::total       236733                      
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock |       89288     15.80%     15.80% |       85742     15.18%     30.98% |      144226     25.53%     56.51% |       69855     12.36%     68.88% |        7787      1.38%     70.25% |        6066      1.07%     71.33% |        6079      1.08%     72.40% |        6359      1.13%     73.53% |        7312      1.29%     74.82% |       14813      2.62%     77.44% |        6100      1.08%     78.52% |        6104      1.08%     79.61% |       38321      6.78%     86.39% |        6123      1.08%     87.47% |        6104      1.08%     88.55% |       64673     11.45%    100.00%
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock::total       564952                      
system.ruby.L2Cache_Controller.OO.L1_GETS |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OO.L1_GETS::total            3                      
system.ruby.L2Cache_Controller.OXW.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      1.53%      1.53% |           1      0.76%      2.29% |           1      0.76%      3.05% |           0      0.00%      3.05% |           2      1.53%      4.58% |           3      2.29%      6.87% |         117     89.31%     96.18% |           2      1.53%     97.71% |           1      0.76%     98.47% |           0      0.00%     98.47% |           2      1.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OXW.Unblock::total          131                      
system.ruby.L2Cache_Controller.S.L1_GETS |      247635     23.11%     23.11% |      229192     21.39%     44.50% |      305448     28.51%     73.01% |       65560      6.12%     79.12% |        3294      0.31%     79.43% |          77      0.01%     79.44% |          72      0.01%     79.45% |         751      0.07%     79.52% |        2600      0.24%     79.76% |        4982      0.46%     80.22% |          81      0.01%     80.23% |          80      0.01%     80.24% |       24473      2.28%     82.52% |          90      0.01%     82.53% |          91      0.01%     82.54% |      187097     17.46%    100.00%
system.ruby.L2Cache_Controller.S.L1_GETS::total      1071523                      
system.ruby.L2Cache_Controller.S.L2_Replacement |        3409      6.42%      6.42% |        3412      6.42%     12.84% |        3474      6.54%     19.38% |        3575      6.73%     26.11% |        3325      6.26%     32.37% |        3216      6.05%     38.43% |        3184      5.99%     44.42% |        3276      6.17%     50.59% |        3401      6.40%     56.99% |        3387      6.38%     63.37% |        3186      6.00%     69.37% |        3167      5.96%     75.33% |        3356      6.32%     81.65% |        3160      5.95%     87.60% |        3180      5.99%     93.59% |        3407      6.41%    100.00%
system.ruby.L2Cache_Controller.S.L2_Replacement::total        53115                      
system.ruby.L2Cache_Controller.SLS.L1_GETS |           0      0.00%      0.00% |          14      3.36%      3.36% |          14      3.36%      6.71% |           0      0.00%      6.71% |          14      3.36%     10.07% |          14      3.36%     13.43% |           0      0.00%     13.43% |         331     79.38%     92.81% |           0      0.00%     92.81% |           0      0.00%     92.81% |           0      0.00%     92.81% |           0      0.00%     92.81% |           0      0.00%     92.81% |           0      0.00%     92.81% |          15      3.60%     96.40% |          15      3.60%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETS::total          417                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         342     92.93%     92.93% |           0      0.00%     92.93% |          13      3.53%     96.47% |           0      0.00%     96.47% |           0      0.00%     96.47% |           0      0.00%     96.47% |           0      0.00%     96.47% |           0      0.00%     96.47% |          13      3.53%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS::total          368                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only |      247223     23.14%     23.14% |      228809     21.42%     44.56% |      305043     28.55%     73.11% |       64925      6.08%     79.19% |        3210      0.30%     79.49% |          20      0.00%     79.49% |          21      0.00%     79.50% |         670      0.06%     79.56% |        2392      0.22%     79.78% |        4841      0.45%     80.23% |          23      0.00%     80.24% |          21      0.00%     80.24% |       24349      2.28%     82.52% |          29      0.00%     82.52% |          28      0.00%     82.52% |      186703     17.48%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only::total      1068307                      
system.ruby.L2Cache_Controller.SLS.L2_Replacement |         349     14.36%     14.36% |         319     13.13%     27.49% |         323     13.29%     40.78% |         523     21.52%     62.30% |          52      2.14%     64.44% |          33      1.36%     65.80% |          23      0.95%     66.75% |          52      2.14%     68.89% |         157      6.46%     75.35% |          86      3.54%     78.89% |          27      1.11%     80.00% |          29      1.19%     81.19% |          64      2.63%     83.83% |          31      1.28%     85.10% |          35      1.44%     86.54% |         327     13.46%    100.00%
system.ruby.L2Cache_Controller.SLS.L2_Replacement::total         2430                      
system.ruby.L2Cache_Controller.SLSS.Unblock |           0      0.00%      0.00% |          14      3.36%      3.36% |          14      3.36%      6.71% |           0      0.00%      6.71% |          14      3.36%     10.07% |          14      3.36%     13.43% |           0      0.00%     13.43% |         331     79.38%     92.81% |           0      0.00%     92.81% |           0      0.00%     92.81% |           0      0.00%     92.81% |           0      0.00%     92.81% |           0      0.00%     92.81% |           0      0.00%     92.81% |          15      3.60%     96.40% |          15      3.60%    100.00%
system.ruby.L2Cache_Controller.SLSS.Unblock::total          417                      
system.ruby.L2Cache_Controller.SLSW.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         342     92.93%     92.93% |           0      0.00%     92.93% |          13      3.53%     96.47% |           0      0.00%     96.47% |           0      0.00%     96.47% |           0      0.00%     96.47% |           0      0.00%     96.47% |           0      0.00%     96.47% |          13      3.53%    100.00%
system.ruby.L2Cache_Controller.SLSW.Unblock::total          368                      
system.ruby.L2Cache_Controller.SS.Unblock |      247635     23.11%     23.11% |      229192     21.39%     44.50% |      305448     28.51%     73.01% |       65560      6.12%     79.12% |        3294      0.31%     79.43% |          77      0.01%     79.44% |          72      0.01%     79.45% |         751      0.07%     79.52% |        2600      0.24%     79.76% |        4982      0.46%     80.22% |          81      0.01%     80.23% |          80      0.01%     80.24% |       24473      2.28%     82.52% |          90      0.01%     82.53% |          91      0.01%     82.54% |      187097     17.46%    100.00%
system.ruby.L2Cache_Controller.SS.Unblock::total      1071523                      
system.ruby.L2Cache_Controller.SW.L1_GETS |         476     24.00%     24.00% |         332     16.74%     40.75% |         517     26.07%     66.82% |         175      8.83%     75.64% |           8      0.40%     76.05% |           0      0.00%     76.05% |           0      0.00%     76.05% |           0      0.00%     76.05% |           0      0.00%     76.05% |           4      0.20%     76.25% |           0      0.00%     76.25% |           0      0.00%     76.25% |          84      4.24%     80.48% |           0      0.00%     80.48% |           0      0.00%     80.48% |         387     19.52%    100.00%
system.ruby.L2Cache_Controller.SW.L1_GETS::total         1983                      
system.ruby.L2Cache_Controller.SW.Unblock |      247223     23.14%     23.14% |      228809     21.42%     44.56% |      305043     28.55%     73.11% |       64925      6.08%     79.19% |        3210      0.30%     79.49% |          20      0.00%     79.49% |          21      0.00%     79.50% |         670      0.06%     79.56% |        2392      0.22%     79.78% |        4841      0.45%     80.23% |          23      0.00%     80.24% |          21      0.00%     80.24% |       24349      2.28%     82.52% |          29      0.00%     82.52% |          28      0.00%     82.52% |      186703     17.48%    100.00%
system.ruby.L2Cache_Controller.SW.Unblock::total      1068307                      
system.ruby.L2Cache_Controller.Unblock   |      530809     19.02%     19.02% |      501562     17.97%     36.99% |      773926     27.73%     64.72% |      150969      5.41%     70.12% |       17491      0.63%     70.75% |       10964      0.39%     71.14% |       10984      0.39%     71.54% |       13018      0.47%     72.00% |       19849      0.71%     72.72% |       20756      0.74%     73.46% |       10886      0.39%     73.85% |       10845      0.39%     74.24% |       59723      2.14%     76.38% |       10861      0.39%     76.77% |       10914      0.39%     77.16% |      637569     22.84%    100.00%
system.ruby.L2Cache_Controller.Unblock::total      2791126                      
system.ruby.L2Cache_Controller.Writeback_Ack |        7255      6.31%      6.31% |        7256      6.31%     12.62% |        7263      6.32%     18.94% |        7329      6.38%     25.32% |        7158      6.23%     31.55% |        7173      6.24%     37.79% |        7173      6.24%     44.03% |        7148      6.22%     50.25% |        7146      6.22%     56.47% |        7100      6.18%     62.64% |        7152      6.22%     68.86% |        7151      6.22%     75.09% |        7128      6.20%     81.29% |        7135      6.21%     87.50% |        7139      6.21%     93.71% |        7234      6.29%    100.00%
system.ruby.L2Cache_Controller.Writeback_Ack::total       114940                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples   3946241250                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.000002                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.000001                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.001229                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |  3946235288    100.00%    100.00% |        5962      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total   3946241250                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples   3950337668                      
system.ruby.LD.latency_hist_seqr::mean       1.159558                      
system.ruby.LD.latency_hist_seqr::gmean      1.004306                      
system.ruby.LD.latency_hist_seqr::stdev     14.036372                      
system.ruby.LD.latency_hist_seqr         |  3950044608     99.99%     99.99% |       61000      0.00%     99.99% |        1747      0.00%     99.99% |        1663      0.00%     99.99% |        1272      0.00%     99.99% |        1021      0.00%     99.99% |        1086      0.00%     99.99% |      225263      0.01%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total    3950337668                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples      4096418                      
system.ruby.LD.miss_latency_hist_seqr::mean   154.866762                      
system.ruby.LD.miss_latency_hist_seqr::gmean    62.954077                      
system.ruby.LD.miss_latency_hist_seqr::stdev   407.852335                      
system.ruby.LD.miss_latency_hist_seqr    |     3803358     92.85%     92.85% |       61000      1.49%     94.34% |        1747      0.04%     94.38% |        1663      0.04%     94.42% |        1272      0.03%     94.45% |        1021      0.02%     94.47% |        1086      0.03%     94.50% |      225263      5.50%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      4096418                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples          311                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         311    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total          311                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size          256                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket         2559                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples          449                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean   169.086860                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean     4.722555                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::stdev   515.318023                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |         401     89.31%     89.31% |          14      3.12%     92.43% |           4      0.89%     93.32% |           0      0.00%     93.32% |           0      0.00%     93.32% |           0      0.00%     93.32% |           0      0.00%     93.32% |          14      3.12%     96.44% |          16      3.56%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total          449                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples          138                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean   547.891304                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean   156.141397                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev   812.218928                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |          90     65.22%     65.22% |          14     10.14%     75.36% |           4      2.90%     78.26% |           0      0.00%     78.26% |           0      0.00%     78.26% |           0      0.00%     78.26% |           0      0.00%     78.26% |          14     10.14%     88.41% |          16     11.59%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total          138                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples          449                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         449    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total          449                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples          449                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         449    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total          449                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples    137430147                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.000002                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.000002                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.001554                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |   137429815    100.00%    100.00% |         332      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total    137430147                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          256                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         2559                      
system.ruby.RMW_Read.latency_hist_seqr::samples    139676169                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.759978                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.063588                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     6.350349                      
system.ruby.RMW_Read.latency_hist_seqr   |   139676121    100.00%    100.00% |          46      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total    139676169                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples      2246022                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean    48.261578                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    46.233800                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    17.610292                      
system.ruby.RMW_Read.miss_latency_hist_seqr |     2245974    100.00%    100.00% |          46      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total      2246022                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     69504557                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.000044                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.000031                      
system.ruby.ST.hit_latency_hist_seqr::stdev     0.006666                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |    69501468    100.00%    100.00% |        3089      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     69504557                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples     69507505                      
system.ruby.ST.latency_hist_seqr::mean       1.005961                      
system.ruby.ST.latency_hist_seqr::gmean      1.000232                      
system.ruby.ST.latency_hist_seqr::stdev      1.166914                      
system.ruby.ST.latency_hist_seqr         |    69507184    100.00%    100.00% |         288      0.00%    100.00% |          18      0.00%    100.00% |           8      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      69507505                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         2948                      
system.ruby.ST.miss_latency_hist_seqr::mean   140.496608                      
system.ruby.ST.miss_latency_hist_seqr::gmean   116.133787                      
system.ruby.ST.miss_latency_hist_seqr::stdev   112.474145                      
system.ruby.ST.miss_latency_hist_seqr    |        2627     89.11%     89.11% |         288      9.77%     98.88% |          18      0.61%     99.49% |           8      0.27%     99.76% |           4      0.14%     99.90% |           0      0.00%     99.90% |           0      0.00%     99.90% |           3      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2948                      
system.ruby.clk_domain.clock                      333                       # Clock period in ticks
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  6871.180430                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time  1009.637321                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  3766.863821                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  6565.670756                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time  1024.324760                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  3415.222612                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl10.requestToDir.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.dir_cntrl10.requestToDir.avg_stall_time  6227.395876                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromDir.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromDir.avg_stall_time  1014.905526                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromMemory.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseToDir.avg_stall_time  3335.010250                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl11.requestToDir.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.dir_cntrl11.requestToDir.avg_stall_time  6592.203888                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromDir.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromDir.avg_stall_time  1022.037940                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromMemory.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseToDir.avg_stall_time  3650.928572                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl12.requestToDir.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.dir_cntrl12.requestToDir.avg_stall_time  6807.208355                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromDir.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromDir.avg_stall_time   998.574567                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromMemory.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseToDir.avg_stall_time  3750.131658                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl13.requestToDir.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.dir_cntrl13.requestToDir.avg_stall_time  6479.329453                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromDir.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromDir.avg_stall_time   992.610760                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromMemory.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseToDir.avg_stall_time  3441.778597                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl14.requestToDir.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.dir_cntrl14.requestToDir.avg_stall_time  6532.544031                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromDir.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromDir.avg_stall_time  1003.624025                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseToDir.avg_stall_time  3424.500997                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl15.requestToDir.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.dir_cntrl15.requestToDir.avg_stall_time  6868.806939                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromDir.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromDir.avg_stall_time  1015.718402                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseToDir.avg_stall_time  3744.671951                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  6567.812444                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time  1017.502686                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  3424.384425                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  6939.247968                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time  1033.355119                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  3735.874528                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl4.requestToDir.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.dir_cntrl4.requestToDir.avg_stall_time  6480.612801                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromDir.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromDir.avg_stall_time  1003.749416                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseToDir.avg_stall_time  3606.404734                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl5.requestToDir.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.dir_cntrl5.requestToDir.avg_stall_time  6185.543015                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromDir.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromDir.avg_stall_time  1009.255093                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseToDir.avg_stall_time  3301.610203                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl6.requestToDir.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.dir_cntrl6.requestToDir.avg_stall_time  6179.767694                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromDir.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromDir.avg_stall_time  1002.702011                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromMemory.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseToDir.avg_stall_time  3298.189667                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl7.requestToDir.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.dir_cntrl7.requestToDir.avg_stall_time  6593.834357                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromDir.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromDir.avg_stall_time  1026.380103                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromMemory.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseToDir.avg_stall_time  3621.052123                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl8.requestToDir.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.dir_cntrl8.requestToDir.avg_stall_time  6534.594138                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromDir.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromDir.avg_stall_time  1017.223726                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseToDir.avg_stall_time  3667.603396                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl9.requestToDir.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.dir_cntrl9.requestToDir.avg_stall_time  6199.633214                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromDir.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromDir.avg_stall_time  1013.386796                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromMemory.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseToDir.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseToDir.avg_stall_time  3316.772534                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples  10200377942                      
system.ruby.hit_latency_hist_seqr::mean      1.000001                      
system.ruby.hit_latency_hist_seqr::gmean     1.000001                      
system.ruby.hit_latency_hist_seqr::stdev     0.000959                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% | 10200368555    100.00%    100.00% |        9387      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total  10200377942                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses    130604920                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits    130389064                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses       215856                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses    190075130                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits    190074644                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          486                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles         46105                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.526871                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   333.342062                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.000885                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   356.327695                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000488                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  5236.842481                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000663                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   333.003230                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.000710                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  6186.696508                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load     29360924                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store         2127                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load        17656                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.sequencer.store_waiting_on_store         6117                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses    129778927                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits    129589614                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses       189313                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses    188528513                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits    188528460                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           53                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles         29131                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.522926                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   333.063976                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000734                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   352.339697                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.001742                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  4585.954548                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000587                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   332.983661                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000621                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  5793.965411                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.load_waiting_on_load     29086149                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl1.sequencer.load_waiting_on_store      1262717                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.store_waiting_on_load       220875                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl1.sequencer.store_waiting_on_store        29660                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time   332.982422                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses    129840210                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits    129635776                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses       204434                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses    188751385                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits    188751329                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl10.fully_busy_cycles        30842                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.523433                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time   333.132492                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000886                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   345.724234                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000581                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  5171.300742                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000559                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time   332.953830                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000671                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  6084.467528                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.load_waiting_on_load     29155145                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl10.sequencer.load_waiting_on_store      1264924                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.sequencer.store_waiting_on_load       223753                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl10.sequencer.store_waiting_on_store        29956                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time   332.951610                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses    129974832                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits    129783591                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses       191241                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses    189043493                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits    189043436                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl11.fully_busy_cycles        29646                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.524134                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time   333.204773                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000807                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   345.531724                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.001027                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  4597.610842                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000526                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time   332.949436                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000628                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  6419.119911                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.load_waiting_on_load     29189505                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl11.sequencer.load_waiting_on_store      1271019                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.store_waiting_on_load       223561                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl11.sequencer.store_waiting_on_store        30067                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time   332.947698                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses    129681330                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits    129476632                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses       204698                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses    188530154                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits    188530098                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl12.fully_busy_cycles        31873                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.522843                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time   333.292177                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000894                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   345.331601                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000570                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time  6812.369340                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time   332.947596                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000672                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  7388.407454                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.load_waiting_on_load     29154579                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl12.sequencer.load_waiting_on_store      1262026                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.sequencer.store_waiting_on_load       222202                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl12.sequencer.store_waiting_on_store        29191                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time   332.945060                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses    129656044                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits    129466039                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses       190005                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses    188298459                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits    188298403                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl13.fully_busy_cycles        28360                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.522388                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time   333.178441                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000826                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   342.922990                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000579                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time  6159.935211                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000499                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time   332.943337                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000623                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time  7013.100727                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.load_waiting_on_load     29175215                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl13.sequencer.load_waiting_on_store      1270335                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.store_waiting_on_load       218901                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl13.sequencer.store_waiting_on_store        29035                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time   332.941882                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses    130001737                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits    129796576                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses       205161                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses    189145153                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits    189145097                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl14.fully_busy_cycles        29710                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.524362                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time   333.219571                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000898                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time   344.503024                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000992                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time  5782.310640                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time   332.940707                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000673                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time  7037.904118                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.load_waiting_on_load     29175803                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl14.sequencer.load_waiting_on_store      1268448                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.store_waiting_on_load       224661                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl14.sequencer.store_waiting_on_store        28955                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time   332.938421                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses    130192266                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits    130003158                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses       189108                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses    188718862                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits    188718806                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles        28707                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.523973                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time   333.314365                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000836                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   341.194030                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000499                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time  5218.717839                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000482                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time   332.937168                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000621                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time  7354.390895                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.load_waiting_on_load     29354271                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl15.sequencer.load_waiting_on_store      1271324                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.store_waiting_on_load       222550                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl15.sequencer.store_waiting_on_store        28863                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   332.934906                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses    129975608                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits    129770586                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses       205022                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses    188966310                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits    188966253                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles         30441                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.523972                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   333.053976                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000813                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   353.163070                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000595                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  4223.512924                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000637                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   332.980306                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000673                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  5749.518885                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.load_waiting_on_load     29112769                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl2.sequencer.load_waiting_on_store      1262461                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.store_waiting_on_load       226458                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl2.sequencer.store_waiting_on_store        29391                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time   332.978461                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses    129854706                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits    129664622                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses       190084                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses    188756006                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits    188755949                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles         28832                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.523429                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   333.061743                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000737                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   352.850289                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000630                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  3652.117222                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000589                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   332.977268                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000624                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  6084.228893                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.load_waiting_on_load     29127111                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl3.sequencer.load_waiting_on_store      1267352                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.store_waiting_on_load       222857                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl3.sequencer.store_waiting_on_store        29626                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time   332.974991                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses    130320430                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits    130115246                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses       205184                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses    189576916                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits    189576859                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl4.fully_busy_cycles         29448                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.525571                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time   333.122995                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000813                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   353.752593                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000465                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  5823.466700                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000638                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   332.975827                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000673                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  5835.464354                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.load_waiting_on_load     29181822                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl4.sequencer.load_waiting_on_store      1275439                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.store_waiting_on_load       230391                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl4.sequencer.store_waiting_on_store        28938                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time   332.971893                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses    130002391                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits    129812493                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses       189898                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses    189039514                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits    189039457                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl5.fully_busy_cycles         28830                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.524139                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time   333.043986                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000736                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   352.585112                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.001527                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  5207.684693                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000589                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   332.969177                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000623                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  5467.009939                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.load_waiting_on_load     29151465                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl5.sequencer.load_waiting_on_store      1270417                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.sequencer.store_waiting_on_load       223413                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl5.sequencer.store_waiting_on_store        29438                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time   332.968295                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses    130001152                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits    129795993                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses       205159                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses    189044259                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits    189044202                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl6.fully_busy_cycles         30606                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.524155                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time   333.056830                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000812                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   353.052286                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000493                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  4580.678318                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000638                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   332.966291                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000673                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  5467.949495                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.load_waiting_on_load     29131681                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl6.sequencer.load_waiting_on_store      1269271                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.sequencer.store_waiting_on_load       227045                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl6.sequencer.store_waiting_on_store        29555                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time   332.964969                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses    129910120                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits    129719581                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses       190539                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses    188753195                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits    188753139                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl7.fully_busy_cycles         29220                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.523531                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time   333.103096                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000738                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   352.790102                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000605                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  4244.979484                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000591                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   332.964047                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000625                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  5792.297464                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.load_waiting_on_load     29191029                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl7.sequencer.load_waiting_on_store      1266334                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.sequencer.store_waiting_on_load       224463                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl7.sequencer.store_waiting_on_store        29122                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time   332.961429                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses    129986484                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits    129780420                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses       206064                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses    188998548                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits    188998492                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl8.fully_busy_cycles         29426                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.524096                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time   333.194179                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000880                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   347.500974                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000371                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  6180.136327                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000576                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   332.959932                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000676                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  6410.518234                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.load_waiting_on_load     29192225                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl8.sequencer.load_waiting_on_store      1265674                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.store_waiting_on_load       228288                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl8.sequencer.store_waiting_on_store        29373                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time   332.958311                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses    130157026                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits    129965965                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses       191061                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses    189376547                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits    189376491                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl9.fully_busy_cycles         28722                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.524962                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time   333.071668                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000809                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   345.490225                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.002037                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  5800.543492                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000525                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   332.957903                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000627                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  6063.898777                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.load_waiting_on_load     29192424                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl9.sequencer.load_waiting_on_store      1275157                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.store_waiting_on_load       225712                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl9.sequencer.store_waiting_on_store        30301                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time   332.955211                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.001477                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  9317.566696                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls         6668                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses       360488                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits       349335                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        11153                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.012107                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time  3519.272891                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.001049                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  4032.233061                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001374                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  9003.311377                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls         5141                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses       342283                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits       331103                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        11180                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.011478                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time  3576.131209                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000995                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  3708.805082                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl1.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000127                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 10237.770836                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls          130                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses        17009                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits         6182                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        10827                       # Number of cache demand misses
system.ruby.l2_cntrl10.fully_busy_cycles           28                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.000266                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time  2599.927799                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  3391.537348                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl10.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 10596.472204                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          120                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses        16981                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits         6185                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        10796                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles           28                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.000266                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time  2594.900599                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  3725.779674                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl11.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.000381                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 10200.904111                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls         2091                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses        73732                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits        62806                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        10926                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           27                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.002220                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time  3394.459377                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000191                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  4116.406838                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl12.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 10261.359936                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.num_msg_stalls           49                       # Number of times messages were stalled
system.ruby.l2_cntrl13.L2cache.demand_accesses        16971                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits         6213                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        10758                       # Number of cache demand misses
system.ruby.l2_cntrl13.fully_busy_cycles            8                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.000266                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time  2605.216738                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  3734.381115                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl13.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 10263.502555                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls          126                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses        17007                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits         6210                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        10797                       # Number of cache demand misses
system.ruby.l2_cntrl14.fully_busy_cycles           28                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.000266                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time  2597.404990                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  3741.887926                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl14.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   333.088958                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.001611                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time  9252.708195                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls         7706                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses       389220                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits       377766                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        11454                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.013087                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time  3545.723000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.001184                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  4096.697830                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl15.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   649.068074                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.002238                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  8243.713830                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.num_msg_stalls        10973                       # Number of times messages were stalled
system.ruby.l2_cntrl2.L2cache.demand_accesses       537250                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits       526008                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        11242                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.018207                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time  4138.273116                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.001539                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time  3708.038805                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl2.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.001838                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   333.059516                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.006657                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  4913.523524                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.num_msg_stalls       105543                       # Number of times messages were stalled
system.ruby.l2_cntrl3.L2cache.demand_accesses      1274807                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits       144720                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses      1130087                       # Number of cache demand misses
system.ruby.l2_cntrl3.fully_busy_cycles           154                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.006886                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   716.508052                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.002239                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time  3999.370276                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl3.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   333.000482                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.000150                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time 10063.889150                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.num_msg_stalls          257                       # Number of times messages were stalled
system.ruby.l2_cntrl4.L2cache.demand_accesses        22122                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits        11095                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        11027                       # Number of cache demand misses
system.ruby.l2_cntrl4.fully_busy_cycles            52                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.000436                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time  2792.280297                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  3736.433923                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl4.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000129                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  9939.386600                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.num_msg_stalls          117                       # Number of times messages were stalled
system.ruby.l2_cntrl5.L2cache.demand_accesses        17103                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits         6157                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        10946                       # Number of cache demand misses
system.ruby.l2_cntrl5.fully_busy_cycles            24                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.000265                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time  2553.650294                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  3381.774198                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl5.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   333.023276                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000083                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  9923.012426                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.num_msg_stalls           27                       # Number of times messages were stalled
system.ruby.l2_cntrl6.L2cache.demand_accesses        17062                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits         6151                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        10911                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.000265                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time  2570.839148                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  3381.203962                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl6.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000161                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 10243.707511                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.num_msg_stalls          211                       # Number of times messages were stalled
system.ruby.l2_cntrl7.L2cache.demand_accesses        18410                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits         7441                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        10969                       # Number of cache demand misses
system.ruby.l2_cntrl7.fully_busy_cycles            49                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time  2755.114991                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000061                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  3737.423205                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl7.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   333.000998                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000162                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  9610.526464                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.num_msg_stalls          355                       # Number of times messages were stalled
system.ruby.l2_cntrl8.L2cache.demand_accesses        22924                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits        11412                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        11512                       # Number of cache demand misses
system.ruby.l2_cntrl8.fully_busy_cycles            81                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000448                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time  3135.680133                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  3744.963415                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl8.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000201                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  9570.568909                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.num_msg_stalls          678                       # Number of times messages were stalled
system.ruby.l2_cntrl9.L2cache.demand_accesses        30787                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits        19802                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        10985                       # Number of cache demand misses
system.ruby.l2_cntrl9.fully_busy_cycles            39                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000736                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time  3254.147998                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  3431.532059                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl9.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples    10206725842                      
system.ruby.latency_hist_seqr::mean          1.072274                      
system.ruby.latency_hist_seqr::gmean         1.002512                      
system.ruby.latency_hist_seqr::stdev         8.771188                      
system.ruby.latency_hist_seqr            | 10206432013    100.00%    100.00% |       61375      0.00%    100.00% |        1788      0.00%    100.00% |        1686      0.00%    100.00% |        1283      0.00%    100.00% |        1037      0.00%    100.00% |        1155      0.00%    100.00% |      225481      0.00%    100.00% |          24      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total      10206725842                      
system.ruby.memctrl_clk_domain.clock              999                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples      6347900                      
system.ruby.miss_latency_hist_seqr::mean   117.206767                      
system.ruby.miss_latency_hist_seqr::gmean    56.468521                      
system.ruby.miss_latency_hist_seqr::stdev   331.972004                      
system.ruby.miss_latency_hist_seqr       |     6054071     95.37%     95.37% |       61375      0.97%     96.34% |        1788      0.03%     96.37% |        1686      0.03%     96.39% |        1283      0.02%     96.41% |        1037      0.02%     96.43% |        1155      0.02%     96.45% |      225481      3.55%    100.00% |          24      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      6347900                      
system.ruby.network.average_flit_latency    16.886553                      
system.ruby.network.average_flit_network_latency    10.798272                      
system.ruby.network.average_flit_queueing_latency     6.088281                      
system.ruby.network.average_flit_vnet_latency |   12.505692                       |   15.532591                       |    9.937692                      
system.ruby.network.average_flit_vqueue_latency |    1.201022                       |           1                       |    8.255265                      
system.ruby.network.average_hops             2.757402                      
system.ruby.network.average_packet_latency    13.459942                      
system.ruby.network.average_packet_network_latency    10.419834                      
system.ruby.network.average_packet_queueing_latency     3.040108                      
system.ruby.network.average_packet_vnet_latency |   10.844302                       |   14.214118                       |   10.017493                      
system.ruby.network.average_packet_vqueue_latency |    1.284835                       |           1                       |    4.214831                      
system.ruby.network.avg_link_utilization     0.556169                      
system.ruby.network.avg_vc_load          |    0.109675     19.72%     19.72% |    0.034015      6.12%     25.84% |    0.008871      1.59%     27.43% |    0.008291      1.49%     28.92% |    0.011877      2.14%     31.06% |    0.000718      0.13%     31.19% |    0.000708      0.13%     31.31% |    0.000710      0.13%     31.44% |    0.317117     57.02%     88.46% |    0.023618      4.25%     92.71% |    0.020352      3.66%     96.37% |    0.020217      3.63%    100.00%
system.ruby.network.avg_vc_load::total       0.556169                      
system.ruby.network.ext_in_link_utilization     71162466                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links0.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links1.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization     71162459                      
system.ruby.network.flit_network_latency |   125592374                       |    13421013                       |   245249609                      
system.ruby.network.flit_queueing_latency |    12061646                       |      864055                       |   203729455                      
system.ruby.network.flits_injected       |    10042821     28.22%     28.22% |      864055      2.43%     30.65% |    24678730     69.35%    100.00%
system.ruby.network.flits_injected::total     35585606                      
system.ruby.network.flits_received       |    10042817     28.22%     28.22% |      864055      2.43%     30.65% |    24678730     69.35%    100.00%
system.ruby.network.flits_received::total     35585602                      
system.ruby.network.int_link_utilization    196228438                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs36.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs37.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs38.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs39.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs40.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs41.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs42.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs43.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs44.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs45.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs46.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs47.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |    76802288                       |     5746697                       |   113042017                      
system.ruby.network.packet_queueing_latency |     9099552                       |      404295                       |    47562103                      
system.ruby.network.packets_injected     |     7082273     37.73%     37.73% |      404295      2.15%     39.88% |    11284462     60.12%    100.00%
system.ruby.network.packets_injected::total     18771030                      
system.ruby.network.packets_received     |     7082271     37.73%     37.73% |      404295      2.15%     39.88% |    11284462     60.12%    100.00%
system.ruby.network.packets_received::total     18771028                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads     17030073                      
system.ruby.network.routers00.buffer_writes     17030073                      
system.ruby.network.routers00.crossbar_activity      8517908                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity      8528818                      
system.ruby.network.routers00.sw_output_arbiter_activity      8517908                      
system.ruby.network.routers01.buffer_reads     23522954                      
system.ruby.network.routers01.buffer_writes     23522954                      
system.ruby.network.routers01.crossbar_activity     11763024                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity     11787696                      
system.ruby.network.routers01.sw_output_arbiter_activity     11763024                      
system.ruby.network.routers02.buffer_reads     27846454                      
system.ruby.network.routers02.buffer_writes     27846454                      
system.ruby.network.routers02.crossbar_activity     13924316                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity     13953484                      
system.ruby.network.routers02.sw_output_arbiter_activity     13924316                      
system.ruby.network.routers03.buffer_reads     20942812                      
system.ruby.network.routers03.buffer_writes     20942812                      
system.ruby.network.routers03.crossbar_activity     10472041                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity     10482930                      
system.ruby.network.routers03.sw_output_arbiter_activity     10472041                      
system.ruby.network.routers04.buffer_reads     14109292                      
system.ruby.network.routers04.buffer_writes     14109292                      
system.ruby.network.routers04.crossbar_activity      7056106                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity      7060928                      
system.ruby.network.routers04.sw_output_arbiter_activity      7056106                      
system.ruby.network.routers05.buffer_reads     15710548                      
system.ruby.network.routers05.buffer_writes     15710548                      
system.ruby.network.routers05.crossbar_activity      7855985                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity      7861394                      
system.ruby.network.routers05.sw_output_arbiter_activity      7855985                      
system.ruby.network.routers06.buffer_reads     18204714                      
system.ruby.network.routers06.buffer_writes     18204714                      
system.ruby.network.routers06.crossbar_activity      9102936                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity      9110704                      
system.ruby.network.routers06.sw_output_arbiter_activity      9102936                      
system.ruby.network.routers07.buffer_reads     16286828                      
system.ruby.network.routers07.buffer_writes     16286828                      
system.ruby.network.routers07.crossbar_activity      8143880                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity      8152132                      
system.ruby.network.routers07.sw_output_arbiter_activity      8143880                      
system.ruby.network.routers08.buffer_reads     12865250                      
system.ruby.network.routers08.buffer_writes     12865250                      
system.ruby.network.routers08.crossbar_activity      6433656                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity      6438244                      
system.ruby.network.routers08.sw_output_arbiter_activity      6433656                      
system.ruby.network.routers09.buffer_reads     15096159                      
system.ruby.network.routers09.buffer_writes     15096159                      
system.ruby.network.routers09.crossbar_activity      7548766                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity      7554670                      
system.ruby.network.routers09.sw_output_arbiter_activity      7548766                      
system.ruby.network.routers10.buffer_reads     16646562                      
system.ruby.network.routers10.buffer_writes     16646562                      
system.ruby.network.routers10.crossbar_activity      8323899                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity      8332226                      
system.ruby.network.routers10.sw_output_arbiter_activity      8323899                      
system.ruby.network.routers11.buffer_reads     15094219                      
system.ruby.network.routers11.buffer_writes     15094219                      
system.ruby.network.routers11.crossbar_activity      7547565                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity      7554700                      
system.ruby.network.routers11.sw_output_arbiter_activity      7547565                      
system.ruby.network.routers12.buffer_reads     10079239                      
system.ruby.network.routers12.buffer_writes     10079239                      
system.ruby.network.routers12.crossbar_activity      5040164                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity      5042781                      
system.ruby.network.routers12.sw_output_arbiter_activity      5040164                      
system.ruby.network.routers13.buffer_reads     13307867                      
system.ruby.network.routers13.buffer_writes     13307867                      
system.ruby.network.routers13.crossbar_activity      6654446                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity      6659933                      
system.ruby.network.routers13.sw_output_arbiter_activity      6654446                      
system.ruby.network.routers14.buffer_reads     15084930                      
system.ruby.network.routers14.buffer_writes     15084930                      
system.ruby.network.routers14.crossbar_activity      7542906                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity      7549996                      
system.ruby.network.routers14.sw_output_arbiter_activity      7542906                      
system.ruby.network.routers15.buffer_reads     15563001                      
system.ruby.network.routers15.buffer_writes     15563001                      
system.ruby.network.routers15.crossbar_activity      7781829                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity      7791134                      
system.ruby.network.routers15.sw_output_arbiter_activity      7781829                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples  10206725863                      
system.ruby.outstanding_req_hist_seqr::mean     1.172912                      
system.ruby.outstanding_req_hist_seqr::gmean     1.123321                      
system.ruby.outstanding_req_hist_seqr::stdev     0.409872                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  8567582130     83.94%     83.94% |  1515137353     14.84%     98.79% |   122343811      1.20%     99.98% |     1610511      0.02%    100.00% |       51371      0.00%    100.00% |         648      0.00%    100.00% |          34      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total  10206725863                      
system.ruby.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 312993143550                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
