<epsilon> 0
in 1
the 2
next 3
cycle 4
( 5
fig 6
. 7
25b 8
) 9
, 10
instructions 11
in 12
the 13
branch 14
delay 15
slot 16
are 17
fetched 18
to 19
instruction 20
register 21
54 22
. 23
