#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jul 29 17:57:30 2024
# Process ID: 15800
# Current directory: E:/proiect-AMD-2910
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5788 E:\proiect-AMD-2910\proiect-AMD-2910.xpr
# Log file: E:/proiect-AMD-2910/vivado.log
# Journal file: E:/proiect-AMD-2910\vivado.jou
# Running On        :DESKTOP-VR7V5RM
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-12500H
# CPU Frequency     :3110 MHz
# CPU Physical cores:12
# CPU Logical cores :16
# Host memory       :16832 MB
# Swap memory       :1073 MB
# Total Virtual     :17906 MB
# Available Virtual :6718 MB
#-----------------------------------------------------------
start_gui
open_project E:/proiect-AMD-2910/proiect-AMD-2910.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/AMD/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/proiect-AMD-2910/proiect-AMD-2910.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/AMD/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1705.035 ; gain = 272.195
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'am2910_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/proiect-AMD-2910/proiect-AMD-2910.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/AMD/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'am2910_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/proiect-AMD-2910/proiect-AMD-2910.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj am2910_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/proiect-AMD-2910/proiect-AMD-2910.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot am2910_tb_behav xil_defaultlib.am2910_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/AMD/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot am2910_tb_behav xil_defaultlib.am2910_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'instr' on this module [E:/proiect-AMD-2910/proiect-AMD-2910.srcs/sim_1/new/AM2910_tb_instr.v:54]
ERROR: [VRFC 10-3180] cannot find port 'rld' on this module [E:/proiect-AMD-2910/proiect-AMD-2910.srcs/sim_1/new/AM2910_tb_instr.v:53]
ERROR: [VRFC 10-3180] cannot find port 'cc' on this module [E:/proiect-AMD-2910/proiect-AMD-2910.srcs/sim_1/new/AM2910_tb_instr.v:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/proiect-AMD-2910/proiect-AMD-2910.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/proiect-AMD-2910/proiect-AMD-2910.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\proiect-AMD-2910\proiect-AMD-2910.srcs\sim_1\new\AM2910_tb_instr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\proiect-AMD-2910\proiect-AMD-2910.srcs\sources_1\new\AM2910_design.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\proiect-AMD-2910\proiect-AMD-2910.srcs\sim_1\new\AM2910_tb_instr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\proiect-AMD-2910\proiect-AMD-2910.srcs\sim_1\new\AM2910_tb_instr.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'am2910_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/proiect-AMD-2910/proiect-AMD-2910.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/AMD/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'am2910_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/proiect-AMD-2910/proiect-AMD-2910.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj am2910_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/proiect-AMD-2910/proiect-AMD-2910.srcs/sources_1/new/AM2910_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stackPointer
INFO: [VRFC 10-311] analyzing module stack
INFO: [VRFC 10-311] analyzing module incremeter
INFO: [VRFC 10-311] analyzing module microprog_register
INFO: [VRFC 10-311] analyzing module zero_detector
INFO: [VRFC 10-311] analyzing module reg_cnt
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-311] analyzing module am2910
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/proiect-AMD-2910/proiect-AMD-2910.srcs/sim_1/new/AM2910_tb_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module am2910_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/proiect-AMD-2910/proiect-AMD-2910.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot am2910_tb_behav xil_defaultlib.am2910_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/AMD/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot am2910_tb_behav xil_defaultlib.am2910_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.incremeter
Compiling module xil_defaultlib.microprog_register
Compiling module xil_defaultlib.stackPointer
Compiling module xil_defaultlib.stack
Compiling module xil_defaultlib.reg_cnt
Compiling module xil_defaultlib.zero_detector
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.am2910
Compiling module xil_defaultlib.am2910_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot am2910_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/proiect-AMD-2910/proiect-AMD-2910.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "am2910_tb_behav -key {Behavioral:sim_1:Functional:am2910_tb} -tclbatch {am2910_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source am2910_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Memory Initialized
Memory[0] = 00000000000000000101
Initial values - di: 000, instr: 0000, cc: 0, oe: 1, rld: 0, ci: 1
At time                10000: di = 000, instr = 0000, cc = 0, oe = 1, rld = 0, ci = 1, y = xxx
At time                15000: di = 000, instr = 0000, cc = 0, oe = 1, rld = 0, ci = 1, y = 000
At time                30000: di = 002, instr = 0001, cc = 0, oe = 1, rld = 0, ci = 1, y = 000
At time                35000: di = 002, instr = 0001, cc = 0, oe = 1, rld = 0, ci = 1, y = 002
At time                50000: di = 000, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 002
At time                55000: di = 000, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 003
At time                57000: di = 004, instr = 0001, cc = 0, oe = 1, rld = 0, ci = 1, y = 003
At time                65000: di = 004, instr = 0001, cc = 0, oe = 1, rld = 0, ci = 1, y = 004
At time                71000: di = 000, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 004
At time                75000: di = 000, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 005
At time                78000: di = 006, instr = 0001, cc = 0, oe = 1, rld = 0, ci = 1, y = 005
At time                85000: di = 006, instr = 0001, cc = 0, oe = 1, rld = 0, ci = 1, y = 006
At time                92000: di = 000, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 006
At time                95000: di = 000, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 007
At time                99000: di = 008, instr = 0001, cc = 0, oe = 1, rld = 0, ci = 1, y = 007
At time               105000: di = 008, instr = 0001, cc = 0, oe = 1, rld = 0, ci = 1, y = 008
At time               106000: di = 000, instr = 1110, cc = 1, oe = 1, rld = 0, ci = 1, y = 008
At time               115000: di = 000, instr = 1110, cc = 1, oe = 1, rld = 0, ci = 1, y = 009
At time               120000: di = 00a, instr = 0001, cc = 0, oe = 1, rld = 0, ci = 1, y = 009
At time               125000: di = 00a, instr = 0001, cc = 0, oe = 1, rld = 0, ci = 1, y = 00a
At time               127000: di = 000, instr = 1110, cc = 1, oe = 1, rld = 0, ci = 1, y = 00a
At time               135000: di = 000, instr = 1110, cc = 1, oe = 1, rld = 0, ci = 1, y = 00b
At time               141000: di = 00d, instr = 0001, cc = 0, oe = 1, rld = 0, ci = 1, y = 00b
At time               145000: di = 00d, instr = 0001, cc = 0, oe = 1, rld = 0, ci = 1, y = 00d
At time               148000: di = 00f, instr = 0001, cc = 0, oe = 1, rld = 0, ci = 1, y = 00d
At time               155000: di = 00f, instr = 0001, cc = 0, oe = 1, rld = 0, ci = 1, y = 00f
At time               162000: di = 011, instr = 0001, cc = 0, oe = 1, rld = 0, ci = 1, y = 00f
At time               165000: di = 011, instr = 0001, cc = 0, oe = 1, rld = 0, ci = 1, y = 011
At time               169000: di = 012, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 011
At time               175000: di = 012, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 012
At time               176000: di = 000, instr = 1110, cc = 1, oe = 1, rld = 0, ci = 1, y = 012
At time               185000: di = 000, instr = 1110, cc = 1, oe = 1, rld = 0, ci = 1, y = 013
At time               190000: di = 02b, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 013
At time               195000: di = 02b, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 014
At time               197000: di = f0f, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 014
At time               205000: di = f0f, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 015
At time               215000: di = f0f, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 016
At time               218000: di = faf, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 016
At time               225000: di = faf, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 017
At time               235000: di = faf, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 018
At time               239000: di = 000, instr = 1101, cc = 0, oe = 1, rld = 0, ci = 1, y = 018
At time               245000: di = 000, instr = 1101, cc = 0, oe = 1, rld = 0, ci = 1, y = 019
At time               246000: di = 003, instr = 1100, cc = 1, oe = 1, rld = 0, ci = 1, y = 019
At time               255000: di = 003, instr = 1100, cc = 1, oe = 1, rld = 0, ci = 1, y = 01a
At time               260000: di = 01b, instr = 1001, cc = 1, oe = 1, rld = 0, ci = 1, y = 01a
At time               265000: di = 01b, instr = 1001, cc = 1, oe = 1, rld = 0, ci = 1, y = 01b
At time               267000: di = 003, instr = 0100, cc = 0, oe = 1, rld = 0, ci = 1, y = 01b
At time               275000: di = 003, instr = 0100, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               281000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               285000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               288000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               295000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 010
At time               302000: di = 000, instr = 1110, cc = 1, oe = 1, rld = 0, ci = 1, y = 010
At time               305000: di = 000, instr = 1110, cc = 1, oe = 1, rld = 0, ci = 1, y = 011
At time               309000: di = 012, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 011
At time               315000: di = 012, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 012
At time               316000: di = 000, instr = 1110, cc = 1, oe = 1, rld = 0, ci = 1, y = 012
At time               325000: di = 000, instr = 1110, cc = 1, oe = 1, rld = 0, ci = 1, y = 013
At time               330000: di = 02b, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 013
At time               335000: di = 02b, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 014
At time               337000: di = f0f, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 014
At time               345000: di = f0f, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 015
At time               355000: di = f0f, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 016
At time               358000: di = faf, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 016
At time               365000: di = faf, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 017
At time               375000: di = faf, instr = 0001, cc = 1, oe = 1, rld = 0, ci = 1, y = 018
At time               379000: di = 000, instr = 1101, cc = 0, oe = 1, rld = 0, ci = 1, y = 018
At time               385000: di = 000, instr = 1101, cc = 0, oe = 1, rld = 0, ci = 1, y = 019
At time               386000: di = 003, instr = 1100, cc = 1, oe = 1, rld = 0, ci = 1, y = 019
At time               395000: di = 003, instr = 1100, cc = 1, oe = 1, rld = 0, ci = 1, y = 01a
At time               400000: di = 01b, instr = 1001, cc = 1, oe = 1, rld = 0, ci = 1, y = 01a
At time               405000: di = 01b, instr = 1001, cc = 1, oe = 1, rld = 0, ci = 1, y = 01b
At time               407000: di = 003, instr = 0100, cc = 0, oe = 1, rld = 0, ci = 1, y = 01b
At time               415000: di = 003, instr = 0100, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               421000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               425000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               428000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               435000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               442000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               445000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               449000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               455000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               456000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               465000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               470000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               475000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               477000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               485000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               491000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               495000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               498000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               505000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               512000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               515000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               519000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               525000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               526000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               535000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               540000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               545000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               547000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               555000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               561000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               565000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               568000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               575000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               582000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               585000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               589000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               595000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               596000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               605000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               610000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               615000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               617000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               625000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               631000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               635000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               638000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               645000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               652000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               655000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               659000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               665000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               666000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               675000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               680000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               685000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               687000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               695000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               701000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               705000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               708000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               715000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               722000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               725000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               729000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               735000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               736000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               745000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               750000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               755000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               757000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               765000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               771000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               775000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               778000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               785000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               792000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               795000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               799000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               805000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               806000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               815000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               820000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               825000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               827000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               835000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               841000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               845000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               848000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               855000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               862000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               865000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               869000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               875000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               876000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               885000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               890000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               895000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               897000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               905000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               911000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               915000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               918000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               925000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               932000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               935000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               939000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               945000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               946000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               955000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               960000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               965000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               967000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               975000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               981000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
At time               985000: di = 003, instr = 1110, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               988000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01d
At time               995000: di = 000, instr = 1000, cc = 0, oe = 1, rld = 0, ci = 1, y = 01c
INFO: [USF-XSim-96] XSim completed. Design snapshot 'am2910_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1705.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 29 18:10:42 2024...
