module module_0 (
    input [id_1 : id_1] id_2,
    output logic [id_2 : id_1] id_3,
    output id_4,
    input id_5,
    input id_6,
    input id_7,
    input id_8
);
  id_9 id_10 (
      .id_2(id_4),
      .id_2(id_8),
      .id_6(id_3),
      .id_8(id_4),
      .id_5(1)
  );
endmodule
