//
// Copyright (c) 2012 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARMC_H_INC_
#define ___ARMC_H_INC_

// Register MC_INTSTATUS_0
#define MC_INTSTATUS_0                  _MK_ADDR_CONST(0x0)
#define MC_INTSTATUS_0_SECURE                   0x0
#define MC_INTSTATUS_0_WORD_COUNT                       0x1
#define MC_INTSTATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_RESET_MASK                       _MK_MASK_CONST(0x3742)
#define MC_INTSTATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x3742)
#define MC_INTSTATUS_0_READ_MASK                        _MK_MASK_CONST(0x3742)
#define MC_INTSTATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x3742)
#define MC_INTSTATUS_0_EXT_INTR_IN_INT_SHIFT                    _MK_SHIFT_CONST(1)
#define MC_INTSTATUS_0_EXT_INTR_IN_INT_FIELD                    _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_EXT_INTR_IN_INT_SHIFT)
#define MC_INTSTATUS_0_EXT_INTR_IN_INT_RANGE                    1:1
#define MC_INTSTATUS_0_EXT_INTR_IN_INT_WOFFSET                  0x0
#define MC_INTSTATUS_0_EXT_INTR_IN_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_EXT_INTR_IN_INT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_EXT_INTR_IN_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_EXT_INTR_IN_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_EXT_INTR_IN_INT_INIT_ENUM                        CLEAR
#define MC_INTSTATUS_0_EXT_INTR_IN_INT_CLEAR                    _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_EXT_INTR_IN_INT_SET                      _MK_ENUM_CONST(1)

#define MC_INTSTATUS_0_DECERR_EMEM_INT_SHIFT                    _MK_SHIFT_CONST(6)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_FIELD                    _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_DECERR_EMEM_INT_SHIFT)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_RANGE                    6:6
#define MC_INTSTATUS_0_DECERR_EMEM_INT_WOFFSET                  0x0
#define MC_INTSTATUS_0_DECERR_EMEM_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_INIT_ENUM                        CLEAR
#define MC_INTSTATUS_0_DECERR_EMEM_INT_CLEAR                    _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_SET                      _MK_ENUM_CONST(1)

#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_SHIFT                     _MK_SHIFT_CONST(8)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_FIELD                     _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_SECURITY_VIOLATION_INT_SHIFT)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_RANGE                     8:8
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_WOFFSET                   0x0
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_INIT_ENUM                 CLEAR
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_CLEAR                     _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_SET                       _MK_ENUM_CONST(1)

#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_SHIFT                       _MK_SHIFT_CONST(9)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_FIELD                       _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_ARBITRATION_EMEM_INT_SHIFT)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_RANGE                       9:9
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_WOFFSET                     0x0
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_INIT_ENUM                   CLEAR
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_CLEAR                       _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_SET                 _MK_ENUM_CONST(1)

#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_SHIFT                      _MK_SHIFT_CONST(10)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_FIELD                      _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_SHIFT)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_RANGE                      10:10
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_WOFFSET                    0x0
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_INIT_ENUM                  CLEAR
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_CLEAR                      _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_SET                        _MK_ENUM_CONST(1)

#define MC_INTSTATUS_0_DECERR_VPR_INT_SHIFT                     _MK_SHIFT_CONST(12)
#define MC_INTSTATUS_0_DECERR_VPR_INT_FIELD                     _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_DECERR_VPR_INT_SHIFT)
#define MC_INTSTATUS_0_DECERR_VPR_INT_RANGE                     12:12
#define MC_INTSTATUS_0_DECERR_VPR_INT_WOFFSET                   0x0
#define MC_INTSTATUS_0_DECERR_VPR_INT_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_DECERR_VPR_INT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_DECERR_VPR_INT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_DECERR_VPR_INT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_DECERR_VPR_INT_INIT_ENUM                 CLEAR
#define MC_INTSTATUS_0_DECERR_VPR_INT_CLEAR                     _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_DECERR_VPR_INT_SET                       _MK_ENUM_CONST(1)

#define MC_INTSTATUS_0_SECERR_SEC_INT_SHIFT                     _MK_SHIFT_CONST(13)
#define MC_INTSTATUS_0_SECERR_SEC_INT_FIELD                     _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_SECERR_SEC_INT_SHIFT)
#define MC_INTSTATUS_0_SECERR_SEC_INT_RANGE                     13:13
#define MC_INTSTATUS_0_SECERR_SEC_INT_WOFFSET                   0x0
#define MC_INTSTATUS_0_SECERR_SEC_INT_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_SECERR_SEC_INT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_SECERR_SEC_INT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_SECERR_SEC_INT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_SECERR_SEC_INT_INIT_ENUM                 CLEAR
#define MC_INTSTATUS_0_SECERR_SEC_INT_CLEAR                     _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_SECERR_SEC_INT_SET                       _MK_ENUM_CONST(1)


// Register MC_INTMASK_0
#define MC_INTMASK_0                    _MK_ADDR_CONST(0x4)
#define MC_INTMASK_0_SECURE                     0x0
#define MC_INTMASK_0_WORD_COUNT                         0x1
#define MC_INTMASK_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_RESET_MASK                         _MK_MASK_CONST(0x3742)
#define MC_INTMASK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3742)
#define MC_INTMASK_0_READ_MASK                  _MK_MASK_CONST(0x3742)
#define MC_INTMASK_0_WRITE_MASK                         _MK_MASK_CONST(0x3742)
#define MC_INTMASK_0_EXT_INTR_IN_INTMASK_SHIFT                  _MK_SHIFT_CONST(1)
#define MC_INTMASK_0_EXT_INTR_IN_INTMASK_FIELD                  _MK_FIELD_CONST(0x1, MC_INTMASK_0_EXT_INTR_IN_INTMASK_SHIFT)
#define MC_INTMASK_0_EXT_INTR_IN_INTMASK_RANGE                  1:1
#define MC_INTMASK_0_EXT_INTR_IN_INTMASK_WOFFSET                        0x0
#define MC_INTMASK_0_EXT_INTR_IN_INTMASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_EXT_INTR_IN_INTMASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_EXT_INTR_IN_INTMASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_EXT_INTR_IN_INTMASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_EXT_INTR_IN_INTMASK_INIT_ENUM                      MASKED
#define MC_INTMASK_0_EXT_INTR_IN_INTMASK_MASKED                 _MK_ENUM_CONST(0)
#define MC_INTMASK_0_EXT_INTR_IN_INTMASK_UNMASKED                       _MK_ENUM_CONST(1)

#define MC_INTMASK_0_DECERR_EMEM_INTMASK_SHIFT                  _MK_SHIFT_CONST(6)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_FIELD                  _MK_FIELD_CONST(0x1, MC_INTMASK_0_DECERR_EMEM_INTMASK_SHIFT)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_RANGE                  6:6
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_WOFFSET                        0x0
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_INIT_ENUM                      MASKED
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_MASKED                 _MK_ENUM_CONST(0)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_UNMASKED                       _MK_ENUM_CONST(1)

#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_SHIFT                   _MK_SHIFT_CONST(8)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_FIELD                   _MK_FIELD_CONST(0x1, MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_SHIFT)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_RANGE                   8:8
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_WOFFSET                 0x0
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_INIT_ENUM                       MASKED
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_MASKED                  _MK_ENUM_CONST(0)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_UNMASKED                        _MK_ENUM_CONST(1)

#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_SHIFT                     _MK_SHIFT_CONST(9)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_FIELD                     _MK_FIELD_CONST(0x1, MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_SHIFT)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_RANGE                     9:9
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_WOFFSET                   0x0
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_INIT_ENUM                 MASKED
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_MASKED                    _MK_ENUM_CONST(0)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_UNMASKED                  _MK_ENUM_CONST(1)

#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_SHIFT                    _MK_SHIFT_CONST(10)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_FIELD                    _MK_FIELD_CONST(0x1, MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_SHIFT)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_RANGE                    10:10
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_WOFFSET                  0x0
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_INIT_ENUM                        MASKED
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_MASKED                   _MK_ENUM_CONST(0)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_UNMASKED                 _MK_ENUM_CONST(1)

#define MC_INTMASK_0_DECERR_VPR_INTMASK_SHIFT                   _MK_SHIFT_CONST(12)
#define MC_INTMASK_0_DECERR_VPR_INTMASK_FIELD                   _MK_FIELD_CONST(0x1, MC_INTMASK_0_DECERR_VPR_INTMASK_SHIFT)
#define MC_INTMASK_0_DECERR_VPR_INTMASK_RANGE                   12:12
#define MC_INTMASK_0_DECERR_VPR_INTMASK_WOFFSET                 0x0
#define MC_INTMASK_0_DECERR_VPR_INTMASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_DECERR_VPR_INTMASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_DECERR_VPR_INTMASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_DECERR_VPR_INTMASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_DECERR_VPR_INTMASK_INIT_ENUM                       MASKED
#define MC_INTMASK_0_DECERR_VPR_INTMASK_MASKED                  _MK_ENUM_CONST(0)
#define MC_INTMASK_0_DECERR_VPR_INTMASK_UNMASKED                        _MK_ENUM_CONST(1)

#define MC_INTMASK_0_SECERR_SEC_INTMASK_SHIFT                   _MK_SHIFT_CONST(13)
#define MC_INTMASK_0_SECERR_SEC_INTMASK_FIELD                   _MK_FIELD_CONST(0x1, MC_INTMASK_0_SECERR_SEC_INTMASK_SHIFT)
#define MC_INTMASK_0_SECERR_SEC_INTMASK_RANGE                   13:13
#define MC_INTMASK_0_SECERR_SEC_INTMASK_WOFFSET                 0x0
#define MC_INTMASK_0_SECERR_SEC_INTMASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_SECERR_SEC_INTMASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_SECERR_SEC_INTMASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_SECERR_SEC_INTMASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_SECERR_SEC_INTMASK_INIT_ENUM                       MASKED
#define MC_INTMASK_0_SECERR_SEC_INTMASK_MASKED                  _MK_ENUM_CONST(0)
#define MC_INTMASK_0_SECERR_SEC_INTMASK_UNMASKED                        _MK_ENUM_CONST(1)


// Register MC_ERR_STATUS_0
#define MC_ERR_STATUS_0                 _MK_ADDR_CONST(0x8)
#define MC_ERR_STATUS_0_SECURE                  0x0
#define MC_ERR_STATUS_0_WORD_COUNT                      0x1
#define MC_ERR_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x7e03007f)
#define MC_ERR_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_ID_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_ERR_STATUS_0_ERR_ID_FIELD                    _MK_FIELD_CONST(0x7f, MC_ERR_STATUS_0_ERR_ID_SHIFT)
#define MC_ERR_STATUS_0_ERR_ID_RANGE                    6:0
#define MC_ERR_STATUS_0_ERR_ID_WOFFSET                  0x0
#define MC_ERR_STATUS_0_ERR_ID_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_ID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_ID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_ID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_ERR_STATUS_0_ERR_RW_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_ERR_STATUS_0_ERR_RW_FIELD                    _MK_FIELD_CONST(0x1, MC_ERR_STATUS_0_ERR_RW_SHIFT)
#define MC_ERR_STATUS_0_ERR_RW_RANGE                    16:16
#define MC_ERR_STATUS_0_ERR_RW_WOFFSET                  0x0
#define MC_ERR_STATUS_0_ERR_RW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_RW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_RW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_RW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_RW_READ                     _MK_ENUM_CONST(0)
#define MC_ERR_STATUS_0_ERR_RW_WRITE                    _MK_ENUM_CONST(1)

#define MC_ERR_STATUS_0_ERR_SECURITY_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_ERR_STATUS_0_ERR_SECURITY_FIELD                      _MK_FIELD_CONST(0x1, MC_ERR_STATUS_0_ERR_SECURITY_SHIFT)
#define MC_ERR_STATUS_0_ERR_SECURITY_RANGE                      17:17
#define MC_ERR_STATUS_0_ERR_SECURITY_WOFFSET                    0x0
#define MC_ERR_STATUS_0_ERR_SECURITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_SECURITY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_SECURITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_SECURITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_SECURITY_NONSECURE                  _MK_ENUM_CONST(0)
#define MC_ERR_STATUS_0_ERR_SECURITY_SECURE                     _MK_ENUM_CONST(1)

#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_SHIFT                   _MK_SHIFT_CONST(25)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_FIELD                   _MK_FIELD_CONST(0x1, MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_SHIFT)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_RANGE                   25:25
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_WOFFSET                 0x0
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_SHIFT                    _MK_SHIFT_CONST(26)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_SHIFT)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_RANGE                    26:26
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_WOFFSET                  0x0
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_SHIFT                    _MK_SHIFT_CONST(27)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_SHIFT)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_RANGE                    27:27
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_WOFFSET                  0x0
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_ERR_STATUS_0_ERR_TYPE_SHIFT                  _MK_SHIFT_CONST(28)
#define MC_ERR_STATUS_0_ERR_TYPE_FIELD                  _MK_FIELD_CONST(0x7, MC_ERR_STATUS_0_ERR_TYPE_SHIFT)
#define MC_ERR_STATUS_0_ERR_TYPE_RANGE                  30:28
#define MC_ERR_STATUS_0_ERR_TYPE_WOFFSET                        0x0
#define MC_ERR_STATUS_0_ERR_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_TYPE_RSVD                   _MK_ENUM_CONST(0)
#define MC_ERR_STATUS_0_ERR_TYPE_DECERR_EMEM                    _MK_ENUM_CONST(2)
#define MC_ERR_STATUS_0_ERR_TYPE_SECURITY_TRUSTZONE                     _MK_ENUM_CONST(3)
#define MC_ERR_STATUS_0_ERR_TYPE_SECURITY_CARVEOUT                      _MK_ENUM_CONST(4)
#define MC_ERR_STATUS_0_ERR_TYPE_INVALID_SMMU_PAGE                      _MK_ENUM_CONST(6)


// Register MC_ERR_ADR_0
#define MC_ERR_ADR_0                    _MK_ADDR_CONST(0xc)
#define MC_ERR_ADR_0_SECURE                     0x0
#define MC_ERR_ADR_0_WORD_COUNT                         0x1
#define MC_ERR_ADR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_ERR_ADR_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_ERR_ADR_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_ERR_ADR_0_ERR_ADR_FIELD                      _MK_FIELD_CONST(0xffffffff, MC_ERR_ADR_0_ERR_ADR_SHIFT)
#define MC_ERR_ADR_0_ERR_ADR_RANGE                      31:0
#define MC_ERR_ADR_0_ERR_ADR_WOFFSET                    0x0
#define MC_ERR_ADR_0_ERR_ADR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_ERR_ADR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_ERR_ADR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_ERR_ADR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_SMMU_CONFIG_0
#define MC_SMMU_CONFIG_0                        _MK_ADDR_CONST(0x10)
#define MC_SMMU_CONFIG_0_SECURE                         0x1
#define MC_SMMU_CONFIG_0_WORD_COUNT                     0x1
#define MC_SMMU_CONFIG_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CONFIG_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_CONFIG_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SMMU_CONFIG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_CONFIG_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_CONFIG_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_CONFIG_0_SMMU_ENABLE_SHIFT)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_RANGE                      0:0
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_WOFFSET                    0x0
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_INIT_ENUM                  DISABLE
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_SMMU_TLB_CONFIG_0
#define MC_SMMU_TLB_CONFIG_0                    _MK_ADDR_CONST(0x14)
#define MC_SMMU_TLB_CONFIG_0_SECURE                     0x0
#define MC_SMMU_TLB_CONFIG_0_WORD_COUNT                         0x1
#define MC_SMMU_TLB_CONFIG_0_RESET_VAL                  _MK_MASK_CONST(0x20000020)
#define MC_SMMU_TLB_CONFIG_0_RESET_MASK                         _MK_MASK_CONST(0xe000003f)
#define MC_SMMU_TLB_CONFIG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x20000020)
#define MC_SMMU_TLB_CONFIG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xe000003f)
#define MC_SMMU_TLB_CONFIG_0_READ_MASK                  _MK_MASK_CONST(0xe000003f)
#define MC_SMMU_TLB_CONFIG_0_WRITE_MASK                         _MK_MASK_CONST(0xe000003f)
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_FIELD                     _MK_FIELD_CONST(0x3f, MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_SHIFT)
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_RANGE                     5:0
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_WOFFSET                   0x0
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_DEFAULT                   _MK_MASK_CONST(0x20)
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_SW_DEFAULT                        _MK_MASK_CONST(0x20)
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)

#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_SHIFT                   _MK_SHIFT_CONST(29)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_SHIFT)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_RANGE                   29:29
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_WOFFSET                 0x0
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_INIT_ENUM                       ENABLE
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_SHIFT)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_RANGE                       30:30
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_WOFFSET                     0x0
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_INIT_ENUM                   DISABLE
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_SHIFT                     _MK_SHIFT_CONST(31)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_SHIFT)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_RANGE                     31:31
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_INIT_ENUM                 DISABLE
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_ENABLE                    _MK_ENUM_CONST(1)


// Register MC_SMMU_PTC_CONFIG_0
#define MC_SMMU_PTC_CONFIG_0                    _MK_ADDR_CONST(0x18)
#define MC_SMMU_PTC_CONFIG_0_SECURE                     0x0
#define MC_SMMU_PTC_CONFIG_0_WORD_COUNT                         0x1
#define MC_SMMU_PTC_CONFIG_0_RESET_VAL                  _MK_MASK_CONST(0x2000003f)
#define MC_SMMU_PTC_CONFIG_0_RESET_MASK                         _MK_MASK_CONST(0xe000003f)
#define MC_SMMU_PTC_CONFIG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x2000003f)
#define MC_SMMU_PTC_CONFIG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xe000003f)
#define MC_SMMU_PTC_CONFIG_0_READ_MASK                  _MK_MASK_CONST(0xe000003f)
#define MC_SMMU_PTC_CONFIG_0_WRITE_MASK                         _MK_MASK_CONST(0xe000003f)
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_FIELD                        _MK_FIELD_CONST(0x3f, MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_SHIFT)
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_RANGE                        5:0
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_WOFFSET                      0x0
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_DEFAULT                      _MK_MASK_CONST(0x3f)
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_SW_DEFAULT                   _MK_MASK_CONST(0x3f)
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)

#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_SHIFT                     _MK_SHIFT_CONST(29)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_SHIFT)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_RANGE                     29:29
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_WOFFSET                   0x0
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_SHIFT)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_RANGE                       30:30
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_WOFFSET                     0x0
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_INIT_ENUM                   DISABLE
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_SHIFT                     _MK_SHIFT_CONST(31)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_SHIFT)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_RANGE                     31:31
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_WOFFSET                   0x0
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_INIT_ENUM                 DISABLE
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_ENABLE                    _MK_ENUM_CONST(1)


// Register MC_SMMU_PTB_ASID_0
#define MC_SMMU_PTB_ASID_0                      _MK_ADDR_CONST(0x1c)
#define MC_SMMU_PTB_ASID_0_SECURE                       0x0
#define MC_SMMU_PTB_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_PTB_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_SMMU_PTB_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_FIELD                   _MK_FIELD_CONST(0x3, MC_SMMU_PTB_ASID_0_CURRENT_ASID_SHIFT)
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_RANGE                   1:0
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_WOFFSET                 0x0
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_SMMU_PTB_DATA_0
#define MC_SMMU_PTB_DATA_0                      _MK_ADDR_CONST(0x20)
#define MC_SMMU_PTB_DATA_0_SECURE                       0x0
#define MC_SMMU_PTB_DATA_0_WORD_COUNT                   0x1
#define MC_SMMU_PTB_DATA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_READ_MASK                    _MK_MASK_CONST(0xe00fffff)
#define MC_SMMU_PTB_DATA_0_WRITE_MASK                   _MK_MASK_CONST(0xe00fffff)
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_FIELD                  _MK_FIELD_CONST(0xfffff, MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_SHIFT)
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_RANGE                  19:0
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_WOFFSET                        0x0
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_SHIFT                 _MK_SHIFT_CONST(29)
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_PTB_DATA_0_ASID_NONSECURE_SHIFT)
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_RANGE                 29:29
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_WOFFSET                       0x0
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_SHIFT                  _MK_SHIFT_CONST(30)
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_PTB_DATA_0_ASID_WRITABLE_SHIFT)
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_RANGE                  30:30
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_WOFFSET                        0x0
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_SMMU_PTB_DATA_0_ASID_READABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_PTB_DATA_0_ASID_READABLE_SHIFT)
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_RANGE                  31:31
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_WOFFSET                        0x0
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 36 [0x24]

// Reserved address 40 [0x28]

// Reserved address 44 [0x2c]

// Register MC_SMMU_TLB_FLUSH_0
#define MC_SMMU_TLB_FLUSH_0                     _MK_ADDR_CONST(0x30)
#define MC_SMMU_TLB_FLUSH_0_SECURE                      0x0
#define MC_SMMU_TLB_FLUSH_0_WORD_COUNT                  0x1
#define MC_SMMU_TLB_FLUSH_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_READ_MASK                   _MK_MASK_CONST(0xe00fffff)
#define MC_SMMU_TLB_FLUSH_0_WRITE_MASK                  _MK_MASK_CONST(0xe00fffff)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_FIELD                    _MK_FIELD_CONST(0x3, MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_SHIFT)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_RANGE                    1:0
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_WOFFSET                  0x0
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_ALL                      _MK_ENUM_CONST(0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_SECTION                  _MK_ENUM_CONST(2)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_GROUP                    _MK_ENUM_CONST(3)

#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_SHIFT                    _MK_SHIFT_CONST(2)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_FIELD                    _MK_FIELD_CONST(0x3ffff, MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_SHIFT)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_RANGE                    19:2
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_WOFFSET                  0x0
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_SHIFT                        _MK_SHIFT_CONST(29)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_FIELD                        _MK_FIELD_CONST(0x3, MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_SHIFT)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_RANGE                        30:29
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_WOFFSET                      0x0
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_SHIFT)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_RANGE                  31:31
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_WOFFSET                        0x0
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_SMMU_PTC_FLUSH_0
#define MC_SMMU_PTC_FLUSH_0                     _MK_ADDR_CONST(0x34)
#define MC_SMMU_PTC_FLUSH_0_SECURE                      0x0
#define MC_SMMU_PTC_FLUSH_0_WORD_COUNT                  0x1
#define MC_SMMU_PTC_FLUSH_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_READ_MASK                   _MK_MASK_CONST(0xfffffff1)
#define MC_SMMU_PTC_FLUSH_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffff1)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_SHIFT)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_RANGE                        0:0
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_WOFFSET                      0x0
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_ALL                  _MK_ENUM_CONST(0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_ADR                  _MK_ENUM_CONST(1)

#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_SHIFT                 _MK_SHIFT_CONST(4)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_FIELD                 _MK_FIELD_CONST(0xfffffff, MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_SHIFT)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_RANGE                 31:4
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_WOFFSET                       0x0
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_SMMU_ASID_SECURITY_0
#define MC_SMMU_ASID_SECURITY_0                 _MK_ADDR_CONST(0x38)
#define MC_SMMU_ASID_SECURITY_0_SECURE                  0x1
#define MC_SMMU_ASID_SECURITY_0_WORD_COUNT                      0x1
#define MC_SMMU_ASID_SECURITY_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_0_RESET_MASK                      _MK_MASK_CONST(0xf000f)
#define MC_SMMU_ASID_SECURITY_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0xf000f)
#define MC_SMMU_ASID_SECURITY_0_READ_MASK                       _MK_MASK_CONST(0xf000f)
#define MC_SMMU_ASID_SECURITY_0_WRITE_MASK                      _MK_MASK_CONST(0xf000f)
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_FIELD                      _MK_FIELD_CONST(0xf, MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_SHIFT)
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_RANGE                      3:0
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_WOFFSET                    0x0
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xf)

#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_FIELD                   _MK_FIELD_CONST(0xf, MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_SHIFT)
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_RANGE                   19:16
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_WOFFSET                 0x0
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xf)


// Reserved address 60 [0x3c]

// Reserved address 64 [0x40]

// Reserved address 68 [0x44]

// Reserved address 72 [0x48]

// Reserved address 76 [0x4c]

// Register MC_EMEM_CFG_0
#define MC_EMEM_CFG_0                   _MK_ADDR_CONST(0x50)
#define MC_EMEM_CFG_0_SECURE                    0x0
#define MC_EMEM_CFG_0_WORD_COUNT                        0x1
#define MC_EMEM_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x7ff)
#define MC_EMEM_CFG_0_RESET_MASK                        _MK_MASK_CONST(0x1fff)
#define MC_EMEM_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x7ff)
#define MC_EMEM_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1fff)
#define MC_EMEM_CFG_0_READ_MASK                         _MK_MASK_CONST(0x1fff)
#define MC_EMEM_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff)
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_FIELD                        _MK_FIELD_CONST(0x1fff, MC_EMEM_CFG_0_EMEM_SIZE_MB_SHIFT)
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_RANGE                        12:0
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_WOFFSET                      0x0
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_DEFAULT                      _MK_MASK_CONST(0x7ff)
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_DEFAULT_MASK                 _MK_MASK_CONST(0x1fff)
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_SW_DEFAULT                   _MK_MASK_CONST(0x7ff)
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1fff)


// Register MC_EMEM_ADR_CFG_0
#define MC_EMEM_ADR_CFG_0                       _MK_ADDR_CONST(0x54)
#define MC_EMEM_ADR_CFG_0_SECURE                        0x0
#define MC_EMEM_ADR_CFG_0_WORD_COUNT                    0x1
#define MC_EMEM_ADR_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_SHIFT)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_RANGE                     0:0
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_WOFFSET                   0x0
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_INIT_ENUM                 N1
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_N1                        _MK_ENUM_CONST(0)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_N2                        _MK_ENUM_CONST(1)


// Register MC_EMEM_ADR_CFG_DEV0_0
#define MC_EMEM_ADR_CFG_DEV0_0                  _MK_ADDR_CONST(0x58)
#define MC_EMEM_ADR_CFG_DEV0_0_SECURE                   0x0
#define MC_EMEM_ADR_CFG_DEV0_0_WORD_COUNT                       0x1
#define MC_EMEM_ADR_CFG_DEV0_0_RESET_VAL                        _MK_MASK_CONST(0x40202)
#define MC_EMEM_ADR_CFG_DEV0_0_RESET_MASK                       _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x40202)
#define MC_EMEM_ADR_CFG_DEV0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV0_0_READ_MASK                        _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV0_0_WRITE_MASK                       _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_FIELD                 _MK_FIELD_CONST(0x7, MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_SHIFT)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_RANGE                 2:0
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_WOFFSET                       0x0
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_DEFAULT                       _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_INIT_ENUM                     W9
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_W8                    _MK_ENUM_CONST(1)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_W9                    _MK_ENUM_CONST(2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_W10                   _MK_ENUM_CONST(3)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_W11                   _MK_ENUM_CONST(4)

#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_SHIFT                        _MK_SHIFT_CONST(8)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_FIELD                        _MK_FIELD_CONST(0x3, MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_SHIFT)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_RANGE                        9:8
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_WOFFSET                      0x0
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_DEFAULT                      _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_SW_DEFAULT                   _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_INIT_ENUM                    W2
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_W2                   _MK_ENUM_CONST(2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_W3                   _MK_ENUM_CONST(3)

#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_FIELD                  _MK_FIELD_CONST(0xf, MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_SHIFT)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_RANGE                  19:16
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_WOFFSET                        0x0
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_DEFAULT                        _MK_MASK_CONST(0x4)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_SW_DEFAULT                     _MK_MASK_CONST(0x4)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_INIT_ENUM                      D64MB
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D16MB                  _MK_ENUM_CONST(2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D32MB                  _MK_ENUM_CONST(3)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D64MB                  _MK_ENUM_CONST(4)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D128MB                 _MK_ENUM_CONST(5)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D256MB                 _MK_ENUM_CONST(6)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D512MB                 _MK_ENUM_CONST(7)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D1024MB                        _MK_ENUM_CONST(8)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D1GB                   _MK_ENUM_CONST(8)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D2048MB                        _MK_ENUM_CONST(9)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D2GB                   _MK_ENUM_CONST(9)


// Register MC_EMEM_ADR_CFG_DEV1_0
#define MC_EMEM_ADR_CFG_DEV1_0                  _MK_ADDR_CONST(0x5c)
#define MC_EMEM_ADR_CFG_DEV1_0_SECURE                   0x0
#define MC_EMEM_ADR_CFG_DEV1_0_WORD_COUNT                       0x1
#define MC_EMEM_ADR_CFG_DEV1_0_RESET_VAL                        _MK_MASK_CONST(0x40202)
#define MC_EMEM_ADR_CFG_DEV1_0_RESET_MASK                       _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x40202)
#define MC_EMEM_ADR_CFG_DEV1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV1_0_READ_MASK                        _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV1_0_WRITE_MASK                       _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_FIELD                 _MK_FIELD_CONST(0x7, MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_SHIFT)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_RANGE                 2:0
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_WOFFSET                       0x0
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_DEFAULT                       _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_INIT_ENUM                     W9
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_W8                    _MK_ENUM_CONST(1)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_W9                    _MK_ENUM_CONST(2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_W10                   _MK_ENUM_CONST(3)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_W11                   _MK_ENUM_CONST(4)

#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_SHIFT                        _MK_SHIFT_CONST(8)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_FIELD                        _MK_FIELD_CONST(0x3, MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_SHIFT)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_RANGE                        9:8
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_WOFFSET                      0x0
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_DEFAULT                      _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_SW_DEFAULT                   _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_INIT_ENUM                    W2
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_W2                   _MK_ENUM_CONST(2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_W3                   _MK_ENUM_CONST(3)

#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_FIELD                  _MK_FIELD_CONST(0xf, MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_SHIFT)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_RANGE                  19:16
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_WOFFSET                        0x0
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_DEFAULT                        _MK_MASK_CONST(0x4)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_SW_DEFAULT                     _MK_MASK_CONST(0x4)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_INIT_ENUM                      D64MB
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D16MB                  _MK_ENUM_CONST(2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D32MB                  _MK_ENUM_CONST(3)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D64MB                  _MK_ENUM_CONST(4)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D128MB                 _MK_ENUM_CONST(5)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D256MB                 _MK_ENUM_CONST(6)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D512MB                 _MK_ENUM_CONST(7)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D1024MB                        _MK_ENUM_CONST(8)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D1GB                   _MK_ENUM_CONST(8)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D2048MB                        _MK_ENUM_CONST(9)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D2GB                   _MK_ENUM_CONST(9)


// Register MC_EMEM_ADR_CFG_CHANNEL_MASK_0
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_0                  _MK_ADDR_CONST(0x60)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_0_SECURE                   0x0
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_0_WORD_COUNT                       0x1
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_0_RESET_VAL                        _MK_MASK_CONST(0x640)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_0_RESET_MASK                       _MK_MASK_CONST(0xfe0)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_0_READ_MASK                        _MK_MASK_CONST(0xfe0)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_0_WRITE_MASK                       _MK_MASK_CONST(0xfe0)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_0_EMEM_CHANNEL_MASK_SHIFT                  _MK_SHIFT_CONST(5)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_0_EMEM_CHANNEL_MASK_FIELD                  _MK_FIELD_CONST(0x7f, MC_EMEM_ADR_CFG_CHANNEL_MASK_0_EMEM_CHANNEL_MASK_SHIFT)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_0_EMEM_CHANNEL_MASK_RANGE                  11:5
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_0_EMEM_CHANNEL_MASK_WOFFSET                        0x0
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_0_EMEM_CHANNEL_MASK_DEFAULT                        _MK_MASK_CONST(0x32)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_0_EMEM_CHANNEL_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_0_EMEM_CHANNEL_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_0_EMEM_CHANNEL_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_EMEM_ADR_CFG_BANK_MASK_0_0
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0                   _MK_ADDR_CONST(0x64)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_SECURE                    0x0
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_WORD_COUNT                        0x1
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_RESET_VAL                         _MK_MASK_CONST(0x69248003)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_RESET_MASK                        _MK_MASK_CONST(0xfffffc03)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_READ_MASK                         _MK_MASK_CONST(0xfffffc03)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_WRITE_MASK                        _MK_MASK_CONST(0xfffffc03)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_13_11_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_13_11_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_13_11_SHIFT)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_13_11_RANGE                      0:0
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_13_11_WOFFSET                    0x0
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_13_11_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_13_11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_13_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_13_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_18_16_SHIFT                      _MK_SHIFT_CONST(1)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_18_16_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_18_16_SHIFT)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_18_16_RANGE                      1:1
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_18_16_WOFFSET                    0x0
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_18_16_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_18_16_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_18_16_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_ADD_PA_18_16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_MASK_0_SHIFT                    _MK_SHIFT_CONST(10)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_MASK_0_FIELD                    _MK_FIELD_CONST(0x3fffff, MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_MASK_0_SHIFT)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_MASK_0_RANGE                    31:10
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_MASK_0_WOFFSET                  0x0
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_MASK_0_DEFAULT                  _MK_MASK_CONST(0x1a4920)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_MASK_0_DEFAULT_MASK                     _MK_MASK_CONST(0x3fffff)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_MASK_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_BANK_MASK_0_0_EMEM_BANK_MASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_EMEM_ADR_CFG_BANK_MASK_1_0
#define MC_EMEM_ADR_CFG_BANK_MASK_1_0                   _MK_ADDR_CONST(0x68)
#define MC_EMEM_ADR_CFG_BANK_MASK_1_0_SECURE                    0x0
#define MC_EMEM_ADR_CFG_BANK_MASK_1_0_WORD_COUNT                        0x1
#define MC_EMEM_ADR_CFG_BANK_MASK_1_0_RESET_VAL                         _MK_MASK_CONST(0x24928000)
#define MC_EMEM_ADR_CFG_BANK_MASK_1_0_RESET_MASK                        _MK_MASK_CONST(0xfffffc00)
#define MC_EMEM_ADR_CFG_BANK_MASK_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_BANK_MASK_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_BANK_MASK_1_0_READ_MASK                         _MK_MASK_CONST(0xfffffc00)
#define MC_EMEM_ADR_CFG_BANK_MASK_1_0_WRITE_MASK                        _MK_MASK_CONST(0xfffffc00)
#define MC_EMEM_ADR_CFG_BANK_MASK_1_0_EMEM_BANK_MASK_1_SHIFT                    _MK_SHIFT_CONST(10)
#define MC_EMEM_ADR_CFG_BANK_MASK_1_0_EMEM_BANK_MASK_1_FIELD                    _MK_FIELD_CONST(0x3fffff, MC_EMEM_ADR_CFG_BANK_MASK_1_0_EMEM_BANK_MASK_1_SHIFT)
#define MC_EMEM_ADR_CFG_BANK_MASK_1_0_EMEM_BANK_MASK_1_RANGE                    31:10
#define MC_EMEM_ADR_CFG_BANK_MASK_1_0_EMEM_BANK_MASK_1_WOFFSET                  0x0
#define MC_EMEM_ADR_CFG_BANK_MASK_1_0_EMEM_BANK_MASK_1_DEFAULT                  _MK_MASK_CONST(0x924a0)
#define MC_EMEM_ADR_CFG_BANK_MASK_1_0_EMEM_BANK_MASK_1_DEFAULT_MASK                     _MK_MASK_CONST(0x3fffff)
#define MC_EMEM_ADR_CFG_BANK_MASK_1_0_EMEM_BANK_MASK_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_BANK_MASK_1_0_EMEM_BANK_MASK_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_EMEM_ADR_CFG_BANK_MASK_2_0
#define MC_EMEM_ADR_CFG_BANK_MASK_2_0                   _MK_ADDR_CONST(0x6c)
#define MC_EMEM_ADR_CFG_BANK_MASK_2_0_SECURE                    0x0
#define MC_EMEM_ADR_CFG_BANK_MASK_2_0_WORD_COUNT                        0x1
#define MC_EMEM_ADR_CFG_BANK_MASK_2_0_RESET_VAL                         _MK_MASK_CONST(0x92c94c00)
#define MC_EMEM_ADR_CFG_BANK_MASK_2_0_RESET_MASK                        _MK_MASK_CONST(0xfffffc00)
#define MC_EMEM_ADR_CFG_BANK_MASK_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_BANK_MASK_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_BANK_MASK_2_0_READ_MASK                         _MK_MASK_CONST(0xfffffc00)
#define MC_EMEM_ADR_CFG_BANK_MASK_2_0_WRITE_MASK                        _MK_MASK_CONST(0xfffffc00)
#define MC_EMEM_ADR_CFG_BANK_MASK_2_0_EMEM_BANK_MASK_2_SHIFT                    _MK_SHIFT_CONST(10)
#define MC_EMEM_ADR_CFG_BANK_MASK_2_0_EMEM_BANK_MASK_2_FIELD                    _MK_FIELD_CONST(0x3fffff, MC_EMEM_ADR_CFG_BANK_MASK_2_0_EMEM_BANK_MASK_2_SHIFT)
#define MC_EMEM_ADR_CFG_BANK_MASK_2_0_EMEM_BANK_MASK_2_RANGE                    31:10
#define MC_EMEM_ADR_CFG_BANK_MASK_2_0_EMEM_BANK_MASK_2_WOFFSET                  0x0
#define MC_EMEM_ADR_CFG_BANK_MASK_2_0_EMEM_BANK_MASK_2_DEFAULT                  _MK_MASK_CONST(0x24b253)
#define MC_EMEM_ADR_CFG_BANK_MASK_2_0_EMEM_BANK_MASK_2_DEFAULT_MASK                     _MK_MASK_CONST(0x3fffff)
#define MC_EMEM_ADR_CFG_BANK_MASK_2_0_EMEM_BANK_MASK_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_BANK_MASK_2_0_EMEM_BANK_MASK_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_SECURITY_CFG0_0
#define MC_SECURITY_CFG0_0                      _MK_ADDR_CONST(0x70)
#define MC_SECURITY_CFG0_0_SECURE                       0x1
#define MC_SECURITY_CFG0_0_WORD_COUNT                   0x1
#define MC_SECURITY_CFG0_0_RESET_VAL                    _MK_MASK_CONST(0x80000000)
#define MC_SECURITY_CFG0_0_RESET_MASK                   _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x80000000)
#define MC_SECURITY_CFG0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG0_0_READ_MASK                    _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG0_0_WRITE_MASK                   _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG0_0_SECURITY_BOM_SHIFT                   _MK_SHIFT_CONST(20)
#define MC_SECURITY_CFG0_0_SECURITY_BOM_FIELD                   _MK_FIELD_CONST(0xfff, MC_SECURITY_CFG0_0_SECURITY_BOM_SHIFT)
#define MC_SECURITY_CFG0_0_SECURITY_BOM_RANGE                   31:20
#define MC_SECURITY_CFG0_0_SECURITY_BOM_WOFFSET                 0x0
#define MC_SECURITY_CFG0_0_SECURITY_BOM_DEFAULT                 _MK_MASK_CONST(0x800)
#define MC_SECURITY_CFG0_0_SECURITY_BOM_DEFAULT_MASK                    _MK_MASK_CONST(0xfff)
#define MC_SECURITY_CFG0_0_SECURITY_BOM_SW_DEFAULT                      _MK_MASK_CONST(0x800)
#define MC_SECURITY_CFG0_0_SECURITY_BOM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xfff)


// Register MC_SECURITY_CFG1_0
#define MC_SECURITY_CFG1_0                      _MK_ADDR_CONST(0x74)
#define MC_SECURITY_CFG1_0_SECURE                       0x1
#define MC_SECURITY_CFG1_0_WORD_COUNT                   0x1
#define MC_SECURITY_CFG1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG1_0_RESET_MASK                   _MK_MASK_CONST(0xfff)
#define MC_SECURITY_CFG1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define MC_SECURITY_CFG1_0_READ_MASK                    _MK_MASK_CONST(0xfff)
#define MC_SECURITY_CFG1_0_WRITE_MASK                   _MK_MASK_CONST(0xfff)
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_FIELD                       _MK_FIELD_CONST(0xfff, MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_SHIFT)
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_RANGE                       11:0
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_WOFFSET                     0x0
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_DEFAULT_MASK                        _MK_MASK_CONST(0xfff)
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)


// Register MC_SECURITY_CFG2_0
#define MC_SECURITY_CFG2_0                      _MK_ADDR_CONST(0x78)
#define MC_SECURITY_CFG2_0_SECURE                       0x1
#define MC_SECURITY_CFG2_0_WORD_COUNT                   0x1
#define MC_SECURITY_CFG2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG2_0_RESET_MASK                   _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG2_0_READ_MASK                    _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG2_0_WRITE_MASK                   _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG2_0_CARVEOUT_BOM_SHIFT                   _MK_SHIFT_CONST(20)
#define MC_SECURITY_CFG2_0_CARVEOUT_BOM_FIELD                   _MK_FIELD_CONST(0xfff, MC_SECURITY_CFG2_0_CARVEOUT_BOM_SHIFT)
#define MC_SECURITY_CFG2_0_CARVEOUT_BOM_RANGE                   31:20
#define MC_SECURITY_CFG2_0_CARVEOUT_BOM_WOFFSET                 0x0
#define MC_SECURITY_CFG2_0_CARVEOUT_BOM_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG2_0_CARVEOUT_BOM_DEFAULT_MASK                    _MK_MASK_CONST(0xfff)
#define MC_SECURITY_CFG2_0_CARVEOUT_BOM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG2_0_CARVEOUT_BOM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xfff)


// Register MC_SECURITY_RSV_0
#define MC_SECURITY_RSV_0                       _MK_ADDR_CONST(0x7c)
#define MC_SECURITY_RSV_0_SECURE                        0x1
#define MC_SECURITY_RSV_0_WORD_COUNT                    0x1
#define MC_SECURITY_RSV_0_RESET_VAL                     _MK_MASK_CONST(0xff00ff00)
#define MC_SECURITY_RSV_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SECURITY_RSV_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0xff00ff00)
#define MC_SECURITY_RSV_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_SECURITY_RSV_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_SECURITY_RSV_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_FIELD                      _MK_FIELD_CONST(0xff, MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_SHIFT)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_RANGE                      7:0
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_WOFFSET                    0x0
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_SHIFT                      _MK_SHIFT_CONST(8)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_FIELD                      _MK_FIELD_CONST(0xff, MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_SHIFT)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_RANGE                      15:8
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_WOFFSET                    0x0
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_DEFAULT                    _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_SW_DEFAULT                 _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_FIELD                      _MK_FIELD_CONST(0xff, MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_SHIFT)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_RANGE                      23:16
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_WOFFSET                    0x0
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_SHIFT                      _MK_SHIFT_CONST(24)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_FIELD                      _MK_FIELD_CONST(0xff, MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_SHIFT)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_RANGE                      31:24
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_WOFFSET                    0x0
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_DEFAULT                    _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_SW_DEFAULT                 _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)


// Reserved address 128 [0x80]

// Reserved address 132 [0x84]

// Reserved address 136 [0x88]

// Reserved address 140 [0x8c]

// Register MC_EMEM_ARB_CFG_0
#define MC_EMEM_ARB_CFG_0                       _MK_ADDR_CONST(0x90)
#define MC_EMEM_ARB_CFG_0_SECURE                        0x0
#define MC_EMEM_ARB_CFG_0_WORD_COUNT                    0x1
#define MC_EMEM_ARB_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x8)
#define MC_EMEM_ARB_CFG_0_RESET_MASK                    _MK_MASK_CONST(0xff1f01ff)
#define MC_EMEM_ARB_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x8)
#define MC_EMEM_ARB_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff1f01ff)
#define MC_EMEM_ARB_CFG_0_READ_MASK                     _MK_MASK_CONST(0xff1f01ff)
#define MC_EMEM_ARB_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0xff1f01ff)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FIELD                       _MK_FIELD_CONST(0x1ff, MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_SHIFT)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_RANGE                       8:0
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_WOFFSET                     0x0
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_DEFAULT                     _MK_MASK_CONST(0x8)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_SW_DEFAULT                  _MK_MASK_CONST(0x8)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1ff)

#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FIELD                  _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_SHIFT)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_RANGE                  20:16
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_WOFFSET                        0x0
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)

#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_SHIFT                      _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_FIELD                      _MK_FIELD_CONST(0xf, MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_SHIFT)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_RANGE                      27:24
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_WOFFSET                    0x0
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xf)

#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_SHIFT                 _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_FIELD                 _MK_FIELD_CONST(0xf, MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_SHIFT)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_RANGE                 31:28
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_WOFFSET                       0x0
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xf)


// Register MC_EMEM_ARB_OUTSTANDING_REQ_0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0                   _MK_ADDR_CONST(0x94)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_SECURE                    0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_WORD_COUNT                        0x1
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_RESET_VAL                         _MK_MASK_CONST(0x80000080)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_RESET_MASK                        _MK_MASK_CONST(0xc00001ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x80000080)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xc00001ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_READ_MASK                         _MK_MASK_CONST(0xc1ff01ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_WRITE_MASK                        _MK_MASK_CONST(0xc00001ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_FIELD                 _MK_FIELD_CONST(0x1ff, MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_RANGE                 8:0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_WOFFSET                       0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_DEFAULT                       _MK_MASK_CONST(0x80)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_SW_DEFAULT                    _MK_MASK_CONST(0x80)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)

#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_FIELD                       _MK_FIELD_CONST(0x1ff, MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_RANGE                       24:16
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_WOFFSET                     0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RANGE                       30:30
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_WOFFSET                     0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_SHIFT                   _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_RANGE                   31:31
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_WOFFSET                 0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_INIT_ENUM                       ENABLE
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_ENABLE                  _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_TIMING_RCD_0
#define MC_EMEM_ARB_TIMING_RCD_0                        _MK_ADDR_CONST(0x98)
#define MC_EMEM_ARB_TIMING_RCD_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_RCD_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_RCD_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_FIELD                      _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_TIMING_RCD_0_RCD_SHIFT)
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_RANGE                      5:0
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_SW_DEFAULT                 _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)


// Register MC_EMEM_ARB_TIMING_RP_0
#define MC_EMEM_ARB_TIMING_RP_0                 _MK_ADDR_CONST(0x9c)
#define MC_EMEM_ARB_TIMING_RP_0_SECURE                  0x0
#define MC_EMEM_ARB_TIMING_RP_0_WORD_COUNT                      0x1
#define MC_EMEM_ARB_TIMING_RP_0_RESET_VAL                       _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_RESET_MASK                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_READ_MASK                       _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_WRITE_MASK                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_RP_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_RP_0_RP_FIELD                        _MK_FIELD_CONST(0x7f, MC_EMEM_ARB_TIMING_RP_0_RP_SHIFT)
#define MC_EMEM_ARB_TIMING_RP_0_RP_RANGE                        6:0
#define MC_EMEM_ARB_TIMING_RP_0_RP_WOFFSET                      0x0
#define MC_EMEM_ARB_TIMING_RP_0_RP_DEFAULT                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_RP_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_RP_SW_DEFAULT                   _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_RP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)


// Register MC_EMEM_ARB_TIMING_RC_0
#define MC_EMEM_ARB_TIMING_RC_0                 _MK_ADDR_CONST(0xa0)
#define MC_EMEM_ARB_TIMING_RC_0_SECURE                  0x0
#define MC_EMEM_ARB_TIMING_RC_0_WORD_COUNT                      0x1
#define MC_EMEM_ARB_TIMING_RC_0_RESET_VAL                       _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_RESET_MASK                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_READ_MASK                       _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_WRITE_MASK                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_RC_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_RC_0_RC_FIELD                        _MK_FIELD_CONST(0x7f, MC_EMEM_ARB_TIMING_RC_0_RC_SHIFT)
#define MC_EMEM_ARB_TIMING_RC_0_RC_RANGE                        6:0
#define MC_EMEM_ARB_TIMING_RC_0_RC_WOFFSET                      0x0
#define MC_EMEM_ARB_TIMING_RC_0_RC_DEFAULT                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_RC_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_RC_SW_DEFAULT                   _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_RC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)


// Register MC_EMEM_ARB_TIMING_RAS_0
#define MC_EMEM_ARB_TIMING_RAS_0                        _MK_ADDR_CONST(0xa4)
#define MC_EMEM_ARB_TIMING_RAS_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_RAS_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_RAS_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_FIELD                      _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_TIMING_RAS_0_RAS_SHIFT)
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_RANGE                      5:0
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_SW_DEFAULT                 _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)


// Register MC_EMEM_ARB_TIMING_FAW_0
#define MC_EMEM_ARB_TIMING_FAW_0                        _MK_ADDR_CONST(0xa8)
#define MC_EMEM_ARB_TIMING_FAW_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_FAW_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_FAW_0_RESET_VAL                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_FAW_0_RESET_MASK                     _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_FAW_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_FAW_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_FAW_0_READ_MASK                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_FAW_0_WRITE_MASK                     _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_FIELD                      _MK_FIELD_CONST(0x7f, MC_EMEM_ARB_TIMING_FAW_0_FAW_SHIFT)
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_RANGE                      6:0
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_DEFAULT                    _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_SW_DEFAULT                 _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)


// Register MC_EMEM_ARB_TIMING_RRD_0
#define MC_EMEM_ARB_TIMING_RRD_0                        _MK_ADDR_CONST(0xac)
#define MC_EMEM_ARB_TIMING_RRD_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_RRD_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_RRD_0_RESET_VAL                      _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_FIELD                      _MK_FIELD_CONST(0xf, MC_EMEM_ARB_TIMING_RRD_0_RRD_SHIFT)
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_RANGE                      3:0
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_DEFAULT                    _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_SW_DEFAULT                 _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xf)


// Register MC_EMEM_ARB_TIMING_RAP2PRE_0
#define MC_EMEM_ARB_TIMING_RAP2PRE_0                    _MK_ADDR_CONST(0xb0)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_SECURE                     0x0
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_WORD_COUNT                         0x1
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RESET_VAL                  _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_FIELD                      _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_SHIFT)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_RANGE                      5:0
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_SW_DEFAULT                 _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)


// Register MC_EMEM_ARB_TIMING_WAP2PRE_0
#define MC_EMEM_ARB_TIMING_WAP2PRE_0                    _MK_ADDR_CONST(0xb4)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_SECURE                     0x0
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WORD_COUNT                         0x1
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_RESET_VAL                  _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_RESET_MASK                         _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_READ_MASK                  _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WRITE_MASK                         _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_FIELD                      _MK_FIELD_CONST(0x7f, MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_SHIFT)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_RANGE                      6:0
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_DEFAULT                    _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_SW_DEFAULT                 _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)


// Register MC_EMEM_ARB_TIMING_R2R_0
#define MC_EMEM_ARB_TIMING_R2R_0                        _MK_ADDR_CONST(0xb8)
#define MC_EMEM_ARB_TIMING_R2R_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_R2R_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_R2R_0_RESET_VAL                      _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_WRITE_MASK                     _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_FIELD                      _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_TIMING_R2R_0_R2R_SHIFT)
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_RANGE                      4:0
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_DEFAULT                    _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_SW_DEFAULT                 _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)


// Register MC_EMEM_ARB_TIMING_W2W_0
#define MC_EMEM_ARB_TIMING_W2W_0                        _MK_ADDR_CONST(0xbc)
#define MC_EMEM_ARB_TIMING_W2W_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_W2W_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_W2W_0_RESET_VAL                      _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_WRITE_MASK                     _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_FIELD                      _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_TIMING_W2W_0_W2W_SHIFT)
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_RANGE                      4:0
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_DEFAULT                    _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_SW_DEFAULT                 _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)


// Register MC_EMEM_ARB_TIMING_R2W_0
#define MC_EMEM_ARB_TIMING_R2W_0                        _MK_ADDR_CONST(0xc0)
#define MC_EMEM_ARB_TIMING_R2W_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_R2W_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_R2W_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_FIELD                      _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_TIMING_R2W_0_R2W_SHIFT)
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_RANGE                      5:0
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_SW_DEFAULT                 _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)


// Register MC_EMEM_ARB_TIMING_W2R_0
#define MC_EMEM_ARB_TIMING_W2R_0                        _MK_ADDR_CONST(0xc4)
#define MC_EMEM_ARB_TIMING_W2R_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_W2R_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_W2R_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_FIELD                      _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_TIMING_W2R_0_W2R_SHIFT)
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_RANGE                      5:0
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_SW_DEFAULT                 _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)


// Reserved address 200 [0xc8]

// Reserved address 204 [0xcc]

// Register MC_EMEM_ARB_DA_TURNS_0
#define MC_EMEM_ARB_DA_TURNS_0                  _MK_ADDR_CONST(0xd0)
#define MC_EMEM_ARB_DA_TURNS_0_SECURE                   0x0
#define MC_EMEM_ARB_DA_TURNS_0_WORD_COUNT                       0x1
#define MC_EMEM_ARB_DA_TURNS_0_RESET_VAL                        _MK_MASK_CONST(0xf0f0205)
#define MC_EMEM_ARB_DA_TURNS_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_DA_TURNS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0xf0f0205)
#define MC_EMEM_ARB_DA_TURNS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_DA_TURNS_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_DA_TURNS_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_FIELD                   _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_SHIFT)
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_RANGE                   7:0
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_WOFFSET                 0x0
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_DEFAULT                 _MK_MASK_CONST(0x5)
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_SW_DEFAULT                      _MK_MASK_CONST(0x5)
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_SHIFT                   _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_FIELD                   _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_SHIFT)
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_RANGE                   15:8
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_WOFFSET                 0x0
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_DEFAULT                 _MK_MASK_CONST(0x2)
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_SW_DEFAULT                      _MK_MASK_CONST(0x2)
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_FIELD                   _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_SHIFT)
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_RANGE                   23:16
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_WOFFSET                 0x0
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_DEFAULT                 _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_SW_DEFAULT                      _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_SHIFT                   _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_FIELD                   _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_SHIFT)
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_RANGE                   31:24
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_WOFFSET                 0x0
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_DEFAULT                 _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_SW_DEFAULT                      _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xff)


// Register MC_EMEM_ARB_DA_COVERS_0
#define MC_EMEM_ARB_DA_COVERS_0                 _MK_ADDR_CONST(0xd4)
#define MC_EMEM_ARB_DA_COVERS_0_SECURE                  0x0
#define MC_EMEM_ARB_DA_COVERS_0_WORD_COUNT                      0x1
#define MC_EMEM_ARB_DA_COVERS_0_RESET_VAL                       _MK_MASK_CONST(0xf0f0f)
#define MC_EMEM_ARB_DA_COVERS_0_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define MC_EMEM_ARB_DA_COVERS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0xf0f0f)
#define MC_EMEM_ARB_DA_COVERS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0xffffff)
#define MC_EMEM_ARB_DA_COVERS_0_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define MC_EMEM_ARB_DA_COVERS_0_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_FIELD                  _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_COVERS_0_RC_COVER_SHIFT)
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_RANGE                  7:0
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_WOFFSET                        0x0
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_DEFAULT                        _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_SW_DEFAULT                     _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_SHIFT                       _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_FIELD                       _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_SHIFT)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_RANGE                       15:8
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_WOFFSET                     0x0
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_DEFAULT                     _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_SW_DEFAULT                  _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_FIELD                       _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_SHIFT)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_RANGE                       23:16
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_WOFFSET                     0x0
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_DEFAULT                     _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_SW_DEFAULT                  _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)


// Register MC_EMEM_ARB_MISC0_0
#define MC_EMEM_ARB_MISC0_0                     _MK_ADDR_CONST(0xd8)
#define MC_EMEM_ARB_MISC0_0_SECURE                      0x0
#define MC_EMEM_ARB_MISC0_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_MISC0_0_RESET_VAL                   _MK_MASK_CONST(0x720a4010)
#define MC_EMEM_ARB_MISC0_0_RESET_MASK                  _MK_MASK_CONST(0x7fff7fff)
#define MC_EMEM_ARB_MISC0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x720a4010)
#define MC_EMEM_ARB_MISC0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x7fff7fff)
#define MC_EMEM_ARB_MISC0_0_READ_MASK                   _MK_MASK_CONST(0x7fff7fff)
#define MC_EMEM_ARB_MISC0_0_WRITE_MASK                  _MK_MASK_CONST(0x7fff7fff)
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_FIELD                       _MK_FIELD_CONST(0xff, MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_SHIFT)
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_RANGE                       7:0
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_WOFFSET                     0x0
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_DEFAULT                     _MK_MASK_CONST(0x10)
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_SW_DEFAULT                  _MK_MASK_CONST(0x10)
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_SHIFT                  _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_FIELD                  _MK_FIELD_CONST(0x7f, MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_SHIFT)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_RANGE                  14:8
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_WOFFSET                        0x0
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_DEFAULT                        _MK_MASK_CONST(0x40)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_SW_DEFAULT                     _MK_MASK_CONST(0x40)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)

#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_FIELD                      _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_SHIFT)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_RANGE                      20:16
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_WOFFSET                    0x0
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_DEFAULT                    _MK_MASK_CONST(0xa)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_SW_DEFAULT                 _MK_MASK_CONST(0xa)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)

#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_FIELD                 _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_SHIFT)
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_RANGE                 26:21
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_WOFFSET                       0x0
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x10)
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x10)
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)

#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_SHIFT                      _MK_SHIFT_CONST(27)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_SHIFT)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_RANGE                      27:27
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_WOFFSET                    0x0
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_SHIFT                  _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_FIELD                  _MK_FIELD_CONST(0x7, MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_SHIFT)
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_RANGE                  30:28
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_WOFFSET                        0x0
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_DEFAULT                        _MK_MASK_CONST(0x7)
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_SW_DEFAULT                     _MK_MASK_CONST(0x7)
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7)


// Register MC_EMEM_ARB_MISC1_0
#define MC_EMEM_ARB_MISC1_0                     _MK_ADDR_CONST(0xdc)
#define MC_EMEM_ARB_MISC1_0_SECURE                      0x0
#define MC_EMEM_ARB_MISC1_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_MISC1_0_RESET_VAL                   _MK_MASK_CONST(0x80a80000)
#define MC_EMEM_ARB_MISC1_0_RESET_MASK                  _MK_MASK_CONST(0xfbf80000)
#define MC_EMEM_ARB_MISC1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x80a80000)
#define MC_EMEM_ARB_MISC1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xfbf80000)
#define MC_EMEM_ARB_MISC1_0_READ_MASK                   _MK_MASK_CONST(0xfbf80000)
#define MC_EMEM_ARB_MISC1_0_WRITE_MASK                  _MK_MASK_CONST(0xfbf80000)
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_SHIFT                    _MK_SHIFT_CONST(19)
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_SHIFT)
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_RANGE                    19:19
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_WOFFSET                  0x0
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_SW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_INIT_ENUM                        ENABLE
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_PD_SHIFT                 _MK_SHIFT_CONST(20)
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_PD_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_PD_SHIFT)
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_PD_RANGE                 20:20
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_PD_WOFFSET                       0x0
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_PD_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_PD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_PD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_PD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_PD_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_PD_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_MISC1_0_INCLUDE_OTHER_CHANNEL_IDLE_PD_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_SHIFT                      _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_FIELD                      _MK_FIELD_CONST(0x7, MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_SHIFT)
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_RANGE                      23:21
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_WOFFSET                    0x0
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_DEFAULT                    _MK_MASK_CONST(0x5)
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_SW_DEFAULT                 _MK_MASK_CONST(0x5)
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_INIT_ENUM                  USE_EXPIRING_SOON_SLACK_THRESHOLD
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_ZERO_TICKS                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_USE_EXPIRING_SOON_SLACK_THRESHOLD                  _MK_ENUM_CONST(5)

#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_SHIFT                   _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_FIELD                   _MK_FIELD_CONST(0x3, MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_SHIFT)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_RANGE                   25:24
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_WOFFSET                 0x0
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_INIT_ENUM                       NORMAL
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_NORMAL                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_ISO                     _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_NONE                    _MK_ENUM_CONST(2)

#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_SHIFT                      _MK_SHIFT_CONST(27)
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_SHIFT)
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_RANGE                      27:27
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_WOFFSET                    0x0
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_SHIFT                   _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_FIELD                   _MK_FIELD_CONST(0xf, MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_SHIFT)
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_RANGE                   31:28
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_WOFFSET                 0x0
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_DEFAULT                 _MK_MASK_CONST(0x8)
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_SW_DEFAULT                      _MK_MASK_CONST(0x8)
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xf)


// Register MC_EMEM_ARB_RING1_THROTTLE_0
#define MC_EMEM_ARB_RING1_THROTTLE_0                    _MK_ADDR_CONST(0xe0)
#define MC_EMEM_ARB_RING1_THROTTLE_0_SECURE                     0x0
#define MC_EMEM_ARB_RING1_THROTTLE_0_WORD_COUNT                         0x1
#define MC_EMEM_ARB_RING1_THROTTLE_0_RESET_VAL                  _MK_MASK_CONST(0x1f0000)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RESET_MASK                         _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x1f0000)
#define MC_EMEM_ARB_RING1_THROTTLE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_READ_MASK                  _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_WRITE_MASK                         _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_FIELD                    _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_SHIFT)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_RANGE                    4:0
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_WOFFSET                  0x0
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)

#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_FIELD                   _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_SHIFT)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_RANGE                   20:16
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_WOFFSET                 0x0
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_DEFAULT                 _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_SW_DEFAULT                      _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)


// Register MC_EMEM_ARB_RING3_THROTTLE_0
#define MC_EMEM_ARB_RING3_THROTTLE_0                    _MK_ADDR_CONST(0xe4)
#define MC_EMEM_ARB_RING3_THROTTLE_0_SECURE                     0x0
#define MC_EMEM_ARB_RING3_THROTTLE_0_WORD_COUNT                         0x1
#define MC_EMEM_ARB_RING3_THROTTLE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RESET_MASK                         _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING3_THROTTLE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING3_THROTTLE_0_READ_MASK                  _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING3_THROTTLE_0_WRITE_MASK                         _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_FIELD                        _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_SHIFT)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_RANGE                        4:0
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_WOFFSET                      0x0
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)

#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_HIGH_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_HIGH_FIELD                   _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_HIGH_SHIFT)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_HIGH_RANGE                   20:16
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_HIGH_WOFFSET                 0x0
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_HIGH_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_HIGH_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_HIGH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_HIGH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)


// Register MC_EMEM_ARB_OVERRIDE_0
#define MC_EMEM_ARB_OVERRIDE_0                  _MK_ADDR_CONST(0xe8)
#define MC_EMEM_ARB_OVERRIDE_0_SECURE                   0x0
#define MC_EMEM_ARB_OVERRIDE_0_WORD_COUNT                       0x1
#define MC_EMEM_ARB_OVERRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x88)
#define MC_EMEM_ARB_OVERRIDE_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_OVERRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x88)
#define MC_EMEM_ARB_OVERRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_OVERRIDE_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_OVERRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_RANGE                       31:31
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_OVERRIDE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_RANGE                   30:30
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_WOFFSET                 0x0
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_OVERRIDE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(29)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_RANGE                    29:29
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_OVERRIDE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_RANGE                      28:28
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_WOFFSET                    0x0
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_OVERRIDE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(27)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_RANGE                       27:27
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_OVERRIDE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(26)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_RANGE                      26:26
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_WOFFSET                    0x0
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_OVERRIDE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(25)
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_RANGE                   25:25
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_WOFFSET                 0x0
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_OVERRIDE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_RANGE                 24:24
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_WOFFSET                       0x0
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_OVERRIDE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(23)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_RANGE                    23:23
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_OVERRIDE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(22)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_RANGE                    22:22
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_OVERRIDE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_RANGE                  21:21
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_WOFFSET                        0x0
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_OVERRIDE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(20)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_RANGE                       20:20
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_OVERRIDE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(19)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_RANGE                    19:19
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_OVERRIDE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(18)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_RANGE                    18:18
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_OVERRIDE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(17)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_RANGE                       17:17
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_OVERRIDE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_RANGE                    16:16
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_ENABLE                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_OVERRIDE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(15)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_RANGE                      15:15
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_WOFFSET                    0x0
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_OVERRIDE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(14)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_RANGE                     14:14
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_WOFFSET                   0x0
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_OVERRIDE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(13)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_RANGE                  13:13
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_WOFFSET                        0x0
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_OVERRIDE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(12)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_RANGE                 12:12
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_WOFFSET                       0x0
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_OVERRIDE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(11)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_RANGE                       11:11
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_OVERRIDE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(10)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_RANGE                        10:10
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_WOFFSET                      0x0
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_OVERRIDE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(9)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_RANGE                     9:9
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_WOFFSET                   0x0
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_OVERRIDE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_RANGE                     8:8
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_WOFFSET                   0x0
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_OVERRIDE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_SCALE_LA_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(7)
#define MC_EMEM_ARB_OVERRIDE_0_SCALE_LA_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_SCALE_LA_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_SCALE_LA_OVERRIDE_RANGE                  7:7
#define MC_EMEM_ARB_OVERRIDE_0_SCALE_LA_OVERRIDE_WOFFSET                        0x0
#define MC_EMEM_ARB_OVERRIDE_0_SCALE_LA_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_SCALE_LA_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_SCALE_LA_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_SCALE_LA_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_SCALE_LA_OVERRIDE_INIT_ENUM                      OVERRIDE
#define MC_EMEM_ARB_OVERRIDE_0_SCALE_LA_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_SCALE_LA_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_SCALE_LA_OVERRIDE_OVERRIDE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_WRITES_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(6)
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_WRITES_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_WRITES_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_WRITES_OVERRIDE_RANGE                   6:6
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_WRITES_OVERRIDE_WOFFSET                 0x0
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_WRITES_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_WRITES_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_WRITES_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_WRITES_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_WRITES_OVERRIDE_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_WRITES_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_WRITES_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_WRITES_OVERRIDE_OVERRIDE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_READS_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(5)
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_READS_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_READS_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_READS_OVERRIDE_RANGE                    5:5
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_READS_OVERRIDE_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_READS_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_READS_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_READS_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_READS_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_READS_OVERRIDE_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_READS_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_READS_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_FORCE_COALESCING_READS_OVERRIDE_OVERRIDE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_RANGE                     4:4
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_WOFFSET                   0x0
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_OVERRIDE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_MERGE_FDC_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(3)
#define MC_EMEM_ARB_OVERRIDE_0_MERGE_FDC_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_MERGE_FDC_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_MERGE_FDC_OVERRIDE_RANGE                 3:3
#define MC_EMEM_ARB_OVERRIDE_0_MERGE_FDC_OVERRIDE_WOFFSET                       0x0
#define MC_EMEM_ARB_OVERRIDE_0_MERGE_FDC_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_MERGE_FDC_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_MERGE_FDC_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_MERGE_FDC_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_MERGE_FDC_OVERRIDE_INIT_ENUM                     OVERRIDE
#define MC_EMEM_ARB_OVERRIDE_0_MERGE_FDC_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_MERGE_FDC_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_MERGE_FDC_OVERRIDE_OVERRIDE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_HINTS_ONLY_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_HINTS_ONLY_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_HINTS_ONLY_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_HINTS_ONLY_RANGE                        2:2
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_HINTS_ONLY_WOFFSET                      0x0
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_HINTS_ONLY_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_HINTS_ONLY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_HINTS_ONLY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_HINTS_ONLY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_HINTS_ONLY_INIT_ENUM                    EARLY_ACK_ALL
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_HINTS_ONLY_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_HINTS_ONLY_EARLY_ACK_ALL                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_HINTS_ONLY_ENABLE                       _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_HINTS_ONLY_EARLY_ACK_HINT                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_SCOREBOARD_SHIFT                        _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_SCOREBOARD_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_SCOREBOARD_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_SCOREBOARD_RANGE                        1:1
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_SCOREBOARD_WOFFSET                      0x0
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_SCOREBOARD_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_SCOREBOARD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_SCOREBOARD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_SCOREBOARD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_SCOREBOARD_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_SCOREBOARD_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_SCOREBOARD_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_RANGE                   0:0
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_WOFFSET                 0x0
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ENABLE_EARLY_ACK_ENABLE                  _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_RSV_0
#define MC_EMEM_ARB_RSV_0                       _MK_ADDR_CONST(0xec)
#define MC_EMEM_ARB_RSV_0_SECURE                        0x0
#define MC_EMEM_ARB_RSV_0_WORD_COUNT                    0x1
#define MC_EMEM_ARB_RSV_0_RESET_VAL                     _MK_MASK_CONST(0xff00ff00)
#define MC_EMEM_ARB_RSV_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_RSV_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0xff00ff00)
#define MC_EMEM_ARB_RSV_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_RSV_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_RSV_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_FIELD                 _MK_FIELD_CONST(0xff, MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_SHIFT)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_RANGE                 7:0
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_WOFFSET                       0x0
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_SHIFT                 _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_FIELD                 _MK_FIELD_CONST(0xff, MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_SHIFT)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_RANGE                 15:8
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_WOFFSET                       0x0
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_DEFAULT                       _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_SW_DEFAULT                    _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_FIELD                 _MK_FIELD_CONST(0xff, MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_SHIFT)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_RANGE                 23:16
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_WOFFSET                       0x0
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_SHIFT                 _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_FIELD                 _MK_FIELD_CONST(0xff, MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_SHIFT)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_RANGE                 31:24
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_WOFFSET                       0x0
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_DEFAULT                       _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_SW_DEFAULT                    _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)


// Reserved address 240 [0xf0]

// Register MC_CLKEN_OVERRIDE_0
#define MC_CLKEN_OVERRIDE_0                     _MK_ADDR_CONST(0xf4)
#define MC_CLKEN_OVERRIDE_0_SECURE                      0x0
#define MC_CLKEN_OVERRIDE_0_WORD_COUNT                  0x1
#define MC_CLKEN_OVERRIDE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_RESET_MASK                  _MK_MASK_CONST(0x1ed)
#define MC_CLKEN_OVERRIDE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1ed)
#define MC_CLKEN_OVERRIDE_0_READ_MASK                   _MK_MASK_CONST(0x1ed)
#define MC_CLKEN_OVERRIDE_0_WRITE_MASK                  _MK_MASK_CONST(0x1ed)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_FIELD                 _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_RANGE                 0:0
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_WOFFSET                       0x0
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_INIT_ENUM                     CLK_GATED
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_CLK_GATED                     _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_CLK_ALWAYS_ON                 _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_FIELD                        _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_RANGE                        2:2
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_WOFFSET                      0x0
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_INIT_ENUM                    CLK_GATED
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_CLK_GATED                    _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_CLK_ALWAYS_ON                        _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_SHIFT                        _MK_SHIFT_CONST(3)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_FIELD                        _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_RANGE                        3:3
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_WOFFSET                      0x0
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_INIT_ENUM                    CLK_GATED
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_CLK_GATED                    _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_CLK_ALWAYS_ON                        _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_SHIFT                  _MK_SHIFT_CONST(5)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_FIELD                  _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_RANGE                  5:5
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_WOFFSET                        0x0
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_INIT_ENUM                      CLK_GATED
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_CLK_GATED                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_CLK_ALWAYS_ON                  _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_ENABLE                 _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_DISABLED                       _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_ENABLED                        _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_SHIFT                 _MK_SHIFT_CONST(6)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_FIELD                 _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_RANGE                 6:6
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_WOFFSET                       0x0
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_INIT_ENUM                     CLK_GATED
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_CLK_GATED                     _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_CLK_ALWAYS_ON                 _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_SHIFT                 _MK_SHIFT_CONST(7)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_FIELD                 _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_RANGE                 7:7
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_WOFFSET                       0x0
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_INIT_ENUM                     CLK_GATED
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_CLK_GATED                     _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_CLK_ALWAYS_ON                 _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_SHIFT                   _MK_SHIFT_CONST(8)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_FIELD                   _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_RANGE                   8:8
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_WOFFSET                 0x0
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_INIT_ENUM                       CLK_GATED
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_CLK_GATED                       _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_CLK_ALWAYS_ON                   _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_ENABLE                  _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_DISABLED                        _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_ENABLED                 _MK_ENUM_CONST(1)


// Register MC_TIMING_CONTROL_DBG_0
#define MC_TIMING_CONTROL_DBG_0                 _MK_ADDR_CONST(0xf8)
#define MC_TIMING_CONTROL_DBG_0_SECURE                  0x0
#define MC_TIMING_CONTROL_DBG_0_WORD_COUNT                      0x1
#define MC_TIMING_CONTROL_DBG_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define MC_TIMING_CONTROL_DBG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0xf)
#define MC_TIMING_CONTROL_DBG_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MASK                      _MK_MASK_CONST(0xf)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_FIELD                  _MK_FIELD_CONST(0x1, MC_TIMING_CONTROL_DBG_0_READ_MUX_SHIFT)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_RANGE                  0:0
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_WOFFSET                        0x0
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_INIT_ENUM                      ACTIVE
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_ACTIVE                 _MK_ENUM_CONST(0)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_ASSEMBLY                       _MK_ENUM_CONST(1)

#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_FIELD                 _MK_FIELD_CONST(0x1, MC_TIMING_CONTROL_DBG_0_WRITE_MUX_SHIFT)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_RANGE                 1:1
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_WOFFSET                       0x0
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_INIT_ENUM                     ASSEMBLY
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_ASSEMBLY                      _MK_ENUM_CONST(0)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_ACTIVE                        _MK_ENUM_CONST(1)

#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_SHIFT                      _MK_SHIFT_CONST(2)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_FIELD                      _MK_FIELD_CONST(0x1, MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_SHIFT)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_RANGE                      2:2
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_WOFFSET                    0x0
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_INIT_ENUM                  DISABLED
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_DISABLED                   _MK_ENUM_CONST(0)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_ENABLED                    _MK_ENUM_CONST(1)

#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_SHIFT                       _MK_SHIFT_CONST(3)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_FIELD                       _MK_FIELD_CONST(0x1, MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_SHIFT)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_RANGE                       3:3
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_WOFFSET                     0x0
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_INIT_ENUM                   DISABLED
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_DISABLED                    _MK_ENUM_CONST(0)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_ENABLED                     _MK_ENUM_CONST(1)


// Register MC_TIMING_CONTROL_0
#define MC_TIMING_CONTROL_0                     _MK_ADDR_CONST(0xfc)
#define MC_TIMING_CONTROL_0_SECURE                      0x0
#define MC_TIMING_CONTROL_0_WORD_COUNT                  0x1
#define MC_TIMING_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_FIELD                 _MK_FIELD_CONST(0x1, MC_TIMING_CONTROL_0_TIMING_UPDATE_SHIFT)
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_RANGE                 0:0
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_WOFFSET                       0x0
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_STAT_CONTROL_0
#define MC_STAT_CONTROL_0                       _MK_ADDR_CONST(0x100)
#define MC_STAT_CONTROL_0_SECURE                        0x0
#define MC_STAT_CONTROL_0_WORD_COUNT                    0x1
#define MC_STAT_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define MC_STAT_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define MC_STAT_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define MC_STAT_CONTROL_0_EMC_GATHER_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_STAT_CONTROL_0_EMC_GATHER_FIELD                      _MK_FIELD_CONST(0x3, MC_STAT_CONTROL_0_EMC_GATHER_SHIFT)
#define MC_STAT_CONTROL_0_EMC_GATHER_RANGE                      1:0
#define MC_STAT_CONTROL_0_EMC_GATHER_WOFFSET                    0x0
#define MC_STAT_CONTROL_0_EMC_GATHER_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_EMC_GATHER_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_STAT_CONTROL_0_EMC_GATHER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_EMC_GATHER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_EMC_GATHER_INIT_ENUM                  RST
#define MC_STAT_CONTROL_0_EMC_GATHER_RST                        _MK_ENUM_CONST(0)
#define MC_STAT_CONTROL_0_EMC_GATHER_DISABLE                    _MK_ENUM_CONST(2)
#define MC_STAT_CONTROL_0_EMC_GATHER_ENABLE                     _MK_ENUM_CONST(3)


// Register MC_STAT_STATUS_0
#define MC_STAT_STATUS_0                        _MK_ADDR_CONST(0x104)
#define MC_STAT_STATUS_0_SECURE                         0x0
#define MC_STAT_STATUS_0_WORD_COUNT                     0x1
#define MC_STAT_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_EMC_LIMIT_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_STAT_STATUS_0_EMC_LIMIT_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_STATUS_0_EMC_LIMIT_SHIFT)
#define MC_STAT_STATUS_0_EMC_LIMIT_RANGE                        0:0
#define MC_STAT_STATUS_0_EMC_LIMIT_WOFFSET                      0x0
#define MC_STAT_STATUS_0_EMC_LIMIT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_EMC_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_EMC_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_EMC_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_CLOCK_LIMIT_0
#define MC_STAT_EMC_CLOCK_LIMIT_0                       _MK_ADDR_CONST(0x108)
#define MC_STAT_EMC_CLOCK_LIMIT_0_SECURE                        0x0
#define MC_STAT_EMC_CLOCK_LIMIT_0_WORD_COUNT                    0x1
#define MC_STAT_EMC_CLOCK_LIMIT_0_RESET_VAL                     _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCK_LIMIT_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCK_LIMIT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCK_LIMIT_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_FIELD                 _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_SHIFT)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_RANGE                 31:0
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_WOFFSET                       0x0
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_DEFAULT                       _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_INIT_ENUM                     -1


// Register MC_STAT_EMC_CLOCK_LIMIT_MSBS_0
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0                  _MK_ADDR_CONST(0x10c)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_SECURE                   0x0
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_RESET_VAL                        _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_FIELD                       _MK_FIELD_CONST(0xffff, MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_SHIFT)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_RANGE                       15:0
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_WOFFSET                     0x0
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_DEFAULT                     _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_CLOCKS_0
#define MC_STAT_EMC_CLOCKS_0                    _MK_ADDR_CONST(0x110)
#define MC_STAT_EMC_CLOCKS_0_SECURE                     0x0
#define MC_STAT_EMC_CLOCKS_0_WORD_COUNT                         0x1
#define MC_STAT_EMC_CLOCKS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCKS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCKS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_FIELD                   _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_SHIFT)
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_RANGE                   31:0
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_WOFFSET                 0x0
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_CLOCKS_MSBS_0
#define MC_STAT_EMC_CLOCKS_MSBS_0                       _MK_ADDR_CONST(0x114)
#define MC_STAT_EMC_CLOCKS_MSBS_0_SECURE                        0x0
#define MC_STAT_EMC_CLOCKS_MSBS_0_WORD_COUNT                    0x1
#define MC_STAT_EMC_CLOCKS_MSBS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCKS_MSBS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCKS_MSBS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_FIELD                 _MK_FIELD_CONST(0xffff, MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_SHIFT)
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_RANGE                 15:0
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_WOFFSET                       0x0
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0                  _MK_ADDR_CONST(0x118)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0                  _MK_ADDR_CONST(0x11c)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_RESET_VAL                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_DEFAULT                     _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0                   _MK_ADDR_CONST(0x120)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_SECURE                    0x0
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_WORD_COUNT                        0x1
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_RESET_VAL                         _MK_MASK_CONST(0x7fff8000)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_FIELD                      _MK_FIELD_CONST(0xffff, MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_RANGE                      15:0
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_DEFAULT                    _MK_MASK_CONST(0x8000)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_FIELD                      _MK_FIELD_CONST(0xffff, MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_RANGE                      31:16
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_DEFAULT                    _MK_MASK_CONST(0x7fff)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0                 _MK_ADDR_CONST(0x124)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_SECURE                  0x0
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_WORD_COUNT                      0x1
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_RESET_MASK                      _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_READ_MASK                       _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_WRITE_MASK                      _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_FIELD                 _MK_FIELD_CONST(0x3, MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_RANGE                 1:0
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_INIT_ENUM                     DISABLE
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_MATCH                 _MK_ENUM_CONST(3)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_MATCH_INVERTED                        _MK_ENUM_CONST(2)


// Register MC_STAT_EMC_FILTER_SET0_CLIENT_0_0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0                      _MK_ADDR_CONST(0x128)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_RESET_VAL                    _MK_MASK_CONST(0x71ff8e7f)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_RESET_MASK                   _MK_MASK_CONST(0x71ff8e7f)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_READ_MASK                    _MK_MASK_CONST(0x71ff8e7f)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_WRITE_MASK                   _MK_MASK_CONST(0x71ff8e7f)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_RANGE                    0:0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_SHIFT                       _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_RANGE                       1:1
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_SHIFT                      _MK_SHIFT_CONST(2)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_RANGE                      2:2
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_SHIFT                       _MK_SHIFT_CONST(3)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_RANGE                       3:3
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_SHIFT                      _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_RANGE                      4:4
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_SHIFT                       _MK_SHIFT_CONST(5)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_RANGE                       5:5
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_SHIFT                      _MK_SHIFT_CONST(6)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_RANGE                      6:6
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_SHIFT                   _MK_SHIFT_CONST(9)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_RANGE                   9:9
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_SHIFT                    _MK_SHIFT_CONST(10)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_RANGE                    10:10
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_SHIFT                    _MK_SHIFT_CONST(11)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_RANGE                    11:11
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_SHIFT                       _MK_SHIFT_CONST(15)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_RANGE                       15:15
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_RANGE                       16:16
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_RANGE                      17:17
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_SHIFT                  _MK_SHIFT_CONST(18)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_RANGE                  18:18
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_SHIFT                 _MK_SHIFT_CONST(19)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_RANGE                 19:19
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_SHIFT                    _MK_SHIFT_CONST(20)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_RANGE                    20:20
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_SHIFT                    _MK_SHIFT_CONST(21)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_RANGE                    21:21
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_SHIFT                      _MK_SHIFT_CONST(22)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_RANGE                      22:22
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_SHIFT                 _MK_SHIFT_CONST(23)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_RANGE                 23:23
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_SHIFT                  _MK_SHIFT_CONST(24)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_RANGE                  24:24
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_SHIFT                        _MK_SHIFT_CONST(28)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_RANGE                        28:28
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MSENCSRD_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_SHIFT                     _MK_SHIFT_CONST(29)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_RANGE                     29:29
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_SHIFT                     _MK_SHIFT_CONST(30)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_RANGE                     30:30
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_ENABLE                    _MK_ENUM_CONST(1)


// Register MC_STAT_EMC_FILTER_SET0_CLIENT_1_0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0                      _MK_ADDR_CONST(0x12c)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_RESET_VAL                    _MK_MASK_CONST(0xdbfdfffd)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_RESET_MASK                   _MK_MASK_CONST(0xdbfdfffd)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_READ_MASK                    _MK_MASK_CONST(0xdbfdfffd)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_WRITE_MASK                   _MK_MASK_CONST(0xdbfdfffd)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXL2SRD_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXL2SRD_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXL2SRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXL2SRD_RANGE                        0:0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXL2SRD_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXL2SRD_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXL2SRD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXL2SRD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXL2SRD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXL2SRD_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXL2SRD_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXL2SRD_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_RANGE                        2:2
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_SHIFT                 _MK_SHIFT_CONST(3)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_RANGE                 3:3
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_SHIFT                 _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_RANGE                 4:4
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_SHIFT                 _MK_SHIFT_CONST(5)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_RANGE                 5:5
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_SHIFT                       _MK_SHIFT_CONST(6)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_RANGE                       6:6
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_SHIFT                 _MK_SHIFT_CONST(7)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_RANGE                 7:7
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_SHIFT                    _MK_SHIFT_CONST(8)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_RANGE                    8:8
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_SHIFT                    _MK_SHIFT_CONST(9)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_RANGE                    9:9
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_SHIFT                    _MK_SHIFT_CONST(10)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_RANGE                    10:10
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_SHIFT                        _MK_SHIFT_CONST(11)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_RANGE                        11:11
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MSENCSWR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_SHIFT                   _MK_SHIFT_CONST(12)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_RANGE                   12:12
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_SHIFT                    _MK_SHIFT_CONST(13)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_RANGE                    13:13
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_SHIFT                    _MK_SHIFT_CONST(14)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_RANGE                    14:14
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_SHIFT                    _MK_SHIFT_CONST(15)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_RANGE                    15:15
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_RANGE                    16:16
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_SHIFT                       _MK_SHIFT_CONST(18)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_RANGE                       18:18
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_SHIFT                  _MK_SHIFT_CONST(19)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_RANGE                  19:19
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_SHIFT                 _MK_SHIFT_CONST(20)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_RANGE                 20:20
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_SHIFT                    _MK_SHIFT_CONST(21)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_RANGE                    21:21
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_SHIFT                 _MK_SHIFT_CONST(22)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_RANGE                 22:22
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_SHIFT                    _MK_SHIFT_CONST(23)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_RANGE                    23:23
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_SHIFT                       _MK_SHIFT_CONST(24)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_RANGE                       24:24
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_SHIFT                 _MK_SHIFT_CONST(25)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_RANGE                 25:25
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_SHIFT                     _MK_SHIFT_CONST(27)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_RANGE                     27:27
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_SHIFT                     _MK_SHIFT_CONST(28)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_RANGE                     28:28
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_SHIFT                        _MK_SHIFT_CONST(30)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_RANGE                        30:30
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_SHIFT                 _MK_SHIFT_CONST(31)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_RANGE                 31:31
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_ENABLE                        _MK_ENUM_CONST(1)


// Register MC_STAT_EMC_FILTER_SET0_CLIENT_2_0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0                      _MK_ADDR_CONST(0x130)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_RESET_VAL                    _MK_MASK_CONST(0x3ffc03)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_RESET_MASK                   _MK_MASK_CONST(0x3ffc03)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_READ_MASK                    _MK_MASK_CONST(0x3ffc03)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_WRITE_MASK                   _MK_MASK_CONST(0x3ffc03)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_RANGE                 0:0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_RANGE                 1:1
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_SHIFT                      _MK_SHIFT_CONST(10)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_RANGE                      10:10
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_SHIFT                      _MK_SHIFT_CONST(11)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_RANGE                      11:11
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_HOSTW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_SHIFT                       _MK_SHIFT_CONST(12)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_RANGE                       12:12
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_SHIFT                       _MK_SHIFT_CONST(13)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_RANGE                       13:13
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_XUSB_DEVW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR3_SHIFT                 _MK_SHIFT_CONST(14)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR3_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR3_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR3_RANGE                 14:14
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR3_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR3_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR3_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR3_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR3_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD3_SHIFT                 _MK_SHIFT_CONST(15)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD3_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD3_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD3_RANGE                 15:15
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD3_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD3_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD3_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD3_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD3_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR4_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR4_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR4_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR4_RANGE                 16:16
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR4_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR4_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR4_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR4_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDWR4_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD4_SHIFT                 _MK_SHIFT_CONST(17)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD4_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD4_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD4_RANGE                 17:17
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD4_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD4_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD4_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD4_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_FDCDRD4_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFR_SHIFT                 _MK_SHIFT_CONST(18)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFR_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFR_RANGE                 18:18
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFR_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFR_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFR_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFW_SHIFT                 _MK_SHIFT_CONST(19)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFW_RANGE                 19:19
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_EMUCIFW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_SHIFT                 _MK_SHIFT_CONST(20)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_RANGE                 20:20
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSRD_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_SHIFT                 _MK_SHIFT_CONST(21)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_RANGE                 21:21
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_TSECSWR_ENABLE                        _MK_ENUM_CONST(1)


// Reserved address 308 [0x134]

// Register MC_STAT_EMC_SET0_COUNT_0
#define MC_STAT_EMC_SET0_COUNT_0                        _MK_ADDR_CONST(0x138)
#define MC_STAT_EMC_SET0_COUNT_0_SECURE                         0x0
#define MC_STAT_EMC_SET0_COUNT_0_WORD_COUNT                     0x1
#define MC_STAT_EMC_SET0_COUNT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_COUNT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_COUNT_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_FIELD                   _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_SHIFT)
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_RANGE                   31:0
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_WOFFSET                 0x0
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_COUNT_MSBS_0
#define MC_STAT_EMC_SET0_COUNT_MSBS_0                   _MK_ADDR_CONST(0x13c)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_SECURE                    0x0
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_WORD_COUNT                        0x1
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_FIELD                 _MK_FIELD_CONST(0xffff, MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_SHIFT)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_RANGE                 15:0
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_WOFFSET                       0x0
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_SLACK_ACCUM_0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0                  _MK_ADDR_CONST(0x140)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_SECURE                   0x0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_FIELD                       _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_SHIFT)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_RANGE                       31:0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_WOFFSET                     0x0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0                     _MK_ADDR_CONST(0x144)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_SECURE                      0x0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_WORD_COUNT                  0x1
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_FIELD                     _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_SHIFT)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_RANGE                     31:0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_WOFFSET                   0x0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_HISTO_COUNT_0
#define MC_STAT_EMC_SET0_HISTO_COUNT_0                  _MK_ADDR_CONST(0x148)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_SECURE                   0x0
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_FIELD                       _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_SHIFT)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_RANGE                       31:0
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_WOFFSET                     0x0
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0                     _MK_ADDR_CONST(0x14c)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_SECURE                      0x0
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_WORD_COUNT                  0x1
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_FIELD                     _MK_FIELD_CONST(0xffff, MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_SHIFT)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_RANGE                     15:0
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_WOFFSET                   0x0
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0                       _MK_ADDR_CONST(0x150)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_SECURE                        0x0
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_WORD_COUNT                    0x1
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_RESET_VAL                     _MK_MASK_CONST(0x7fff)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_FIELD                 _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_SHIFT)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_RANGE                 31:0
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_WOFFSET                       0x0
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_DEFAULT                       _MK_MASK_CONST(0x7fff)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 340 [0x154]

// Register MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0                  _MK_ADDR_CONST(0x158)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0                  _MK_ADDR_CONST(0x15c)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_RESET_VAL                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_DEFAULT                     _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0                   _MK_ADDR_CONST(0x160)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_SECURE                    0x0
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_WORD_COUNT                        0x1
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_RESET_VAL                         _MK_MASK_CONST(0x7fff8000)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_FIELD                      _MK_FIELD_CONST(0xffff, MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_RANGE                      15:0
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_DEFAULT                    _MK_MASK_CONST(0x8000)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_FIELD                      _MK_FIELD_CONST(0xffff, MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_RANGE                      31:16
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_DEFAULT                    _MK_MASK_CONST(0x7fff)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0                 _MK_ADDR_CONST(0x164)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_SECURE                  0x0
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_WORD_COUNT                      0x1
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_RESET_MASK                      _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_READ_MASK                       _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_WRITE_MASK                      _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_FIELD                 _MK_FIELD_CONST(0x3, MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_RANGE                 1:0
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_INIT_ENUM                     DISABLE
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_MATCH                 _MK_ENUM_CONST(3)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_MATCH_INVERTED                        _MK_ENUM_CONST(2)


// Register MC_STAT_EMC_FILTER_SET1_CLIENT_0_0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0                      _MK_ADDR_CONST(0x168)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_RESET_VAL                    _MK_MASK_CONST(0x71ff8e7f)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_RESET_MASK                   _MK_MASK_CONST(0x71ff8e7f)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_READ_MASK                    _MK_MASK_CONST(0x71ff8e7f)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_WRITE_MASK                   _MK_MASK_CONST(0x71ff8e7f)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_RANGE                    0:0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_SHIFT                       _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_RANGE                       1:1
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_SHIFT                      _MK_SHIFT_CONST(2)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_RANGE                      2:2
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_SHIFT                       _MK_SHIFT_CONST(3)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_RANGE                       3:3
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_SHIFT                      _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_RANGE                      4:4
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_SHIFT                       _MK_SHIFT_CONST(5)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_RANGE                       5:5
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_SHIFT                      _MK_SHIFT_CONST(6)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_RANGE                      6:6
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_SHIFT                   _MK_SHIFT_CONST(9)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_RANGE                   9:9
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_SHIFT                    _MK_SHIFT_CONST(10)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_RANGE                    10:10
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_SHIFT                    _MK_SHIFT_CONST(11)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_RANGE                    11:11
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_SHIFT                       _MK_SHIFT_CONST(15)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_RANGE                       15:15
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_RANGE                       16:16
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_RANGE                      17:17
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_SHIFT                  _MK_SHIFT_CONST(18)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_RANGE                  18:18
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_SHIFT                 _MK_SHIFT_CONST(19)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_RANGE                 19:19
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_SHIFT                    _MK_SHIFT_CONST(20)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_RANGE                    20:20
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_SHIFT                    _MK_SHIFT_CONST(21)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_RANGE                    21:21
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_SHIFT                      _MK_SHIFT_CONST(22)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_RANGE                      22:22
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_SHIFT                 _MK_SHIFT_CONST(23)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_RANGE                 23:23
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_SHIFT                  _MK_SHIFT_CONST(24)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_RANGE                  24:24
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_SHIFT                        _MK_SHIFT_CONST(28)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_RANGE                        28:28
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MSENCSRD_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_SHIFT                     _MK_SHIFT_CONST(29)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_RANGE                     29:29
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_SHIFT                     _MK_SHIFT_CONST(30)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_RANGE                     30:30
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_ENABLE                    _MK_ENUM_CONST(1)


// Register MC_STAT_EMC_FILTER_SET1_CLIENT_1_0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0                      _MK_ADDR_CONST(0x16c)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_RESET_VAL                    _MK_MASK_CONST(0xdbfdfffd)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_RESET_MASK                   _MK_MASK_CONST(0xdbfdfffd)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_READ_MASK                    _MK_MASK_CONST(0xdbfdfffd)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_WRITE_MASK                   _MK_MASK_CONST(0xdbfdfffd)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXL2SRD_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXL2SRD_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXL2SRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXL2SRD_RANGE                        0:0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXL2SRD_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXL2SRD_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXL2SRD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXL2SRD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXL2SRD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXL2SRD_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXL2SRD_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXL2SRD_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_RANGE                        2:2
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_SHIFT                 _MK_SHIFT_CONST(3)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_RANGE                 3:3
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_SHIFT                 _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_RANGE                 4:4
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_SHIFT                 _MK_SHIFT_CONST(5)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_RANGE                 5:5
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_SHIFT                       _MK_SHIFT_CONST(6)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_RANGE                       6:6
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_SHIFT                 _MK_SHIFT_CONST(7)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_RANGE                 7:7
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_SHIFT                    _MK_SHIFT_CONST(8)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_RANGE                    8:8
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_SHIFT                    _MK_SHIFT_CONST(9)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_RANGE                    9:9
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_SHIFT                    _MK_SHIFT_CONST(10)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_RANGE                    10:10
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_SHIFT                        _MK_SHIFT_CONST(11)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_RANGE                        11:11
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MSENCSWR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_SHIFT                   _MK_SHIFT_CONST(12)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_RANGE                   12:12
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_SHIFT                    _MK_SHIFT_CONST(13)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_RANGE                    13:13
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_SHIFT                    _MK_SHIFT_CONST(14)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_RANGE                    14:14
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_SHIFT                    _MK_SHIFT_CONST(15)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_RANGE                    15:15
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_RANGE                    16:16
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_SHIFT                       _MK_SHIFT_CONST(18)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_RANGE                       18:18
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_SHIFT                  _MK_SHIFT_CONST(19)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_RANGE                  19:19
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_SHIFT                 _MK_SHIFT_CONST(20)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_RANGE                 20:20
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_SHIFT                    _MK_SHIFT_CONST(21)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_RANGE                    21:21
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_SHIFT                 _MK_SHIFT_CONST(22)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_RANGE                 22:22
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_SHIFT                    _MK_SHIFT_CONST(23)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_RANGE                    23:23
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_SHIFT                       _MK_SHIFT_CONST(24)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_RANGE                       24:24
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_SHIFT                 _MK_SHIFT_CONST(25)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_RANGE                 25:25
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_SHIFT                     _MK_SHIFT_CONST(27)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_RANGE                     27:27
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_SHIFT                     _MK_SHIFT_CONST(28)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_RANGE                     28:28
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_SHIFT                        _MK_SHIFT_CONST(30)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_RANGE                        30:30
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_SHIFT                 _MK_SHIFT_CONST(31)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_RANGE                 31:31
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_ENABLE                        _MK_ENUM_CONST(1)


// Register MC_STAT_EMC_FILTER_SET1_CLIENT_2_0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0                      _MK_ADDR_CONST(0x170)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_RESET_VAL                    _MK_MASK_CONST(0x3ffc03)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_RESET_MASK                   _MK_MASK_CONST(0x3ffc03)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_READ_MASK                    _MK_MASK_CONST(0x3ffc03)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_WRITE_MASK                   _MK_MASK_CONST(0x3ffc03)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_RANGE                 0:0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_RANGE                 1:1
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_SHIFT                      _MK_SHIFT_CONST(10)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_RANGE                      10:10
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_SHIFT                      _MK_SHIFT_CONST(11)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_RANGE                      11:11
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_HOSTW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_SHIFT                       _MK_SHIFT_CONST(12)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_RANGE                       12:12
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_SHIFT                       _MK_SHIFT_CONST(13)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_RANGE                       13:13
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_XUSB_DEVW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR3_SHIFT                 _MK_SHIFT_CONST(14)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR3_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR3_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR3_RANGE                 14:14
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR3_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR3_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR3_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR3_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR3_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD3_SHIFT                 _MK_SHIFT_CONST(15)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD3_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD3_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD3_RANGE                 15:15
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD3_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD3_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD3_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD3_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD3_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR4_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR4_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR4_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR4_RANGE                 16:16
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR4_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR4_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR4_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR4_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDWR4_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD4_SHIFT                 _MK_SHIFT_CONST(17)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD4_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD4_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD4_RANGE                 17:17
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD4_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD4_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD4_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD4_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_FDCDRD4_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFR_SHIFT                 _MK_SHIFT_CONST(18)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFR_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFR_RANGE                 18:18
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFR_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFR_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFR_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFW_SHIFT                 _MK_SHIFT_CONST(19)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFW_RANGE                 19:19
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_EMUCIFW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_SHIFT                 _MK_SHIFT_CONST(20)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_RANGE                 20:20
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSRD_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_SHIFT                 _MK_SHIFT_CONST(21)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_RANGE                 21:21
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_TSECSWR_ENABLE                        _MK_ENUM_CONST(1)


// Reserved address 372 [0x174]

// Register MC_STAT_EMC_SET1_COUNT_0
#define MC_STAT_EMC_SET1_COUNT_0                        _MK_ADDR_CONST(0x178)
#define MC_STAT_EMC_SET1_COUNT_0_SECURE                         0x0
#define MC_STAT_EMC_SET1_COUNT_0_WORD_COUNT                     0x1
#define MC_STAT_EMC_SET1_COUNT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_COUNT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_COUNT_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_FIELD                   _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_SHIFT)
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_RANGE                   31:0
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_WOFFSET                 0x0
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_COUNT_MSBS_0
#define MC_STAT_EMC_SET1_COUNT_MSBS_0                   _MK_ADDR_CONST(0x17c)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_SECURE                    0x0
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_WORD_COUNT                        0x1
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_FIELD                 _MK_FIELD_CONST(0xffff, MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_SHIFT)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_RANGE                 15:0
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_WOFFSET                       0x0
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_SLACK_ACCUM_0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0                  _MK_ADDR_CONST(0x180)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_SECURE                   0x0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_FIELD                       _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_SHIFT)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_RANGE                       31:0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_WOFFSET                     0x0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0                     _MK_ADDR_CONST(0x184)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_SECURE                      0x0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_WORD_COUNT                  0x1
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_FIELD                     _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_SHIFT)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_RANGE                     31:0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_WOFFSET                   0x0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_HISTO_COUNT_0
#define MC_STAT_EMC_SET1_HISTO_COUNT_0                  _MK_ADDR_CONST(0x188)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_SECURE                   0x0
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_FIELD                       _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_SHIFT)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_RANGE                       31:0
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_WOFFSET                     0x0
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0                     _MK_ADDR_CONST(0x18c)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_SECURE                      0x0
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_WORD_COUNT                  0x1
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_FIELD                     _MK_FIELD_CONST(0xffff, MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_SHIFT)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_RANGE                     15:0
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_WOFFSET                   0x0
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0                       _MK_ADDR_CONST(0x190)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_SECURE                        0x0
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_WORD_COUNT                    0x1
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_RESET_VAL                     _MK_MASK_CONST(0x7fff)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_FIELD                 _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_SHIFT)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_RANGE                 31:0
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_WOFFSET                       0x0
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_DEFAULT                       _MK_MASK_CONST(0x7fff)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 404 [0x194]

// Register MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0                  _MK_ADDR_CONST(0x198)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0                  _MK_ADDR_CONST(0x19c)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_RESET_VAL                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_DEFAULT                     _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET0_ASID_0
#define MC_STAT_EMC_FILTER_SET0_ASID_0                  _MK_ADDR_CONST(0x1a0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET0_ASID_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET0_ASID_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_RESET_MASK                       _MK_MASK_CONST(0x30000)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_READ_MASK                        _MK_MASK_CONST(0x30003)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_WRITE_MASK                       _MK_MASK_CONST(0x30003)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_ASID_FIELD                       _MK_FIELD_CONST(0x3, MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_ASID_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_ASID_RANGE                       1:0
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_ASID_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_FIELD                 _MK_FIELD_CONST(0x3, MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_RANGE                 17:16
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_INIT_ENUM                     DISABLE
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_MATCH                 _MK_ENUM_CONST(3)
#define MC_STAT_EMC_FILTER_SET0_ASID_0_EMC_FILTER_SET0_MATCH_ASID_MATCH_INVERTED                        _MK_ENUM_CONST(2)


// Reserved address 420 [0x1a4]

// Register MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0                  _MK_ADDR_CONST(0x1a8)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0                  _MK_ADDR_CONST(0x1ac)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_RESET_VAL                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_DEFAULT                     _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET1_ASID_0
#define MC_STAT_EMC_FILTER_SET1_ASID_0                  _MK_ADDR_CONST(0x1b0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET1_ASID_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET1_ASID_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_RESET_MASK                       _MK_MASK_CONST(0x30000)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_READ_MASK                        _MK_MASK_CONST(0x30003)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_WRITE_MASK                       _MK_MASK_CONST(0x30003)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_ASID_FIELD                       _MK_FIELD_CONST(0x3, MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_ASID_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_ASID_RANGE                       1:0
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_ASID_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_FIELD                 _MK_FIELD_CONST(0x3, MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_RANGE                 17:16
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_INIT_ENUM                     DISABLE
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_MATCH                 _MK_ENUM_CONST(3)
#define MC_STAT_EMC_FILTER_SET1_ASID_0_EMC_FILTER_SET1_MATCH_ASID_MATCH_INVERTED                        _MK_ENUM_CONST(2)


// Reserved address 436 [0x1b4]

// Register MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0                     _MK_ADDR_CONST(0x1b8)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_SECURE                      0x0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_WORD_COUNT                  0x1
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_EMC_SET0_IDLE_CYCLE_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_EMC_SET0_IDLE_CYCLE_COUNT_FIELD                     _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_EMC_SET0_IDLE_CYCLE_COUNT_SHIFT)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_EMC_SET0_IDLE_CYCLE_COUNT_RANGE                     31:0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_EMC_SET0_IDLE_CYCLE_COUNT_WOFFSET                   0x0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_EMC_SET0_IDLE_CYCLE_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_EMC_SET0_IDLE_CYCLE_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_EMC_SET0_IDLE_CYCLE_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0_EMC_SET0_IDLE_CYCLE_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0                 _MK_ADDR_CONST(0x1bc)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_SECURE                  0x0
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_WORD_COUNT                      0x1
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_EMC_SET0_IDLE_CYCLE_COUNT_MSBS_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_EMC_SET0_IDLE_CYCLE_COUNT_MSBS_FIELD                    _MK_FIELD_CONST(0xffff, MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_EMC_SET0_IDLE_CYCLE_COUNT_MSBS_SHIFT)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_EMC_SET0_IDLE_CYCLE_COUNT_MSBS_RANGE                    15:0
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_EMC_SET0_IDLE_CYCLE_COUNT_MSBS_WOFFSET                  0x0
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_EMC_SET0_IDLE_CYCLE_COUNT_MSBS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_EMC_SET0_IDLE_CYCLE_COUNT_MSBS_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_EMC_SET0_IDLE_CYCLE_COUNT_MSBS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0_EMC_SET0_IDLE_CYCLE_COUNT_MSBS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0                  _MK_ADDR_CONST(0x1c0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_SECURE                   0x0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_RESET_VAL                        _MK_MASK_CONST(0x30)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_RESET_MASK                       _MK_MASK_CONST(0x1f33)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x30)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f33)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_READ_MASK                        _MK_MASK_CONST(0x1f33)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_WRITE_MASK                       _MK_MASK_CONST(0x1f33)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_SHIFT)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_RANGE                     0:0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_WOFFSET                   0x0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_INIT_ENUM                 THIS_MC
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_THIS_MC                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_COUNT_MODE_PARTITION                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_SHIFT                    _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_SHIFT)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_RANGE                    1:1
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_WOFFSET                  0x0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_INIT_ENUM                        IDLE
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_IDLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_IDLE_SELECT_IDLE_PD                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_DEVICE_MASK_SHIFT                    _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_DEVICE_MASK_FIELD                    _MK_FIELD_CONST(0x3, MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_DEVICE_MASK_SHIFT)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_DEVICE_MASK_RANGE                    5:4
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_DEVICE_MASK_WOFFSET                  0x0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_DEVICE_MASK_DEFAULT                  _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_DEVICE_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_DEVICE_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_DEVICE_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)

#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_SHIFT                       _MK_SHIFT_CONST(8)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_FIELD                       _MK_FIELD_CONST(0x1f, MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_SHIFT)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_RANGE                       12:8
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_WOFFSET                     0x0
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_AHB                 _MK_ENUM_CONST(1)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_APB                 _MK_ENUM_CONST(2)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_AVP                 _MK_ENUM_CONST(3)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_DIS                 _MK_ENUM_CONST(4)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_HEG                 _MK_ENUM_CONST(5)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_ME                  _MK_ENUM_CONST(6)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_FTOP                        _MK_ENUM_CONST(8)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_TDA                 _MK_ENUM_CONST(10)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_TDB                 _MK_ENUM_CONST(12)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_VD                  _MK_ENUM_CONST(14)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_VE                  _MK_ENUM_CONST(15)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_GR                  _MK_ENUM_CONST(16)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_USBX                        _MK_ENUM_CONST(17)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_DISB                        _MK_ENUM_CONST(18)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_TDC                 _MK_ENUM_CONST(19)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_TDF                 _MK_ENUM_CONST(20)
#define MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_XUSBC                       _MK_ENUM_CONST(21)


// Reserved address 452 [0x1c4]

// Register MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0                     _MK_ADDR_CONST(0x1c8)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_SECURE                      0x0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_WORD_COUNT                  0x1
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_EMC_SET1_IDLE_CYCLE_COUNT_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_EMC_SET1_IDLE_CYCLE_COUNT_FIELD                     _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_EMC_SET1_IDLE_CYCLE_COUNT_SHIFT)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_EMC_SET1_IDLE_CYCLE_COUNT_RANGE                     31:0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_EMC_SET1_IDLE_CYCLE_COUNT_WOFFSET                   0x0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_EMC_SET1_IDLE_CYCLE_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_EMC_SET1_IDLE_CYCLE_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_EMC_SET1_IDLE_CYCLE_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0_EMC_SET1_IDLE_CYCLE_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0                 _MK_ADDR_CONST(0x1cc)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_SECURE                  0x0
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_WORD_COUNT                      0x1
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_EMC_SET1_IDLE_CYCLE_COUNT_MSBS_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_EMC_SET1_IDLE_CYCLE_COUNT_MSBS_FIELD                    _MK_FIELD_CONST(0xffff, MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_EMC_SET1_IDLE_CYCLE_COUNT_MSBS_SHIFT)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_EMC_SET1_IDLE_CYCLE_COUNT_MSBS_RANGE                    15:0
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_EMC_SET1_IDLE_CYCLE_COUNT_MSBS_WOFFSET                  0x0
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_EMC_SET1_IDLE_CYCLE_COUNT_MSBS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_EMC_SET1_IDLE_CYCLE_COUNT_MSBS_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_EMC_SET1_IDLE_CYCLE_COUNT_MSBS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0_EMC_SET1_IDLE_CYCLE_COUNT_MSBS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0                  _MK_ADDR_CONST(0x1d0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_SECURE                   0x0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_RESET_VAL                        _MK_MASK_CONST(0x30)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_RESET_MASK                       _MK_MASK_CONST(0x1f33)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x30)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f33)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_READ_MASK                        _MK_MASK_CONST(0x1f33)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_WRITE_MASK                       _MK_MASK_CONST(0x1f33)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_SHIFT)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_RANGE                     0:0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_WOFFSET                   0x0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_INIT_ENUM                 THIS_MC
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_THIS_MC                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_COUNT_MODE_PARTITION                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_SHIFT                    _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_SHIFT)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_RANGE                    1:1
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_WOFFSET                  0x0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_INIT_ENUM                        IDLE
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_IDLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_IDLE_SELECT_IDLE_PD                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_DEVICE_MASK_SHIFT                    _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_DEVICE_MASK_FIELD                    _MK_FIELD_CONST(0x3, MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_DEVICE_MASK_SHIFT)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_DEVICE_MASK_RANGE                    5:4
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_DEVICE_MASK_WOFFSET                  0x0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_DEVICE_MASK_DEFAULT                  _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_DEVICE_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_DEVICE_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_DEVICE_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)

#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_SHIFT                       _MK_SHIFT_CONST(8)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_FIELD                       _MK_FIELD_CONST(0x1f, MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_SHIFT)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_RANGE                       12:8
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_WOFFSET                     0x0
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_AHB                 _MK_ENUM_CONST(1)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_APB                 _MK_ENUM_CONST(2)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_AVP                 _MK_ENUM_CONST(3)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_DIS                 _MK_ENUM_CONST(4)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_HEG                 _MK_ENUM_CONST(5)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_ME                  _MK_ENUM_CONST(6)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_FTOP                        _MK_ENUM_CONST(8)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_TDA                 _MK_ENUM_CONST(10)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_TDB                 _MK_ENUM_CONST(12)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_VD                  _MK_ENUM_CONST(14)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_VE                  _MK_ENUM_CONST(15)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_GR                  _MK_ENUM_CONST(16)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_USBX                        _MK_ENUM_CONST(17)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_DISB                        _MK_ENUM_CONST(18)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_TDC                 _MK_ENUM_CONST(19)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_TDF                 _MK_ENUM_CONST(20)
#define MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_XUSBC                       _MK_ENUM_CONST(21)


// Reserved address 468 [0x1d4]

// Reserved address 472 [0x1d8]

// Reserved address 476 [0x1dc]

// Reserved address 480 [0x1e0]

// Reserved address 484 [0x1e4]

// Reserved address 488 [0x1e8]

// Reserved address 492 [0x1ec]

// Register MC_SMMU_STATS_TLB_HIT_COUNT_0
#define MC_SMMU_STATS_TLB_HIT_COUNT_0                   _MK_ADDR_CONST(0x1f0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_SECURE                    0x0
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_WORD_COUNT                        0x1
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_FIELD                 _MK_FIELD_CONST(0xffffffff, MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_SHIFT)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_RANGE                 31:0
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_WOFFSET                       0x0
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_SMMU_STATS_TLB_MISS_COUNT_0
#define MC_SMMU_STATS_TLB_MISS_COUNT_0                  _MK_ADDR_CONST(0x1f4)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_SECURE                   0x0
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_WORD_COUNT                       0x1
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_FIELD                       _MK_FIELD_CONST(0xffffffff, MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_SHIFT)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_RANGE                       31:0
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_WOFFSET                     0x0
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_SMMU_STATS_PTC_HIT_COUNT_0
#define MC_SMMU_STATS_PTC_HIT_COUNT_0                   _MK_ADDR_CONST(0x1f8)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_SECURE                    0x0
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_WORD_COUNT                        0x1
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_FIELD                 _MK_FIELD_CONST(0xffffffff, MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_SHIFT)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_RANGE                 31:0
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_WOFFSET                       0x0
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_SMMU_STATS_PTC_MISS_COUNT_0
#define MC_SMMU_STATS_PTC_MISS_COUNT_0                  _MK_ADDR_CONST(0x1fc)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_SECURE                   0x0
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_WORD_COUNT                       0x1
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_FIELD                       _MK_FIELD_CONST(0xffffffff, MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_SHIFT)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_RANGE                       31:0
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_WOFFSET                     0x0
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_HOTRESET_CTRL_DISABLE        0
#define MC_HOTRESET_CTRL_ENABLE 1

// Register MC_CLIENT_HOTRESET_CTRL_0
#define MC_CLIENT_HOTRESET_CTRL_0                       _MK_ADDR_CONST(0x200)
#define MC_CLIENT_HOTRESET_CTRL_0_SECURE                        0x0
#define MC_CLIENT_HOTRESET_CTRL_0_WORD_COUNT                    0x1
#define MC_CLIENT_HOTRESET_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x7b5ffe)
#define MC_CLIENT_HOTRESET_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x7b5ffe)
#define MC_CLIENT_HOTRESET_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x7b5ffe)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_SHIFT                       _MK_SHIFT_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_RANGE                       1:1
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_WOFFSET                     0x0
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_INIT_ENUM                   DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_DISABLED                    _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_ENABLED                     _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_SHIFT                 _MK_SHIFT_CONST(2)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_RANGE                 2:2
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_WOFFSET                       0x0
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_INIT_ENUM                     DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_SHIFT                        _MK_SHIFT_CONST(3)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_RANGE                        3:3
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_INIT_ENUM                    DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_SHIFT                        _MK_SHIFT_CONST(4)
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_RANGE                        4:4
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_INIT_ENUM                    DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_SHIFT                 _MK_SHIFT_CONST(5)
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_RANGE                 5:5
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_WOFFSET                       0x0
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_INIT_ENUM                     DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_SHIFT                 _MK_SHIFT_CONST(6)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_RANGE                 6:6
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_WOFFSET                       0x0
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_INIT_ENUM                     DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_SHIFT                        _MK_SHIFT_CONST(7)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_RANGE                        7:7
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_INIT_ENUM                    DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_SHIFT                        _MK_SHIFT_CONST(8)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_RANGE                        8:8
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_INIT_ENUM                    DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_SHIFT                     _MK_SHIFT_CONST(9)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_RANGE                     9:9
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_WOFFSET                   0x0
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_INIT_ENUM                 DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_ENABLE                    _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_DISABLED                  _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_ENABLED                   _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_SHIFT                   _MK_SHIFT_CONST(10)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_RANGE                   10:10
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_INIT_ENUM                       DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_ENABLE                  _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_SHIFT                      _MK_SHIFT_CONST(11)
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_RANGE                      11:11
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_WOFFSET                    0x0
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_INIT_ENUM                  DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_ENABLE                     _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_DISABLED                   _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_MSENC_FLUSH_ENABLE_ENABLED                    _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_SHIFT                 _MK_SHIFT_CONST(12)
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_RANGE                 12:12
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_WOFFSET                       0x0
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_INIT_ENUM                     DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_SHIFT                       _MK_SHIFT_CONST(14)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_RANGE                       14:14
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_WOFFSET                     0x0
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_INIT_ENUM                   DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_DISABLED                    _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_ENABLED                     _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_SHIFT                        _MK_SHIFT_CONST(16)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_RANGE                        16:16
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_INIT_ENUM                    DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_SHIFT                 _MK_SHIFT_CONST(17)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_RANGE                 17:17
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_WOFFSET                       0x0
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_INIT_ENUM                     DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_SHIFT                  _MK_SHIFT_CONST(19)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_RANGE                  19:19
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_WOFFSET                        0x0
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_INIT_ENUM                      DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_ENABLE                 _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_DISABLED                       _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_HOST_FLUSH_ENABLE_ENABLED                        _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_SHIFT                   _MK_SHIFT_CONST(20)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_RANGE                   20:20
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_INIT_ENUM                       DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_ENABLE                  _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_XUSB_DEV_FLUSH_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_EMUCIF_FLUSH_ENABLE_SHIFT                     _MK_SHIFT_CONST(21)
#define MC_CLIENT_HOTRESET_CTRL_0_EMUCIF_FLUSH_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_EMUCIF_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_EMUCIF_FLUSH_ENABLE_RANGE                     21:21
#define MC_CLIENT_HOTRESET_CTRL_0_EMUCIF_FLUSH_ENABLE_WOFFSET                   0x0
#define MC_CLIENT_HOTRESET_CTRL_0_EMUCIF_FLUSH_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_EMUCIF_FLUSH_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_EMUCIF_FLUSH_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_EMUCIF_FLUSH_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_EMUCIF_FLUSH_ENABLE_INIT_ENUM                 DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_EMUCIF_FLUSH_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_EMUCIF_FLUSH_ENABLE_ENABLE                    _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_EMUCIF_FLUSH_ENABLE_DISABLED                  _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_EMUCIF_FLUSH_ENABLE_ENABLED                   _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_SHIFT                       _MK_SHIFT_CONST(22)
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_RANGE                       22:22
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_WOFFSET                     0x0
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_INIT_ENUM                   DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_DISABLED                    _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_TSEC_FLUSH_ENABLE_ENABLED                     _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_FLUSH_DONE   1
#define MC_CLIENT_HOTRESET_FLUSH_IN_PROGRESS    0

// Register MC_CLIENT_HOTRESET_STATUS_0
#define MC_CLIENT_HOTRESET_STATUS_0                     _MK_ADDR_CONST(0x204)
#define MC_CLIENT_HOTRESET_STATUS_0_SECURE                      0x0
#define MC_CLIENT_HOTRESET_STATUS_0_WORD_COUNT                  0x1
#define MC_CLIENT_HOTRESET_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x7b5ffe)
#define MC_CLIENT_HOTRESET_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_SHIFT                  _MK_SHIFT_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_FIELD                  _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_RANGE                  1:1
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_WOFFSET                        0x0
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_FLUSH_DONE                     _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_FLUSH_IN_PROGRESS                      _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_SHIFT                    _MK_SHIFT_CONST(2)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_FIELD                    _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_RANGE                    2:2
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_WOFFSET                  0x0
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_FLUSH_DONE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_FLUSH_IN_PROGRESS                        _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_SHIFT                   _MK_SHIFT_CONST(3)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_RANGE                   3:3
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_FLUSH_DONE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_FLUSH_IN_PROGRESS                       _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_SHIFT                   _MK_SHIFT_CONST(4)
#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_RANGE                   4:4
#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_FLUSH_DONE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_FLUSH_IN_PROGRESS                       _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_SHIFT                    _MK_SHIFT_CONST(5)
#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_FIELD                    _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_RANGE                    5:5
#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_WOFFSET                  0x0
#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_FLUSH_DONE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_FLUSH_IN_PROGRESS                        _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_SHIFT                    _MK_SHIFT_CONST(6)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_FIELD                    _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_RANGE                    6:6
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_WOFFSET                  0x0
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_FLUSH_DONE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_FLUSH_IN_PROGRESS                        _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_SHIFT                   _MK_SHIFT_CONST(7)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_RANGE                   7:7
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_FLUSH_DONE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_FLUSH_IN_PROGRESS                       _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_SHIFT                   _MK_SHIFT_CONST(8)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_RANGE                   8:8
#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_FLUSH_DONE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_FLUSH_IN_PROGRESS                       _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_SHIFT                        _MK_SHIFT_CONST(9)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_RANGE                        9:9
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_FLUSH_DONE                   _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_FLUSH_IN_PROGRESS                    _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_SHIFT                      _MK_SHIFT_CONST(10)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_FIELD                      _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_RANGE                      10:10
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_WOFFSET                    0x0
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_FLUSH_DONE                 _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_FLUSH_IN_PROGRESS                  _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_SHIFT                 _MK_SHIFT_CONST(11)
#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_FIELD                 _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_RANGE                 11:11
#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_WOFFSET                       0x0
#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_FLUSH_DONE                    _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_MSENC_HOTRESET_STATUS_FLUSH_IN_PROGRESS                     _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_SHIFT                    _MK_SHIFT_CONST(12)
#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_FIELD                    _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_RANGE                    12:12
#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_WOFFSET                  0x0
#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_FLUSH_DONE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_FLUSH_IN_PROGRESS                        _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_SHIFT                  _MK_SHIFT_CONST(14)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_FIELD                  _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_RANGE                  14:14
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_WOFFSET                        0x0
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_FLUSH_DONE                     _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_FLUSH_IN_PROGRESS                      _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_RANGE                   16:16
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_FLUSH_DONE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_FLUSH_IN_PROGRESS                       _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_SHIFT                    _MK_SHIFT_CONST(17)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_FIELD                    _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_RANGE                    17:17
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_WOFFSET                  0x0
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_FLUSH_DONE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_FLUSH_IN_PROGRESS                        _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_SHIFT                     _MK_SHIFT_CONST(19)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_FIELD                     _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_RANGE                     19:19
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_WOFFSET                   0x0
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_FLUSH_DONE                        _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_HOST_HOTRESET_STATUS_FLUSH_IN_PROGRESS                 _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_SHIFT                      _MK_SHIFT_CONST(20)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_FIELD                      _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_RANGE                      20:20
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_WOFFSET                    0x0
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_FLUSH_DONE                 _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_XUSB_DEV_HOTRESET_STATUS_FLUSH_IN_PROGRESS                  _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_EMUCIF_HOTRESET_STATUS_SHIFT                        _MK_SHIFT_CONST(21)
#define MC_CLIENT_HOTRESET_STATUS_0_EMUCIF_HOTRESET_STATUS_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_EMUCIF_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_EMUCIF_HOTRESET_STATUS_RANGE                        21:21
#define MC_CLIENT_HOTRESET_STATUS_0_EMUCIF_HOTRESET_STATUS_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_STATUS_0_EMUCIF_HOTRESET_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_EMUCIF_HOTRESET_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_EMUCIF_HOTRESET_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_EMUCIF_HOTRESET_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_EMUCIF_HOTRESET_STATUS_FLUSH_DONE                   _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_EMUCIF_HOTRESET_STATUS_FLUSH_IN_PROGRESS                    _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_SHIFT                  _MK_SHIFT_CONST(22)
#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_FIELD                  _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_RANGE                  22:22
#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_WOFFSET                        0x0
#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_FLUSH_DONE                     _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_TSEC_HOTRESET_STATUS_FLUSH_IN_PROGRESS                      _MK_ENUM_CONST(0)


// Register MC_EMEM_ARB_ISOCHRONOUS_0_0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0                     _MK_ADDR_CONST(0x208)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_SECURE                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_RESET_VAL                   _MK_MASK_CONST(0x3007e)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_RESET_MASK                  _MK_MASK_CONST(0x71ff8e7f)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_READ_MASK                   _MK_MASK_CONST(0x71ff8e7f)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_WRITE_MASK                  _MK_MASK_CONST(0x71ff8e7f)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_RANGE                      0:0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_RANGE                 1:1
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_RANGE                        2:2
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_SHIFT                 _MK_SHIFT_CONST(3)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_RANGE                 3:3
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_SHIFT                        _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_RANGE                        4:4
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_SHIFT                 _MK_SHIFT_CONST(5)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_RANGE                 5:5
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_SHIFT                        _MK_SHIFT_CONST(6)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_RANGE                        6:6
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_SHIFT                     _MK_SHIFT_CONST(9)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_RANGE                     9:9
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_WOFFSET                   0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_SHIFT                      _MK_SHIFT_CONST(10)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_RANGE                      10:10
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_SHIFT                      _MK_SHIFT_CONST(11)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_RANGE                      11:11
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_SHIFT                 _MK_SHIFT_CONST(15)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_RANGE                 15:15
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_RANGE                 16:16
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_SHIFT                        _MK_SHIFT_CONST(17)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_RANGE                        17:17
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_SHIFT                    _MK_SHIFT_CONST(18)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_RANGE                    18:18
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_WOFFSET                  0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_SHIFT                   _MK_SHIFT_CONST(19)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_RANGE                   19:19
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_SHIFT                      _MK_SHIFT_CONST(20)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_RANGE                      20:20
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_SHIFT                      _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_RANGE                      21:21
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_SHIFT                        _MK_SHIFT_CONST(22)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_RANGE                        22:22
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_SHIFT                   _MK_SHIFT_CONST(23)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_RANGE                   23:23
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_SHIFT                    _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_RANGE                    24:24
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_WOFFSET                  0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_SHIFT                  _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_RANGE                  28:28
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MSENCSRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_SHIFT                       _MK_SHIFT_CONST(29)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_RANGE                       29:29
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_WOFFSET                     0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_RANGE                       30:30
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_WOFFSET                     0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_ENABLE                      _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_ISOCHRONOUS_1_0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0                     _MK_ADDR_CONST(0x20c)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_SECURE                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_RESET_VAL                   _MK_MASK_CONST(0xf000)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_RESET_MASK                  _MK_MASK_CONST(0xdbfdfffd)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_READ_MASK                   _MK_MASK_CONST(0xdbfdfffd)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_WRITE_MASK                  _MK_MASK_CONST(0xdbfdfffd)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXL2SRD_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXL2SRD_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXL2SRD_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXL2SRD_RANGE                  0:0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXL2SRD_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXL2SRD_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXL2SRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXL2SRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXL2SRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXL2SRD_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXL2SRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXL2SRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_RANGE                  2:2
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_SHIFT                   _MK_SHIFT_CONST(3)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_RANGE                   3:3
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_SHIFT                   _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_RANGE                   4:4
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_SHIFT                   _MK_SHIFT_CONST(5)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_RANGE                   5:5
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_SHIFT                 _MK_SHIFT_CONST(6)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_RANGE                 6:6
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_SHIFT                   _MK_SHIFT_CONST(7)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_RANGE                   7:7
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_SHIFT                      _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_RANGE                      8:8
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_SHIFT                      _MK_SHIFT_CONST(9)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_RANGE                      9:9
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_SHIFT                      _MK_SHIFT_CONST(10)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_RANGE                      10:10
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_SHIFT                  _MK_SHIFT_CONST(11)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_RANGE                  11:11
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MSENCSWR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_SHIFT                     _MK_SHIFT_CONST(12)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_RANGE                     12:12
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_WOFFSET                   0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_SHIFT                      _MK_SHIFT_CONST(13)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_RANGE                      13:13
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_SHIFT                      _MK_SHIFT_CONST(14)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_RANGE                      14:14
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_SHIFT                      _MK_SHIFT_CONST(15)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_RANGE                      15:15
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_RANGE                      16:16
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_SHIFT                 _MK_SHIFT_CONST(18)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_RANGE                 18:18
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_SHIFT                    _MK_SHIFT_CONST(19)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_RANGE                    19:19
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_WOFFSET                  0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_SHIFT                   _MK_SHIFT_CONST(20)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_RANGE                   20:20
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_SHIFT                      _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_RANGE                      21:21
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_SHIFT                   _MK_SHIFT_CONST(22)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_RANGE                   22:22
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_SHIFT                      _MK_SHIFT_CONST(23)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_RANGE                      23:23
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_SHIFT                 _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_RANGE                 24:24
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_SHIFT                   _MK_SHIFT_CONST(25)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_RANGE                   25:25
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_SHIFT                       _MK_SHIFT_CONST(27)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_RANGE                       27:27
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_WOFFSET                     0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_SHIFT                       _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_RANGE                       28:28
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_WOFFSET                     0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_SHIFT                  _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_RANGE                  30:30
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_SHIFT                   _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_RANGE                   31:31
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_ENABLE                  _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_ISOCHRONOUS_2_0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0                     _MK_ADDR_CONST(0x210)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_SECURE                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_RESET_MASK                  _MK_MASK_CONST(0x3ffc03)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_READ_MASK                   _MK_MASK_CONST(0x3ffc03)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_WRITE_MASK                  _MK_MASK_CONST(0x3ffc03)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_RANGE                   0:0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_SHIFT                   _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_RANGE                   1:1
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_SHIFT                        _MK_SHIFT_CONST(10)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_RANGE                        10:10
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_SHIFT                        _MK_SHIFT_CONST(11)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_RANGE                        11:11
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_HOSTW_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_SHIFT                 _MK_SHIFT_CONST(12)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_RANGE                 12:12
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_SHIFT                 _MK_SHIFT_CONST(13)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_RANGE                 13:13
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_XUSB_DEVW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR3_SHIFT                   _MK_SHIFT_CONST(14)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR3_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR3_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR3_RANGE                   14:14
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR3_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR3_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR3_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR3_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR3_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD3_SHIFT                   _MK_SHIFT_CONST(15)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD3_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD3_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD3_RANGE                   15:15
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD3_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD3_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD3_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD3_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD3_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR4_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR4_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR4_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR4_RANGE                   16:16
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR4_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR4_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR4_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR4_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR4_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDWR4_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD4_SHIFT                   _MK_SHIFT_CONST(17)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD4_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD4_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD4_RANGE                   17:17
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD4_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD4_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD4_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD4_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD4_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_FDCDRD4_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFR_SHIFT                   _MK_SHIFT_CONST(18)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFR_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFR_RANGE                   18:18
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFR_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFR_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFR_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFW_SHIFT                   _MK_SHIFT_CONST(19)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFW_RANGE                   19:19
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFW_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_EMUCIFW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_SHIFT                   _MK_SHIFT_CONST(20)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_RANGE                   20:20
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSRD_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_SHIFT                   _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_RANGE                   21:21
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_TSECSWR_ENABLE                  _MK_ENUM_CONST(1)


// Reserved address 532 [0x214]

// Register MC_EMEM_ARB_HYSTERESIS_0_0
#define MC_EMEM_ARB_HYSTERESIS_0_0                      _MK_ADDR_CONST(0x218)
#define MC_EMEM_ARB_HYSTERESIS_0_0_SECURE                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_WORD_COUNT                   0x1
#define MC_EMEM_ARB_HYSTERESIS_0_0_RESET_VAL                    _MK_MASK_CONST(0x3007e)
#define MC_EMEM_ARB_HYSTERESIS_0_0_RESET_MASK                   _MK_MASK_CONST(0x71ff8e7f)
#define MC_EMEM_ARB_HYSTERESIS_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_READ_MASK                    _MK_MASK_CONST(0x71ff8e7f)
#define MC_EMEM_ARB_HYSTERESIS_0_0_WRITE_MASK                   _MK_MASK_CONST(0x71ff8e7f)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_RANGE                      0:0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_RANGE                 1:1
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_RANGE                        2:2
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_SHIFT                 _MK_SHIFT_CONST(3)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_RANGE                 3:3
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_SHIFT                        _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_RANGE                        4:4
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_SHIFT                 _MK_SHIFT_CONST(5)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_RANGE                 5:5
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_SHIFT                        _MK_SHIFT_CONST(6)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_RANGE                        6:6
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_SHIFT                     _MK_SHIFT_CONST(9)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_RANGE                     9:9
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_WOFFSET                   0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_SHIFT                      _MK_SHIFT_CONST(10)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_RANGE                      10:10
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_SHIFT                      _MK_SHIFT_CONST(11)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_RANGE                      11:11
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_SHIFT                 _MK_SHIFT_CONST(15)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_RANGE                 15:15
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_RANGE                 16:16
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_SHIFT                        _MK_SHIFT_CONST(17)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_RANGE                        17:17
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_SHIFT                    _MK_SHIFT_CONST(18)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_RANGE                    18:18
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_WOFFSET                  0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_SHIFT                   _MK_SHIFT_CONST(19)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_RANGE                   19:19
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_SHIFT                      _MK_SHIFT_CONST(20)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_RANGE                      20:20
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_SHIFT                      _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_RANGE                      21:21
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_SHIFT                        _MK_SHIFT_CONST(22)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_RANGE                        22:22
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_SHIFT                   _MK_SHIFT_CONST(23)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_RANGE                   23:23
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_SHIFT                    _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_RANGE                    24:24
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_WOFFSET                  0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_SHIFT                  _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_RANGE                  28:28
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MSENCSRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_SHIFT                       _MK_SHIFT_CONST(29)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_RANGE                       29:29
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_WOFFSET                     0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_RANGE                       30:30
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_WOFFSET                     0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_ENABLE                      _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_HYSTERESIS_1_0
#define MC_EMEM_ARB_HYSTERESIS_1_0                      _MK_ADDR_CONST(0x21c)
#define MC_EMEM_ARB_HYSTERESIS_1_0_SECURE                       0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_WORD_COUNT                   0x1
#define MC_EMEM_ARB_HYSTERESIS_1_0_RESET_VAL                    _MK_MASK_CONST(0xf000)
#define MC_EMEM_ARB_HYSTERESIS_1_0_RESET_MASK                   _MK_MASK_CONST(0xdbfdfffd)
#define MC_EMEM_ARB_HYSTERESIS_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_READ_MASK                    _MK_MASK_CONST(0xdbfdfffd)
#define MC_EMEM_ARB_HYSTERESIS_1_0_WRITE_MASK                   _MK_MASK_CONST(0xdbfdfffd)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXL2SRD_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXL2SRD_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXL2SRD_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXL2SRD_RANGE                  0:0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXL2SRD_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXL2SRD_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXL2SRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXL2SRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXL2SRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXL2SRD_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXL2SRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXL2SRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_RANGE                  2:2
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_SHIFT                   _MK_SHIFT_CONST(3)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_RANGE                   3:3
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_SHIFT                   _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_RANGE                   4:4
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_SHIFT                   _MK_SHIFT_CONST(5)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_RANGE                   5:5
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_SHIFT                 _MK_SHIFT_CONST(6)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_RANGE                 6:6
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_SHIFT                   _MK_SHIFT_CONST(7)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_RANGE                   7:7
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_SHIFT                      _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_RANGE                      8:8
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_SHIFT                      _MK_SHIFT_CONST(9)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_RANGE                      9:9
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_SHIFT                      _MK_SHIFT_CONST(10)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_RANGE                      10:10
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_SHIFT                  _MK_SHIFT_CONST(11)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_RANGE                  11:11
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MSENCSWR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_SHIFT                     _MK_SHIFT_CONST(12)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_RANGE                     12:12
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_WOFFSET                   0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_SHIFT                      _MK_SHIFT_CONST(13)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_RANGE                      13:13
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_SHIFT                      _MK_SHIFT_CONST(14)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_RANGE                      14:14
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_SHIFT                      _MK_SHIFT_CONST(15)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_RANGE                      15:15
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_RANGE                      16:16
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_SHIFT                 _MK_SHIFT_CONST(18)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_RANGE                 18:18
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_SHIFT                    _MK_SHIFT_CONST(19)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_RANGE                    19:19
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_WOFFSET                  0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_SHIFT                   _MK_SHIFT_CONST(20)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_RANGE                   20:20
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_SHIFT                      _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_RANGE                      21:21
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_SHIFT                   _MK_SHIFT_CONST(22)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_RANGE                   22:22
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_SHIFT                      _MK_SHIFT_CONST(23)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_RANGE                      23:23
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_SHIFT                 _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_RANGE                 24:24
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_SHIFT                   _MK_SHIFT_CONST(25)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_RANGE                   25:25
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_SHIFT                       _MK_SHIFT_CONST(27)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_RANGE                       27:27
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_WOFFSET                     0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_SHIFT                       _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_RANGE                       28:28
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_WOFFSET                     0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_SHIFT                  _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_RANGE                  30:30
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_SHIFT                   _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_RANGE                   31:31
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_ENABLE                  _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_HYSTERESIS_2_0
#define MC_EMEM_ARB_HYSTERESIS_2_0                      _MK_ADDR_CONST(0x220)
#define MC_EMEM_ARB_HYSTERESIS_2_0_SECURE                       0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_WORD_COUNT                   0x1
#define MC_EMEM_ARB_HYSTERESIS_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_RESET_MASK                   _MK_MASK_CONST(0x3ffc03)
#define MC_EMEM_ARB_HYSTERESIS_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_READ_MASK                    _MK_MASK_CONST(0x3ffc03)
#define MC_EMEM_ARB_HYSTERESIS_2_0_WRITE_MASK                   _MK_MASK_CONST(0x3ffc03)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_RANGE                   0:0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_SHIFT                   _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_RANGE                   1:1
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_SHIFT                        _MK_SHIFT_CONST(10)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_RANGE                        10:10
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_SHIFT                        _MK_SHIFT_CONST(11)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_RANGE                        11:11
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_HOSTW_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_SHIFT                 _MK_SHIFT_CONST(12)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_RANGE                 12:12
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_SHIFT                 _MK_SHIFT_CONST(13)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_RANGE                 13:13
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_XUSB_DEVW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR3_SHIFT                   _MK_SHIFT_CONST(14)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR3_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR3_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR3_RANGE                   14:14
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR3_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR3_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR3_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR3_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR3_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD3_SHIFT                   _MK_SHIFT_CONST(15)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD3_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD3_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD3_RANGE                   15:15
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD3_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD3_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD3_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD3_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD3_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR4_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR4_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR4_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR4_RANGE                   16:16
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR4_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR4_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR4_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR4_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR4_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDWR4_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD4_SHIFT                   _MK_SHIFT_CONST(17)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD4_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD4_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD4_RANGE                   17:17
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD4_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD4_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD4_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD4_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD4_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_FDCDRD4_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFR_SHIFT                   _MK_SHIFT_CONST(18)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFR_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFR_RANGE                   18:18
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFR_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFR_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFR_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFW_SHIFT                   _MK_SHIFT_CONST(19)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFW_RANGE                   19:19
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFW_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_EMUCIFW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_SHIFT                   _MK_SHIFT_CONST(20)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_RANGE                   20:20
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSRD_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_SHIFT                   _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_RANGE                   21:21
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_TSECSWR_ENABLE                  _MK_ENUM_CONST(1)


// Reserved address 548 [0x224]

// Register MC_SMMU_TRANSLATION_ENABLE_0_0
#define MC_SMMU_TRANSLATION_ENABLE_0_0                  _MK_ADDR_CONST(0x228)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SECURE                   0x1
#define MC_SMMU_TRANSLATION_ENABLE_0_0_WORD_COUNT                       0x1
#define MC_SMMU_TRANSLATION_ENABLE_0_0_RESET_VAL                        _MK_MASK_CONST(0x71ff8e7e)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_RESET_MASK                       _MK_MASK_CONST(0x71ff8e7e)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_READ_MASK                        _MK_MASK_CONST(0x71ff8e7e)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_WRITE_MASK                       _MK_MASK_CONST(0x71ff8e7e)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_SHIFT                      _MK_SHIFT_CONST(1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_RANGE                      1:1
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_SHIFT                     _MK_SHIFT_CONST(2)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_RANGE                     2:2
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_SHIFT                      _MK_SHIFT_CONST(3)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_RANGE                      3:3
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_SHIFT                     _MK_SHIFT_CONST(4)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_RANGE                     4:4
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_SHIFT                      _MK_SHIFT_CONST(5)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_RANGE                      5:5
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_SHIFT                     _MK_SHIFT_CONST(6)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_RANGE                     6:6
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_SHIFT                  _MK_SHIFT_CONST(9)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_RANGE                  9:9
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_WOFFSET                        0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_INIT_ENUM                      ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_SHIFT                   _MK_SHIFT_CONST(10)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_RANGE                   10:10
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_SHIFT                   _MK_SHIFT_CONST(11)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_RANGE                   11:11
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_SHIFT                      _MK_SHIFT_CONST(15)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_RANGE                      15:15
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_RANGE                      16:16
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_SHIFT                     _MK_SHIFT_CONST(17)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_RANGE                     17:17
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_SHIFT                 _MK_SHIFT_CONST(18)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_RANGE                 18:18
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_WOFFSET                       0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_INIT_ENUM                     ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_SHIFT                        _MK_SHIFT_CONST(19)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_RANGE                        19:19
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_SHIFT                   _MK_SHIFT_CONST(20)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_RANGE                   20:20
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_SHIFT                   _MK_SHIFT_CONST(21)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_RANGE                   21:21
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_SHIFT                     _MK_SHIFT_CONST(22)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_RANGE                     22:22
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_SHIFT                        _MK_SHIFT_CONST(23)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_RANGE                        23:23
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_SHIFT                 _MK_SHIFT_CONST(24)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_RANGE                 24:24
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_WOFFSET                       0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_INIT_ENUM                     ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_SHIFT                       _MK_SHIFT_CONST(28)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_RANGE                       28:28
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MSENCSRD_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_SHIFT                    _MK_SHIFT_CONST(29)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_RANGE                    29:29
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_WOFFSET                  0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_INIT_ENUM                        ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_SHIFT                    _MK_SHIFT_CONST(30)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_RANGE                    30:30
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_WOFFSET                  0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_INIT_ENUM                        ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_SMMU_TRANSLATION_ENABLE_1_0
#define MC_SMMU_TRANSLATION_ENABLE_1_0                  _MK_ADDR_CONST(0x22c)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SECURE                   0x1
#define MC_SMMU_TRANSLATION_ENABLE_1_0_WORD_COUNT                       0x1
#define MC_SMMU_TRANSLATION_ENABLE_1_0_RESET_VAL                        _MK_MASK_CONST(0xd8fdff3d)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_RESET_MASK                       _MK_MASK_CONST(0xd8fdff3d)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_READ_MASK                        _MK_MASK_CONST(0xd8fdff3d)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_WRITE_MASK                       _MK_MASK_CONST(0xd8fdff3d)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXL2SRD_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXL2SRD_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXL2SRD_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXL2SRD_ENABLE_RANGE                       0:0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXL2SRD_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXL2SRD_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXL2SRD_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXL2SRD_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXL2SRD_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXL2SRD_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXL2SRD_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXL2SRD_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_SHIFT                       _MK_SHIFT_CONST(2)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_RANGE                       2:2
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_SHIFT                        _MK_SHIFT_CONST(3)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_RANGE                        3:3
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_SHIFT                        _MK_SHIFT_CONST(4)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_RANGE                        4:4
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_SHIFT                        _MK_SHIFT_CONST(5)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_RANGE                        5:5
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_SHIFT                   _MK_SHIFT_CONST(8)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_RANGE                   8:8
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_SHIFT                   _MK_SHIFT_CONST(9)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_RANGE                   9:9
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_SHIFT                   _MK_SHIFT_CONST(10)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_RANGE                   10:10
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_SHIFT                       _MK_SHIFT_CONST(11)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_RANGE                       11:11
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MSENCSWR_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_SHIFT                  _MK_SHIFT_CONST(12)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_RANGE                  12:12
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_WOFFSET                        0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_INIT_ENUM                      ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_SHIFT                   _MK_SHIFT_CONST(13)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_RANGE                   13:13
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_SHIFT                   _MK_SHIFT_CONST(14)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_RANGE                   14:14
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_SHIFT                   _MK_SHIFT_CONST(15)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_RANGE                   15:15
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_RANGE                   16:16
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_SHIFT                      _MK_SHIFT_CONST(18)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_RANGE                      18:18
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_SHIFT                 _MK_SHIFT_CONST(19)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_RANGE                 19:19
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_WOFFSET                       0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_INIT_ENUM                     ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_SHIFT                        _MK_SHIFT_CONST(20)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_RANGE                        20:20
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_SHIFT                   _MK_SHIFT_CONST(21)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_RANGE                   21:21
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_SHIFT                        _MK_SHIFT_CONST(22)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_RANGE                        22:22
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_SHIFT                   _MK_SHIFT_CONST(23)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_RANGE                   23:23
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_SHIFT                    _MK_SHIFT_CONST(27)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_RANGE                    27:27
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_WOFFSET                  0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_INIT_ENUM                        ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_SHIFT                    _MK_SHIFT_CONST(28)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_RANGE                    28:28
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_WOFFSET                  0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_INIT_ENUM                        ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_RANGE                       30:30
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_RANGE                        31:31
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_TRANSLATION_ENABLE_2_0
#define MC_SMMU_TRANSLATION_ENABLE_2_0                  _MK_ADDR_CONST(0x230)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SECURE                   0x1
#define MC_SMMU_TRANSLATION_ENABLE_2_0_WORD_COUNT                       0x1
#define MC_SMMU_TRANSLATION_ENABLE_2_0_RESET_VAL                        _MK_MASK_CONST(0x33fc03)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_RESET_MASK                       _MK_MASK_CONST(0x33fc03)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_READ_MASK                        _MK_MASK_CONST(0x33fc03)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_WRITE_MASK                       _MK_MASK_CONST(0x33fc03)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_RANGE                        0:0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_SHIFT                        _MK_SHIFT_CONST(1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_RANGE                        1:1
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_SHIFT                     _MK_SHIFT_CONST(10)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_RANGE                     10:10
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTR_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_SHIFT                     _MK_SHIFT_CONST(11)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_RANGE                     11:11
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_HOSTW_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_SHIFT                      _MK_SHIFT_CONST(12)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_RANGE                      12:12
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVR_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_SHIFT                      _MK_SHIFT_CONST(13)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_RANGE                      13:13
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_XUSB_DEVW_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR3_ENABLE_SHIFT                        _MK_SHIFT_CONST(14)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR3_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR3_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR3_ENABLE_RANGE                        14:14
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR3_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR3_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR3_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR3_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR3_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR3_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR3_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR3_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD3_ENABLE_SHIFT                        _MK_SHIFT_CONST(15)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD3_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD3_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD3_ENABLE_RANGE                        15:15
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD3_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD3_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD3_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD3_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD3_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD3_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD3_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD3_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR4_ENABLE_SHIFT                        _MK_SHIFT_CONST(16)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR4_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR4_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR4_ENABLE_RANGE                        16:16
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR4_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR4_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR4_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR4_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR4_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR4_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR4_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDWR4_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD4_ENABLE_SHIFT                        _MK_SHIFT_CONST(17)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD4_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD4_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD4_ENABLE_RANGE                        17:17
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD4_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD4_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD4_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD4_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD4_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD4_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD4_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_FDCDRD4_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_SHIFT                        _MK_SHIFT_CONST(20)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_RANGE                        20:20
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSRD_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_SHIFT                        _MK_SHIFT_CONST(21)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_RANGE                        21:21
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_TSECSWR_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Reserved address 564 [0x234]

// Reserved address 568 [0x238]

// Register MC_SMMU_AVPC_ASID_0
#define MC_SMMU_AVPC_ASID_0                     _MK_ADDR_CONST(0x23c)
#define MC_SMMU_AVPC_ASID_0_SECURE                      0x0
#define MC_SMMU_AVPC_ASID_0_WORD_COUNT                  0x1
#define MC_SMMU_AVPC_ASID_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_RESET_MASK                  _MK_MASK_CONST(0x80000003)
#define MC_SMMU_AVPC_ASID_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_READ_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_AVPC_ASID_0_WRITE_MASK                  _MK_MASK_CONST(0x80000003)
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_FIELD                     _MK_FIELD_CONST(0x3, MC_SMMU_AVPC_ASID_0_AVPC_ASID_SHIFT)
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_RANGE                     1:0
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_WOFFSET                   0x0
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_SHIFT                      _MK_SHIFT_CONST(31)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_SHIFT)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_RANGE                      31:31
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_WOFFSET                    0x0
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_INIT_ENUM                  DISABLE
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_SMMU_DC_ASID_0
#define MC_SMMU_DC_ASID_0                       _MK_ADDR_CONST(0x240)
#define MC_SMMU_DC_ASID_0_SECURE                        0x0
#define MC_SMMU_DC_ASID_0_WORD_COUNT                    0x1
#define MC_SMMU_DC_ASID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_RESET_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_DC_ASID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_READ_MASK                     _MK_MASK_CONST(0x80000003)
#define MC_SMMU_DC_ASID_0_WRITE_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_DC_ASID_0_DC_ASID_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_DC_ASID_0_DC_ASID_FIELD                 _MK_FIELD_CONST(0x3, MC_SMMU_DC_ASID_0_DC_ASID_SHIFT)
#define MC_SMMU_DC_ASID_0_DC_ASID_RANGE                 1:0
#define MC_SMMU_DC_ASID_0_DC_ASID_WOFFSET                       0x0
#define MC_SMMU_DC_ASID_0_DC_ASID_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_DC_ASID_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_SMMU_DC_ASID_0_DC_ASID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_DC_ASID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_SHIFT)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_RANGE                  31:31
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_WOFFSET                        0x0
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_INIT_ENUM                      DISABLE
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_SMMU_DCB_ASID_0
#define MC_SMMU_DCB_ASID_0                      _MK_ADDR_CONST(0x244)
#define MC_SMMU_DCB_ASID_0_SECURE                       0x0
#define MC_SMMU_DCB_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_DCB_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_DCB_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_READ_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_DCB_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_DCB_ASID_0_DCB_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_DCB_ASID_0_DCB_ASID_FIELD                       _MK_FIELD_CONST(0x3, MC_SMMU_DCB_ASID_0_DCB_ASID_SHIFT)
#define MC_SMMU_DCB_ASID_0_DCB_ASID_RANGE                       1:0
#define MC_SMMU_DCB_ASID_0_DCB_ASID_WOFFSET                     0x0
#define MC_SMMU_DCB_ASID_0_DCB_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_DCB_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_SMMU_DCB_ASID_0_DCB_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_DCB_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_SHIFT)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_EPP_ASID_0
#define MC_SMMU_EPP_ASID_0                      _MK_ADDR_CONST(0x248)
#define MC_SMMU_EPP_ASID_0_SECURE                       0x0
#define MC_SMMU_EPP_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_EPP_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_EPP_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_EPP_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_EPP_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_EPP_ASID_0_READ_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_EPP_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_EPP_ASID_0_EPP_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_EPP_ASID_0_EPP_ASID_FIELD                       _MK_FIELD_CONST(0x3, MC_SMMU_EPP_ASID_0_EPP_ASID_SHIFT)
#define MC_SMMU_EPP_ASID_0_EPP_ASID_RANGE                       1:0
#define MC_SMMU_EPP_ASID_0_EPP_ASID_WOFFSET                     0x0
#define MC_SMMU_EPP_ASID_0_EPP_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_EPP_ASID_0_EPP_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_SMMU_EPP_ASID_0_EPP_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_EPP_ASID_0_EPP_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_SHIFT)
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_G2_ASID_0
#define MC_SMMU_G2_ASID_0                       _MK_ADDR_CONST(0x24c)
#define MC_SMMU_G2_ASID_0_SECURE                        0x0
#define MC_SMMU_G2_ASID_0_WORD_COUNT                    0x1
#define MC_SMMU_G2_ASID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_G2_ASID_0_RESET_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_G2_ASID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_G2_ASID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_G2_ASID_0_READ_MASK                     _MK_MASK_CONST(0x80000003)
#define MC_SMMU_G2_ASID_0_WRITE_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_G2_ASID_0_G2_ASID_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_G2_ASID_0_G2_ASID_FIELD                 _MK_FIELD_CONST(0x3, MC_SMMU_G2_ASID_0_G2_ASID_SHIFT)
#define MC_SMMU_G2_ASID_0_G2_ASID_RANGE                 1:0
#define MC_SMMU_G2_ASID_0_G2_ASID_WOFFSET                       0x0
#define MC_SMMU_G2_ASID_0_G2_ASID_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_G2_ASID_0_G2_ASID_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_SMMU_G2_ASID_0_G2_ASID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_G2_ASID_0_G2_ASID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_SHIFT)
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_RANGE                  31:31
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_WOFFSET                        0x0
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_INIT_ENUM                      DISABLE
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_SMMU_HC_ASID_0
#define MC_SMMU_HC_ASID_0                       _MK_ADDR_CONST(0x250)
#define MC_SMMU_HC_ASID_0_SECURE                        0x0
#define MC_SMMU_HC_ASID_0_WORD_COUNT                    0x1
#define MC_SMMU_HC_ASID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_RESET_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_HC_ASID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_READ_MASK                     _MK_MASK_CONST(0x80000003)
#define MC_SMMU_HC_ASID_0_WRITE_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_HC_ASID_0_HC_ASID_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_HC_ASID_0_HC_ASID_FIELD                 _MK_FIELD_CONST(0x3, MC_SMMU_HC_ASID_0_HC_ASID_SHIFT)
#define MC_SMMU_HC_ASID_0_HC_ASID_RANGE                 1:0
#define MC_SMMU_HC_ASID_0_HC_ASID_WOFFSET                       0x0
#define MC_SMMU_HC_ASID_0_HC_ASID_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_HC_ASID_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_SMMU_HC_ASID_0_HC_ASID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_HC_ASID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_SHIFT)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_RANGE                  31:31
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_WOFFSET                        0x0
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_INIT_ENUM                      DISABLE
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_SMMU_HDA_ASID_0
#define MC_SMMU_HDA_ASID_0                      _MK_ADDR_CONST(0x254)
#define MC_SMMU_HDA_ASID_0_SECURE                       0x0
#define MC_SMMU_HDA_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_HDA_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_HDA_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_READ_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_HDA_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_HDA_ASID_0_HDA_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_HDA_ASID_0_HDA_ASID_FIELD                       _MK_FIELD_CONST(0x3, MC_SMMU_HDA_ASID_0_HDA_ASID_SHIFT)
#define MC_SMMU_HDA_ASID_0_HDA_ASID_RANGE                       1:0
#define MC_SMMU_HDA_ASID_0_HDA_ASID_WOFFSET                     0x0
#define MC_SMMU_HDA_ASID_0_HDA_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_HDA_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_SMMU_HDA_ASID_0_HDA_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_HDA_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_SHIFT)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_ISP_ASID_0
#define MC_SMMU_ISP_ASID_0                      _MK_ADDR_CONST(0x258)
#define MC_SMMU_ISP_ASID_0_SECURE                       0x0
#define MC_SMMU_ISP_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_ISP_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_ISP_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP_ASID_0_READ_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_ISP_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_ISP_ASID_0_ISP_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_ISP_ASID_0_ISP_ASID_FIELD                       _MK_FIELD_CONST(0x3, MC_SMMU_ISP_ASID_0_ISP_ASID_SHIFT)
#define MC_SMMU_ISP_ASID_0_ISP_ASID_RANGE                       1:0
#define MC_SMMU_ISP_ASID_0_ISP_ASID_WOFFSET                     0x0
#define MC_SMMU_ISP_ASID_0_ISP_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP_ASID_0_ISP_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_SMMU_ISP_ASID_0_ISP_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP_ASID_0_ISP_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_SHIFT)
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Reserved address 604 [0x25c]

// Reserved address 608 [0x260]

// Register MC_SMMU_MSENC_ASID_0
#define MC_SMMU_MSENC_ASID_0                    _MK_ADDR_CONST(0x264)
#define MC_SMMU_MSENC_ASID_0_SECURE                     0x0
#define MC_SMMU_MSENC_ASID_0_WORD_COUNT                         0x1
#define MC_SMMU_MSENC_ASID_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_SMMU_MSENC_ASID_0_RESET_MASK                         _MK_MASK_CONST(0x80000003)
#define MC_SMMU_MSENC_ASID_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_MSENC_ASID_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_MSENC_ASID_0_READ_MASK                  _MK_MASK_CONST(0x80000003)
#define MC_SMMU_MSENC_ASID_0_WRITE_MASK                         _MK_MASK_CONST(0x80000003)
#define MC_SMMU_MSENC_ASID_0_MSENC_ASID_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SMMU_MSENC_ASID_0_MSENC_ASID_FIELD                   _MK_FIELD_CONST(0x3, MC_SMMU_MSENC_ASID_0_MSENC_ASID_SHIFT)
#define MC_SMMU_MSENC_ASID_0_MSENC_ASID_RANGE                   1:0
#define MC_SMMU_MSENC_ASID_0_MSENC_ASID_WOFFSET                 0x0
#define MC_SMMU_MSENC_ASID_0_MSENC_ASID_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_MSENC_ASID_0_MSENC_ASID_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_SMMU_MSENC_ASID_0_MSENC_ASID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_MSENC_ASID_0_MSENC_ASID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_SHIFT                    _MK_SHIFT_CONST(31)
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_SHIFT)
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_RANGE                    31:31
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_WOFFSET                  0x0
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_INIT_ENUM                        DISABLE
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_MSENC_ASID_0_MSENC_SMMU_ENABLE_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_SMMU_NV_ASID_0
#define MC_SMMU_NV_ASID_0                       _MK_ADDR_CONST(0x268)
#define MC_SMMU_NV_ASID_0_SECURE                        0x0
#define MC_SMMU_NV_ASID_0_WORD_COUNT                    0x1
#define MC_SMMU_NV_ASID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_NV_ASID_0_RESET_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_NV_ASID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_NV_ASID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_NV_ASID_0_READ_MASK                     _MK_MASK_CONST(0x80000003)
#define MC_SMMU_NV_ASID_0_WRITE_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_NV_ASID_0_NV_ASID_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_NV_ASID_0_NV_ASID_FIELD                 _MK_FIELD_CONST(0x3, MC_SMMU_NV_ASID_0_NV_ASID_SHIFT)
#define MC_SMMU_NV_ASID_0_NV_ASID_RANGE                 1:0
#define MC_SMMU_NV_ASID_0_NV_ASID_WOFFSET                       0x0
#define MC_SMMU_NV_ASID_0_NV_ASID_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_NV_ASID_0_NV_ASID_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_SMMU_NV_ASID_0_NV_ASID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_NV_ASID_0_NV_ASID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_SHIFT)
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_RANGE                  31:31
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_WOFFSET                        0x0
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_INIT_ENUM                      DISABLE
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_ENABLE                 _MK_ENUM_CONST(1)


// Reserved address 620 [0x26c]

// Register MC_SMMU_PPCS_ASID_0
#define MC_SMMU_PPCS_ASID_0                     _MK_ADDR_CONST(0x270)
#define MC_SMMU_PPCS_ASID_0_SECURE                      0x0
#define MC_SMMU_PPCS_ASID_0_WORD_COUNT                  0x1
#define MC_SMMU_PPCS_ASID_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_RESET_MASK                  _MK_MASK_CONST(0x80000003)
#define MC_SMMU_PPCS_ASID_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_READ_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_PPCS_ASID_0_WRITE_MASK                  _MK_MASK_CONST(0x80000003)
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_FIELD                     _MK_FIELD_CONST(0x3, MC_SMMU_PPCS_ASID_0_PPCS_ASID_SHIFT)
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_RANGE                     1:0
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_WOFFSET                   0x0
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_SHIFT                      _MK_SHIFT_CONST(31)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_SHIFT)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_RANGE                      31:31
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_WOFFSET                    0x0
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_INIT_ENUM                  DISABLE
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Reserved address 628 [0x274]

// Reserved address 632 [0x278]

// Register MC_SMMU_VDE_ASID_0
#define MC_SMMU_VDE_ASID_0                      _MK_ADDR_CONST(0x27c)
#define MC_SMMU_VDE_ASID_0_SECURE                       0x0
#define MC_SMMU_VDE_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_VDE_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_VDE_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_READ_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_VDE_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_VDE_ASID_0_VDE_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_VDE_ASID_0_VDE_ASID_FIELD                       _MK_FIELD_CONST(0x3, MC_SMMU_VDE_ASID_0_VDE_ASID_SHIFT)
#define MC_SMMU_VDE_ASID_0_VDE_ASID_RANGE                       1:0
#define MC_SMMU_VDE_ASID_0_VDE_ASID_WOFFSET                     0x0
#define MC_SMMU_VDE_ASID_0_VDE_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_VDE_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_SMMU_VDE_ASID_0_VDE_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_VDE_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_SHIFT)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_VI_ASID_0
#define MC_SMMU_VI_ASID_0                       _MK_ADDR_CONST(0x280)
#define MC_SMMU_VI_ASID_0_SECURE                        0x0
#define MC_SMMU_VI_ASID_0_WORD_COUNT                    0x1
#define MC_SMMU_VI_ASID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_RESET_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_VI_ASID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_READ_MASK                     _MK_MASK_CONST(0x80000003)
#define MC_SMMU_VI_ASID_0_WRITE_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_VI_ASID_0_VI_ASID_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_VI_ASID_0_VI_ASID_FIELD                 _MK_FIELD_CONST(0x3, MC_SMMU_VI_ASID_0_VI_ASID_SHIFT)
#define MC_SMMU_VI_ASID_0_VI_ASID_RANGE                 1:0
#define MC_SMMU_VI_ASID_0_VI_ASID_WOFFSET                       0x0
#define MC_SMMU_VI_ASID_0_VI_ASID_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_VI_ASID_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_SMMU_VI_ASID_0_VI_ASID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_VI_ASID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_SHIFT)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_RANGE                  31:31
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_WOFFSET                        0x0
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_INIT_ENUM                      DISABLE
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_ENABLE                 _MK_ENUM_CONST(1)


// Reserved address 644 [0x284]

// Register MC_SMMU_XUSB_HOST_ASID_0
#define MC_SMMU_XUSB_HOST_ASID_0                        _MK_ADDR_CONST(0x288)
#define MC_SMMU_XUSB_HOST_ASID_0_SECURE                         0x0
#define MC_SMMU_XUSB_HOST_ASID_0_WORD_COUNT                     0x1
#define MC_SMMU_XUSB_HOST_ASID_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_HOST_ASID_0_RESET_MASK                     _MK_MASK_CONST(0x80000003)
#define MC_SMMU_XUSB_HOST_ASID_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_HOST_ASID_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_HOST_ASID_0_READ_MASK                      _MK_MASK_CONST(0x80000003)
#define MC_SMMU_XUSB_HOST_ASID_0_WRITE_MASK                     _MK_MASK_CONST(0x80000003)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_ASID_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_ASID_FIELD                   _MK_FIELD_CONST(0x3, MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_ASID_SHIFT)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_ASID_RANGE                   1:0
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_ASID_WOFFSET                 0x0
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_ASID_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_ASID_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_ASID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_ASID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_SHIFT                    _MK_SHIFT_CONST(31)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_SHIFT)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_RANGE                    31:31
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_WOFFSET                  0x0
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_INIT_ENUM                        DISABLE
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_XUSB_HOST_ASID_0_XUSB_HOST_SMMU_ENABLE_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_SMMU_XUSB_DEV_ASID_0
#define MC_SMMU_XUSB_DEV_ASID_0                 _MK_ADDR_CONST(0x28c)
#define MC_SMMU_XUSB_DEV_ASID_0_SECURE                  0x0
#define MC_SMMU_XUSB_DEV_ASID_0_WORD_COUNT                      0x1
#define MC_SMMU_XUSB_DEV_ASID_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_DEV_ASID_0_RESET_MASK                      _MK_MASK_CONST(0x80000003)
#define MC_SMMU_XUSB_DEV_ASID_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_DEV_ASID_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_DEV_ASID_0_READ_MASK                       _MK_MASK_CONST(0x80000003)
#define MC_SMMU_XUSB_DEV_ASID_0_WRITE_MASK                      _MK_MASK_CONST(0x80000003)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_ASID_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_ASID_FIELD                     _MK_FIELD_CONST(0x3, MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_ASID_SHIFT)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_ASID_RANGE                     1:0
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_ASID_WOFFSET                   0x0
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_ASID_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_ASID_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_ASID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_ASID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_SHIFT                      _MK_SHIFT_CONST(31)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_SHIFT)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_RANGE                      31:31
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_WOFFSET                    0x0
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_INIT_ENUM                  DISABLE
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_XUSB_DEV_ASID_0_XUSB_DEV_SMMU_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Reserved address 656 [0x290]

// Register MC_SMMU_TSEC_ASID_0
#define MC_SMMU_TSEC_ASID_0                     _MK_ADDR_CONST(0x294)
#define MC_SMMU_TSEC_ASID_0_SECURE                      0x0
#define MC_SMMU_TSEC_ASID_0_WORD_COUNT                  0x1
#define MC_SMMU_TSEC_ASID_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TSEC_ASID_0_RESET_MASK                  _MK_MASK_CONST(0x80000003)
#define MC_SMMU_TSEC_ASID_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TSEC_ASID_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TSEC_ASID_0_READ_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_TSEC_ASID_0_WRITE_MASK                  _MK_MASK_CONST(0x80000003)
#define MC_SMMU_TSEC_ASID_0_TSEC_ASID_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_SMMU_TSEC_ASID_0_TSEC_ASID_FIELD                     _MK_FIELD_CONST(0x3, MC_SMMU_TSEC_ASID_0_TSEC_ASID_SHIFT)
#define MC_SMMU_TSEC_ASID_0_TSEC_ASID_RANGE                     1:0
#define MC_SMMU_TSEC_ASID_0_TSEC_ASID_WOFFSET                   0x0
#define MC_SMMU_TSEC_ASID_0_TSEC_ASID_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TSEC_ASID_0_TSEC_ASID_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_SMMU_TSEC_ASID_0_TSEC_ASID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TSEC_ASID_0_TSEC_ASID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_SHIFT                      _MK_SHIFT_CONST(31)
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_SHIFT)
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_RANGE                      31:31
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_INIT_ENUM                  DISABLE
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TSEC_ASID_0_TSEC_SMMU_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_SMMU_PPCS1_ASID_0
#define MC_SMMU_PPCS1_ASID_0                    _MK_ADDR_CONST(0x298)
#define MC_SMMU_PPCS1_ASID_0_SECURE                     0x0
#define MC_SMMU_PPCS1_ASID_0_WORD_COUNT                         0x1
#define MC_SMMU_PPCS1_ASID_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS1_ASID_0_RESET_MASK                         _MK_MASK_CONST(0x80000003)
#define MC_SMMU_PPCS1_ASID_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS1_ASID_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS1_ASID_0_READ_MASK                  _MK_MASK_CONST(0x80000003)
#define MC_SMMU_PPCS1_ASID_0_WRITE_MASK                         _MK_MASK_CONST(0x80000003)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_ASID_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_ASID_FIELD                   _MK_FIELD_CONST(0x3, MC_SMMU_PPCS1_ASID_0_PPCS1_ASID_SHIFT)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_ASID_RANGE                   1:0
#define MC_SMMU_PPCS1_ASID_0_PPCS1_ASID_WOFFSET                 0x0
#define MC_SMMU_PPCS1_ASID_0_PPCS1_ASID_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_ASID_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_ASID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_ASID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_SHIFT                    _MK_SHIFT_CONST(31)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_SHIFT)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_RANGE                    31:31
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_WOFFSET                  0x0
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_INIT_ENUM                        DISABLE
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_PPCS1_ASID_0_PPCS1_SMMU_ENABLE_ENABLE                   _MK_ENUM_CONST(1)


// Register MC_STOP_EXTRA_SNAP_LEVELS_0
#define MC_STOP_EXTRA_SNAP_LEVELS_0                     _MK_ADDR_CONST(0x29c)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SECURE                      0x0
#define MC_STOP_EXTRA_SNAP_LEVELS_0_WORD_COUNT                  0x1
#define MC_STOP_EXTRA_SNAP_LEVELS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_STOP_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_STOP_FIELD                      _MK_FIELD_CONST(0x3, MC_STOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_STOP_SHIFT)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_STOP_RANGE                      1:0
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_STOP_WOFFSET                    0x0
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_STOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_STOP_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_STOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_STOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_AHB_EXTRA_SNAP_LEVELS_0
#define MC_AHB_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2a0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_AHB_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_AHB_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_FIELD                        _MK_FIELD_CONST(0x3, MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_SHIFT)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_RANGE                        1:0
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_WOFFSET                      0x0
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_APB_EXTRA_SNAP_LEVELS_0
#define MC_APB_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2a4)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_APB_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_APB_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_APB_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_FIELD                        _MK_FIELD_CONST(0x3, MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_SHIFT)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_RANGE                        1:0
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_WOFFSET                      0x0
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_AVP_EXTRA_SNAP_LEVELS_0
#define MC_AVP_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2a8)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_AVP_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_AVP_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_FIELD                        _MK_FIELD_CONST(0x3, MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_SHIFT)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_RANGE                        1:0
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_WOFFSET                      0x0
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_DIS_EXTRA_SNAP_LEVELS_0
#define MC_DIS_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2ac)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_DIS_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_DIS_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x3)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_FIELD                        _MK_FIELD_CONST(0x3, MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_SHIFT)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_RANGE                        1:0
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_WOFFSET                      0x0
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_DEFAULT                      _MK_MASK_CONST(0x3)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_HEG_EXTRA_SNAP_LEVELS_0
#define MC_HEG_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2b0)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_HEG_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_HEG_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HEG_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HEG_FIELD                        _MK_FIELD_CONST(0x3, MC_HEG_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HEG_SHIFT)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HEG_RANGE                        1:0
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HEG_WOFFSET                      0x0
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HEG_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HEG_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HEG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HEG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_ME_EXTRA_SNAP_LEVELS_0
#define MC_ME_EXTRA_SNAP_LEVELS_0                       _MK_ADDR_CONST(0x2b4)
#define MC_ME_EXTRA_SNAP_LEVELS_0_SECURE                        0x0
#define MC_ME_EXTRA_SNAP_LEVELS_0_WORD_COUNT                    0x1
#define MC_ME_EXTRA_SNAP_LEVELS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_ME_EXTRA_SNAP_LEVELS_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define MC_ME_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_ME_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ME_EXTRA_SNAP_LEVELS_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define MC_ME_EXTRA_SNAP_LEVELS_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define MC_ME_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ME_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_ME_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ME_FIELD                  _MK_FIELD_CONST(0x3, MC_ME_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ME_SHIFT)
#define MC_ME_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ME_RANGE                  1:0
#define MC_ME_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ME_WOFFSET                        0x0
#define MC_ME_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ME_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_ME_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ME_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_ME_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ME_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_ME_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ME_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 696 [0x2b8]

// Register MC_FTOP_EXTRA_SNAP_LEVELS_0
#define MC_FTOP_EXTRA_SNAP_LEVELS_0                     _MK_ADDR_CONST(0x2bc)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SECURE                      0x0
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_WORD_COUNT                  0x1
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_FTOP_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_FTOP_FIELD                      _MK_FIELD_CONST(0x3, MC_FTOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_FTOP_SHIFT)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_FTOP_RANGE                      1:0
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_FTOP_WOFFSET                    0x0
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_FTOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_FTOP_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_FTOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_FTOP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_FTOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 704 [0x2c0]

// Register MC_TDA_EXTRA_SNAP_LEVELS_0
#define MC_TDA_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2c4)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_TDA_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_TDA_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA_FIELD                        _MK_FIELD_CONST(0x3, MC_TDA_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA_SHIFT)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA_RANGE                        1:0
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA_WOFFSET                      0x0
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 712 [0x2c8]

// Register MC_TDB_EXTRA_SNAP_LEVELS_0
#define MC_TDB_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2cc)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_TDB_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_TDB_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB_FIELD                        _MK_FIELD_CONST(0x3, MC_TDB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB_SHIFT)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB_RANGE                        1:0
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB_WOFFSET                      0x0
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 720 [0x2d0]

// Register MC_VD_EXTRA_SNAP_LEVELS_0
#define MC_VD_EXTRA_SNAP_LEVELS_0                       _MK_ADDR_CONST(0x2d4)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SECURE                        0x0
#define MC_VD_EXTRA_SNAP_LEVELS_0_WORD_COUNT                    0x1
#define MC_VD_EXTRA_SNAP_LEVELS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define MC_VD_EXTRA_SNAP_LEVELS_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_FIELD                  _MK_FIELD_CONST(0x3, MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_SHIFT)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_RANGE                  1:0
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_WOFFSET                        0x0
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_VE_EXTRA_SNAP_LEVELS_0
#define MC_VE_EXTRA_SNAP_LEVELS_0                       _MK_ADDR_CONST(0x2d8)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SECURE                        0x0
#define MC_VE_EXTRA_SNAP_LEVELS_0_WORD_COUNT                    0x1
#define MC_VE_EXTRA_SNAP_LEVELS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define MC_VE_EXTRA_SNAP_LEVELS_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_FIELD                  _MK_FIELD_CONST(0x3, MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_SHIFT)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_RANGE                  1:0
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_WOFFSET                        0x0
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 732 [0x2dc]

// Reserved address 736 [0x2e0]

// Register MC_LATENCY_ALLOWANCE_AVPC_0_0
#define MC_LATENCY_ALLOWANCE_AVPC_0_0                   _MK_ADDR_CONST(0x2e4)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_RESET_VAL                         _MK_MASK_CONST(0xe0004)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_SHIFT)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_DEFAULT                       _MK_MASK_CONST(0x4)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_SHIFT)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_RANGE                 23:16
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_DEFAULT                       _MK_MASK_CONST(0xe)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DC_0_0
#define MC_LATENCY_ALLOWANCE_DC_0_0                     _MK_ADDR_CONST(0x2e8)
#define MC_LATENCY_ALLOWANCE_DC_0_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_DC_0_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_DC_0_0_RESET_VAL                   _MK_MASK_CONST(0x4e004e)
#define MC_LATENCY_ALLOWANCE_DC_0_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DC_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_0_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DC_0_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_SHIFT)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_DEFAULT                 _MK_MASK_CONST(0x4e)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_SHIFT)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_RANGE                   23:16
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_DEFAULT                 _MK_MASK_CONST(0x4e)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DC_1_0
#define MC_LATENCY_ALLOWANCE_DC_1_0                     _MK_ADDR_CONST(0x2ec)
#define MC_LATENCY_ALLOWANCE_DC_1_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_DC_1_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_DC_1_0_RESET_VAL                   _MK_MASK_CONST(0x4e)
#define MC_LATENCY_ALLOWANCE_DC_1_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_1_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_1_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_SHIFT)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_DEFAULT                 _MK_MASK_CONST(0x4e)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DC_2_0
#define MC_LATENCY_ALLOWANCE_DC_2_0                     _MK_ADDR_CONST(0x2f0)
#define MC_LATENCY_ALLOWANCE_DC_2_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_DC_2_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_DC_2_0_RESET_VAL                   _MK_MASK_CONST(0x68)
#define MC_LATENCY_ALLOWANCE_DC_2_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_2_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_2_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_SHIFT)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_DEFAULT                 _MK_MASK_CONST(0x68)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DCB_0_0
#define MC_LATENCY_ALLOWANCE_DCB_0_0                    _MK_ADDR_CONST(0x2f4)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_DCB_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_DCB_0_0_RESET_VAL                  _MK_MASK_CONST(0x4e004e)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_SHIFT)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_DEFAULT                       _MK_MASK_CONST(0x4e)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_SHIFT)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_RANGE                 23:16
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_DEFAULT                       _MK_MASK_CONST(0x4e)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DCB_1_0
#define MC_LATENCY_ALLOWANCE_DCB_1_0                    _MK_ADDR_CONST(0x2f8)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_DCB_1_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_DCB_1_0_RESET_VAL                  _MK_MASK_CONST(0x4e)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_SHIFT)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_DEFAULT                       _MK_MASK_CONST(0x4e)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DCB_2_0
#define MC_LATENCY_ALLOWANCE_DCB_2_0                    _MK_ADDR_CONST(0x2fc)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_DCB_2_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_DCB_2_0_RESET_VAL                  _MK_MASK_CONST(0x68)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_SHIFT)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_DEFAULT                       _MK_MASK_CONST(0x68)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_EPP_0_0
#define MC_LATENCY_ALLOWANCE_EPP_0_0                    _MK_ADDR_CONST(0x300)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_EPP_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_EPP_0_0_RESET_VAL                  _MK_MASK_CONST(0x6c0033)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPUP_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPUP_FIELD                      _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPUP_SHIFT)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPUP_RANGE                      7:0
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPUP_WOFFSET                    0x0
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPUP_DEFAULT                    _MK_MASK_CONST(0x33)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPUP_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPU_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPU_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPU_SHIFT)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPU_RANGE                       23:16
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPU_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPU_DEFAULT                     _MK_MASK_CONST(0x6c)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPU_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPU_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPU_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_EPP_1_0
#define MC_LATENCY_ALLOWANCE_EPP_1_0                    _MK_ADDR_CONST(0x304)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_EPP_1_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_EPP_1_0_RESET_VAL                  _MK_MASK_CONST(0x6c006c)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPV_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPV_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPV_SHIFT)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPV_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPV_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPV_DEFAULT                     _MK_MASK_CONST(0x6c)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPV_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPY_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPY_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPY_SHIFT)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPY_RANGE                       23:16
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPY_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPY_DEFAULT                     _MK_MASK_CONST(0x6c)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPY_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_G2_0_0
#define MC_LATENCY_ALLOWANCE_G2_0_0                     _MK_ADDR_CONST(0x308)
#define MC_LATENCY_ALLOWANCE_G2_0_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_G2_0_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_G2_0_0_RESET_VAL                   _MK_MASK_CONST(0x90009)
#define MC_LATENCY_ALLOWANCE_G2_0_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_G2_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_G2_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_G2_0_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_G2_0_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2PR_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2PR_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2PR_SHIFT)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2PR_RANGE                        7:0
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2PR_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2PR_DEFAULT                      _MK_MASK_CONST(0x9)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2PR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2PR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2PR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2SR_SHIFT                        _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2SR_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2SR_SHIFT)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2SR_RANGE                        23:16
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2SR_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2SR_DEFAULT                      _MK_MASK_CONST(0x9)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2SR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2SR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2SR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_G2_1_0
#define MC_LATENCY_ALLOWANCE_G2_1_0                     _MK_ADDR_CONST(0x30c)
#define MC_LATENCY_ALLOWANCE_G2_1_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_G2_1_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_G2_1_0_RESET_VAL                   _MK_MASK_CONST(0x9000a)
#define MC_LATENCY_ALLOWANCE_G2_1_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_G2_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_G2_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_G2_1_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_G2_1_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DR_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DR_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DR_SHIFT)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DR_RANGE                        7:0
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DR_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DR_DEFAULT                      _MK_MASK_CONST(0xa)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DW_SHIFT                        _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DW_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DW_SHIFT)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DW_RANGE                        23:16
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DW_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DW_DEFAULT                      _MK_MASK_CONST(0x9)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DW_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_HC_0_0
#define MC_LATENCY_ALLOWANCE_HC_0_0                     _MK_ADDR_CONST(0x310)
#define MC_LATENCY_ALLOWANCE_HC_0_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_HC_0_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_HC_0_0_RESET_VAL                   _MK_MASK_CONST(0xa50010)
#define MC_LATENCY_ALLOWANCE_HC_0_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HC_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_0_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HC_0_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_FIELD                  _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_SHIFT)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_RANGE                  7:0
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_WOFFSET                        0x0
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_DEFAULT                        _MK_MASK_CONST(0x10)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_SHIFT)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_RANGE                     23:16
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_DEFAULT                   _MK_MASK_CONST(0xa5)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_HC_1_0
#define MC_LATENCY_ALLOWANCE_HC_1_0                     _MK_ADDR_CONST(0x314)
#define MC_LATENCY_ALLOWANCE_HC_1_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_HC_1_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_HC_1_0_RESET_VAL                   _MK_MASK_CONST(0x25)
#define MC_LATENCY_ALLOWANCE_HC_1_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HC_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_1_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HC_1_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_SHIFT)
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_RANGE                     7:0
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_DEFAULT                   _MK_MASK_CONST(0x25)
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_HDA_0_0
#define MC_LATENCY_ALLOWANCE_HDA_0_0                    _MK_ADDR_CONST(0x318)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_HDA_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_HDA_0_0_RESET_VAL                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_SHIFT)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_DEFAULT                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_SHIFT)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_RANGE                       23:16
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_DEFAULT                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_ISP_0_0
#define MC_LATENCY_ALLOWANCE_ISP_0_0                    _MK_ADDR_CONST(0x31c)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_ISP_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_ISP_0_0_RESET_VAL                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_ALLOWANCE_ISPW_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_ALLOWANCE_ISPW_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_ISP_0_0_ALLOWANCE_ISPW_SHIFT)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_ALLOWANCE_ISPW_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_ISP_0_0_ALLOWANCE_ISPW_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_ISP_0_0_ALLOWANCE_ISPW_DEFAULT                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_ALLOWANCE_ISPW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_ALLOWANCE_ISPW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_ALLOWANCE_ISPW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_MPCORE_0_0
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0                 _MK_ADDR_CONST(0x320)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_SECURE                  0x0
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_WORD_COUNT                      0x1
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_RESET_VAL                       _MK_MASK_CONST(0xe0004)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_RESET_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_READ_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_WRITE_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_SHIFT)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_DEFAULT                       _MK_MASK_CONST(0x4)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_SHIFT)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_RANGE                 23:16
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_DEFAULT                       _MK_MASK_CONST(0xe)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_MPCORELP_0_0
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0                       _MK_ADDR_CONST(0x324)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_SECURE                        0x0
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_WORD_COUNT                    0x1
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_RESET_VAL                     _MK_MASK_CONST(0xe0004)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_RESET_MASK                    _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_READ_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_WRITE_MASK                    _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_SHIFT)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_RANGE                     7:0
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_DEFAULT                   _MK_MASK_CONST(0x4)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_SHIFT)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_RANGE                     23:16
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_DEFAULT                   _MK_MASK_CONST(0xe)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_MSENC_0_0
#define MC_LATENCY_ALLOWANCE_MSENC_0_0                  _MK_ADDR_CONST(0x328)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_SECURE                   0x0
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_WORD_COUNT                       0x1
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_RESET_VAL                        _MK_MASK_CONST(0x800080)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_RESET_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_READ_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_WRITE_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSRD_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSRD_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSRD_SHIFT)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSRD_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSRD_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSRD_DEFAULT                       _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSRD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSRD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSRD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSWR_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSWR_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSWR_SHIFT)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSWR_RANGE                 23:16
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSWR_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSWR_DEFAULT                       _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSWR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MSENC_0_0_ALLOWANCE_MSENCSWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 812 [0x32c]

// Reserved address 816 [0x330]

// Register MC_LATENCY_ALLOWANCE_NV_0_0
#define MC_LATENCY_ALLOWANCE_NV_0_0                     _MK_ADDR_CONST(0x334)
#define MC_LATENCY_ALLOWANCE_NV_0_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_NV_0_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_NV_0_0_RESET_VAL                   _MK_MASK_CONST(0xb000c)
#define MC_LATENCY_ALLOWANCE_NV_0_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_0_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV_0_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_FDCDRD_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_FDCDRD_FIELD                      _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_FDCDRD_SHIFT)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_FDCDRD_RANGE                      7:0
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_FDCDRD_WOFFSET                    0x0
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_FDCDRD_DEFAULT                    _MK_MASK_CONST(0xc)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_FDCDRD_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_FDCDRD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_FDCDRD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_IDXSRD_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_IDXSRD_FIELD                      _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_IDXSRD_SHIFT)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_IDXSRD_RANGE                      23:16
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_IDXSRD_WOFFSET                    0x0
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_IDXSRD_DEFAULT                    _MK_MASK_CONST(0xb)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_IDXSRD_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_IDXSRD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_IDXSRD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_NV_1_0
#define MC_LATENCY_ALLOWANCE_NV_1_0                     _MK_ADDR_CONST(0x338)
#define MC_LATENCY_ALLOWANCE_NV_1_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_NV_1_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_NV_1_0_RESET_VAL                   _MK_MASK_CONST(0x10000c)
#define MC_LATENCY_ALLOWANCE_NV_1_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_1_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV_1_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_TEXL2SRD_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_TEXL2SRD_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_TEXL2SRD_SHIFT)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_TEXL2SRD_RANGE                    7:0
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_TEXL2SRD_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_TEXL2SRD_DEFAULT                  _MK_MASK_CONST(0xc)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_TEXL2SRD_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_TEXL2SRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_TEXL2SRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_FDCDWR_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_FDCDWR_FIELD                      _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_FDCDWR_SHIFT)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_FDCDWR_RANGE                      23:16
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_FDCDWR_WOFFSET                    0x0
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_FDCDWR_DEFAULT                    _MK_MASK_CONST(0x10)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_FDCDWR_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_FDCDWR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_FDCDWR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_NV2_0_0
#define MC_LATENCY_ALLOWANCE_NV2_0_0                    _MK_ADDR_CONST(0x33c)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_NV2_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_NV2_0_0_RESET_VAL                  _MK_MASK_CONST(0xc)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_FDCDRD2_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_FDCDRD2_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_FDCDRD2_SHIFT)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_FDCDRD2_RANGE                    7:0
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_FDCDRD2_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_FDCDRD2_DEFAULT                  _MK_MASK_CONST(0xc)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_FDCDRD2_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_FDCDRD2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_FDCDRD2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_NV2_1_0
#define MC_LATENCY_ALLOWANCE_NV2_1_0                    _MK_ADDR_CONST(0x340)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_NV2_1_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_NV2_1_0_RESET_VAL                  _MK_MASK_CONST(0x10)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_FDCDWR2_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_FDCDWR2_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_FDCDWR2_SHIFT)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_FDCDWR2_RANGE                    7:0
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_FDCDWR2_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_FDCDWR2_DEFAULT                  _MK_MASK_CONST(0x10)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_FDCDWR2_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_FDCDWR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_FDCDWR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_PPCS_0_0
#define MC_LATENCY_ALLOWANCE_PPCS_0_0                   _MK_ADDR_CONST(0x344)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_RESET_VAL                         _MK_MASK_CONST(0xe80050)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_SHIFT)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_DEFAULT                     _MK_MASK_CONST(0x50)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_SHIFT)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_RANGE                       23:16
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_DEFAULT                     _MK_MASK_CONST(0xe8)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_PPCS_1_0
#define MC_LATENCY_ALLOWANCE_PPCS_1_0                   _MK_ADDR_CONST(0x348)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_RESET_VAL                         _MK_MASK_CONST(0xe800a5)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_SHIFT)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_DEFAULT                     _MK_MASK_CONST(0xa5)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_SHIFT)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_RANGE                       23:16
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_DEFAULT                     _MK_MASK_CONST(0xe8)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_PTC_0_0
#define MC_LATENCY_ALLOWANCE_PTC_0_0                    _MK_ADDR_CONST(0x34c)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_PTC_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_PTC_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_SHIFT)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 848 [0x350]

// Register MC_LATENCY_ALLOWANCE_VDE_0_0
#define MC_LATENCY_ALLOWANCE_VDE_0_0                    _MK_ADDR_CONST(0x354)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_VDE_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_VDE_0_0_RESET_VAL                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_DEFAULT                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_RANGE                    23:16
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_DEFAULT                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VDE_1_0
#define MC_LATENCY_ALLOWANCE_VDE_1_0                    _MK_ADDR_CONST(0x358)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_VDE_1_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_VDE_1_0_RESET_VAL                  _MK_MASK_CONST(0xee00b8)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_RANGE                    7:0
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_DEFAULT                  _MK_MASK_CONST(0xb8)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_RANGE                    23:16
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_DEFAULT                  _MK_MASK_CONST(0xee)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VDE_2_0
#define MC_LATENCY_ALLOWANCE_VDE_2_0                    _MK_ADDR_CONST(0x35c)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_VDE_2_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_VDE_2_0_RESET_VAL                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_DEFAULT                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_RANGE                    23:16
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_DEFAULT                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VDE_3_0
#define MC_LATENCY_ALLOWANCE_VDE_3_0                    _MK_ADDR_CONST(0x360)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_VDE_3_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_VDE_3_0_RESET_VAL                  _MK_MASK_CONST(0x590089)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_RANGE                    7:0
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_DEFAULT                  _MK_MASK_CONST(0x89)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_RANGE                    23:16
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_DEFAULT                  _MK_MASK_CONST(0x59)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VI_0_0
#define MC_LATENCY_ALLOWANCE_VI_0_0                     _MK_ADDR_CONST(0x364)
#define MC_LATENCY_ALLOWANCE_VI_0_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_VI_0_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_VI_0_0_RESET_VAL                   _MK_MASK_CONST(0x47)
#define MC_LATENCY_ALLOWANCE_VI_0_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_0_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_0_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIWSB_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIWSB_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIWSB_SHIFT)
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIWSB_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIWSB_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIWSB_DEFAULT                     _MK_MASK_CONST(0x47)
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIWSB_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIWSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIWSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VI_1_0
#define MC_LATENCY_ALLOWANCE_VI_1_0                     _MK_ADDR_CONST(0x368)
#define MC_LATENCY_ALLOWANCE_VI_1_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_VI_1_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_VI_1_0_RESET_VAL                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VI_1_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VI_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_1_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VI_1_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWU_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWU_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWU_SHIFT)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWU_RANGE                        7:0
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWU_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWU_DEFAULT                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWU_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWU_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWU_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWV_SHIFT                        _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWV_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWV_SHIFT)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWV_RANGE                        23:16
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWV_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWV_DEFAULT                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWV_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VI_2_0
#define MC_LATENCY_ALLOWANCE_VI_2_0                     _MK_ADDR_CONST(0x36c)
#define MC_LATENCY_ALLOWANCE_VI_2_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_VI_2_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_VI_2_0_RESET_VAL                   _MK_MASK_CONST(0x47)
#define MC_LATENCY_ALLOWANCE_VI_2_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_2_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_2_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_2_0_ALLOWANCE_VIWY_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VI_2_0_ALLOWANCE_VIWY_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VI_2_0_ALLOWANCE_VIWY_SHIFT)
#define MC_LATENCY_ALLOWANCE_VI_2_0_ALLOWANCE_VIWY_RANGE                        7:0
#define MC_LATENCY_ALLOWANCE_VI_2_0_ALLOWANCE_VIWY_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_VI_2_0_ALLOWANCE_VIWY_DEFAULT                      _MK_MASK_CONST(0x47)
#define MC_LATENCY_ALLOWANCE_VI_2_0_ALLOWANCE_VIWY_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_2_0_ALLOWANCE_VIWY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_2_0_ALLOWANCE_VIWY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 880 [0x370]

// Reserved address 884 [0x374]

// Reserved address 888 [0x378]

// Register MC_LATENCY_ALLOWANCE_XUSB_0_0
#define MC_LATENCY_ALLOWANCE_XUSB_0_0                   _MK_ADDR_CONST(0x37c)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_RESET_VAL                         _MK_MASK_CONST(0xa500a5)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTR_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTR_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTR_SHIFT)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTR_RANGE                        7:0
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTR_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTR_DEFAULT                      _MK_MASK_CONST(0xa5)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTW_SHIFT                        _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTW_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTW_SHIFT)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTW_RANGE                        23:16
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTW_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTW_DEFAULT                      _MK_MASK_CONST(0xa5)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTW_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_XUSB_0_0_ALLOWANCE_XUSB_HOSTW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_XUSB_1_0
#define MC_LATENCY_ALLOWANCE_XUSB_1_0                   _MK_ADDR_CONST(0x380)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_RESET_VAL                         _MK_MASK_CONST(0xa500a5)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVR_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVR_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVR_SHIFT)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVR_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVR_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVR_DEFAULT                       _MK_MASK_CONST(0xa5)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVW_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVW_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVW_SHIFT)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVW_RANGE                 23:16
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVW_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVW_DEFAULT                       _MK_MASK_CONST(0xa5)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVW_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_XUSB_1_0_ALLOWANCE_XUSB_DEVW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_NV_2_0
#define MC_LATENCY_ALLOWANCE_NV_2_0                     _MK_ADDR_CONST(0x384)
#define MC_LATENCY_ALLOWANCE_NV_2_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_NV_2_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_NV_2_0_RESET_VAL                   _MK_MASK_CONST(0xc000c)
#define MC_LATENCY_ALLOWANCE_NV_2_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_2_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV_2_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV_2_0_ALLOWANCE_FDCDRD3_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_NV_2_0_ALLOWANCE_FDCDRD3_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_NV_2_0_ALLOWANCE_FDCDRD3_SHIFT)
#define MC_LATENCY_ALLOWANCE_NV_2_0_ALLOWANCE_FDCDRD3_RANGE                     7:0
#define MC_LATENCY_ALLOWANCE_NV_2_0_ALLOWANCE_FDCDRD3_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_NV_2_0_ALLOWANCE_FDCDRD3_DEFAULT                   _MK_MASK_CONST(0xc)
#define MC_LATENCY_ALLOWANCE_NV_2_0_ALLOWANCE_FDCDRD3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV_2_0_ALLOWANCE_FDCDRD3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_2_0_ALLOWANCE_FDCDRD3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_NV_2_0_ALLOWANCE_FDCDRD4_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_NV_2_0_ALLOWANCE_FDCDRD4_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_NV_2_0_ALLOWANCE_FDCDRD4_SHIFT)
#define MC_LATENCY_ALLOWANCE_NV_2_0_ALLOWANCE_FDCDRD4_RANGE                     23:16
#define MC_LATENCY_ALLOWANCE_NV_2_0_ALLOWANCE_FDCDRD4_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_NV_2_0_ALLOWANCE_FDCDRD4_DEFAULT                   _MK_MASK_CONST(0xc)
#define MC_LATENCY_ALLOWANCE_NV_2_0_ALLOWANCE_FDCDRD4_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV_2_0_ALLOWANCE_FDCDRD4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_2_0_ALLOWANCE_FDCDRD4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_NV_3_0
#define MC_LATENCY_ALLOWANCE_NV_3_0                     _MK_ADDR_CONST(0x388)
#define MC_LATENCY_ALLOWANCE_NV_3_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_NV_3_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_NV_3_0_RESET_VAL                   _MK_MASK_CONST(0x100010)
#define MC_LATENCY_ALLOWANCE_NV_3_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_3_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV_3_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV_3_0_ALLOWANCE_FDCDWR3_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_NV_3_0_ALLOWANCE_FDCDWR3_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_NV_3_0_ALLOWANCE_FDCDWR3_SHIFT)
#define MC_LATENCY_ALLOWANCE_NV_3_0_ALLOWANCE_FDCDWR3_RANGE                     7:0
#define MC_LATENCY_ALLOWANCE_NV_3_0_ALLOWANCE_FDCDWR3_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_NV_3_0_ALLOWANCE_FDCDWR3_DEFAULT                   _MK_MASK_CONST(0x10)
#define MC_LATENCY_ALLOWANCE_NV_3_0_ALLOWANCE_FDCDWR3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV_3_0_ALLOWANCE_FDCDWR3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_3_0_ALLOWANCE_FDCDWR3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_NV_3_0_ALLOWANCE_FDCDWR4_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_NV_3_0_ALLOWANCE_FDCDWR4_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_NV_3_0_ALLOWANCE_FDCDWR4_SHIFT)
#define MC_LATENCY_ALLOWANCE_NV_3_0_ALLOWANCE_FDCDWR4_RANGE                     23:16
#define MC_LATENCY_ALLOWANCE_NV_3_0_ALLOWANCE_FDCDWR4_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_NV_3_0_ALLOWANCE_FDCDWR4_DEFAULT                   _MK_MASK_CONST(0x10)
#define MC_LATENCY_ALLOWANCE_NV_3_0_ALLOWANCE_FDCDWR4_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV_3_0_ALLOWANCE_FDCDWR4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_3_0_ALLOWANCE_FDCDWR4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_EMUCIF_0_0
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0                 _MK_ADDR_CONST(0x38c)
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_SECURE                  0x0
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_WORD_COUNT                      0x1
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_RESET_VAL                       _MK_MASK_CONST(0xe0004)
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_RESET_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_READ_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_WRITE_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_ALLOWANCE_EMUCIFR_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_ALLOWANCE_EMUCIFR_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_EMUCIF_0_0_ALLOWANCE_EMUCIFR_SHIFT)
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_ALLOWANCE_EMUCIFR_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_ALLOWANCE_EMUCIFR_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_ALLOWANCE_EMUCIFR_DEFAULT                       _MK_MASK_CONST(0x4)
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_ALLOWANCE_EMUCIFR_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_ALLOWANCE_EMUCIFR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_ALLOWANCE_EMUCIFR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_ALLOWANCE_EMUCIFW_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_ALLOWANCE_EMUCIFW_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_EMUCIF_0_0_ALLOWANCE_EMUCIFW_SHIFT)
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_ALLOWANCE_EMUCIFW_RANGE                 23:16
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_ALLOWANCE_EMUCIFW_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_ALLOWANCE_EMUCIFW_DEFAULT                       _MK_MASK_CONST(0xe)
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_ALLOWANCE_EMUCIFW_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_ALLOWANCE_EMUCIFW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EMUCIF_0_0_ALLOWANCE_EMUCIFW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_TSEC_0_0
#define MC_LATENCY_ALLOWANCE_TSEC_0_0                   _MK_ADDR_CONST(0x390)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_RESET_VAL                         _MK_MASK_CONST(0x500050)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSRD_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSRD_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSRD_SHIFT)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSRD_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSRD_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSRD_DEFAULT                 _MK_MASK_CONST(0x50)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSRD_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSWR_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSWR_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSWR_SHIFT)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSWR_RANGE                   23:16
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSWR_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSWR_DEFAULT                 _MK_MASK_CONST(0x50)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSWR_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSWR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_TSEC_0_0_ALLOWANCE_TSECSWR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 916 [0x394]

// Reserved address 920 [0x398]

// Reserved address 924 [0x39c]

// Reserved address 928 [0x3a0]

// Reserved address 932 [0x3a4]

// Reserved address 936 [0x3a8]

// Reserved address 940 [0x3ac]

// Reserved address 944 [0x3b0]

// Reserved address 948 [0x3b4]

// Reserved address 952 [0x3b8]

// Reserved address 956 [0x3bc]

// Reserved address 960 [0x3c0]

// Reserved address 964 [0x3c4]

// Reserved address 968 [0x3c8]

// Reserved address 972 [0x3cc]

// Reserved address 976 [0x3d0]

// Reserved address 980 [0x3d4]

// Reserved address 984 [0x3d8]

// Reserved address 988 [0x3dc]

// Reserved address 992 [0x3e0]

// Reserved address 996 [0x3e4]

// Reserved address 1000 [0x3e8]

// Reserved address 1004 [0x3ec]

// Reserved address 1008 [0x3f0]

// Reserved address 1012 [0x3f4]

// Reserved address 1016 [0x3f8]

// Register MC_RESERVED_RSV_0
#define MC_RESERVED_RSV_0                       _MK_ADDR_CONST(0x3fc)
#define MC_RESERVED_RSV_0_SECURE                        0x0
#define MC_RESERVED_RSV_0_WORD_COUNT                    0x1
#define MC_RESERVED_RSV_0_RESET_VAL                     _MK_MASK_CONST(0xfa7f3010)
#define MC_RESERVED_RSV_0_RESET_MASK                    _MK_MASK_CONST(0xffff7df7)
#define MC_RESERVED_RSV_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0xfa7f3010)
#define MC_RESERVED_RSV_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xffff7df7)
#define MC_RESERVED_RSV_0_READ_MASK                     _MK_MASK_CONST(0xffff7df7)
#define MC_RESERVED_RSV_0_WRITE_MASK                    _MK_MASK_CONST(0xffff7df7)
#define MC_RESERVED_RSV_0_EACK_AHB_IS_NOT_COHERENT_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_RESERVED_RSV_0_EACK_AHB_IS_NOT_COHERENT_FIELD                        _MK_FIELD_CONST(0x1, MC_RESERVED_RSV_0_EACK_AHB_IS_NOT_COHERENT_SHIFT)
#define MC_RESERVED_RSV_0_EACK_AHB_IS_NOT_COHERENT_RANGE                        0:0
#define MC_RESERVED_RSV_0_EACK_AHB_IS_NOT_COHERENT_WOFFSET                      0x0
#define MC_RESERVED_RSV_0_EACK_AHB_IS_NOT_COHERENT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_AHB_IS_NOT_COHERENT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_AHB_IS_NOT_COHERENT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_AHB_IS_NOT_COHERENT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define MC_RESERVED_RSV_0_EACK_APB_IS_NOT_COHERENT_SHIFT                        _MK_SHIFT_CONST(1)
#define MC_RESERVED_RSV_0_EACK_APB_IS_NOT_COHERENT_FIELD                        _MK_FIELD_CONST(0x1, MC_RESERVED_RSV_0_EACK_APB_IS_NOT_COHERENT_SHIFT)
#define MC_RESERVED_RSV_0_EACK_APB_IS_NOT_COHERENT_RANGE                        1:1
#define MC_RESERVED_RSV_0_EACK_APB_IS_NOT_COHERENT_WOFFSET                      0x0
#define MC_RESERVED_RSV_0_EACK_APB_IS_NOT_COHERENT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_APB_IS_NOT_COHERENT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_APB_IS_NOT_COHERENT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_APB_IS_NOT_COHERENT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define MC_RESERVED_RSV_0_EACK_AVP_IS_NOT_COHERENT_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_RESERVED_RSV_0_EACK_AVP_IS_NOT_COHERENT_FIELD                        _MK_FIELD_CONST(0x1, MC_RESERVED_RSV_0_EACK_AVP_IS_NOT_COHERENT_SHIFT)
#define MC_RESERVED_RSV_0_EACK_AVP_IS_NOT_COHERENT_RANGE                        2:2
#define MC_RESERVED_RSV_0_EACK_AVP_IS_NOT_COHERENT_WOFFSET                      0x0
#define MC_RESERVED_RSV_0_EACK_AVP_IS_NOT_COHERENT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_AVP_IS_NOT_COHERENT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_AVP_IS_NOT_COHERENT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_AVP_IS_NOT_COHERENT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define MC_RESERVED_RSV_0_EACK_DIS_IS_NOT_COHERENT_SHIFT                        _MK_SHIFT_CONST(4)
#define MC_RESERVED_RSV_0_EACK_DIS_IS_NOT_COHERENT_FIELD                        _MK_FIELD_CONST(0x1, MC_RESERVED_RSV_0_EACK_DIS_IS_NOT_COHERENT_SHIFT)
#define MC_RESERVED_RSV_0_EACK_DIS_IS_NOT_COHERENT_RANGE                        4:4
#define MC_RESERVED_RSV_0_EACK_DIS_IS_NOT_COHERENT_WOFFSET                      0x0
#define MC_RESERVED_RSV_0_EACK_DIS_IS_NOT_COHERENT_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_DIS_IS_NOT_COHERENT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_DIS_IS_NOT_COHERENT_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_DIS_IS_NOT_COHERENT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define MC_RESERVED_RSV_0_EACK_HEG_IS_NOT_COHERENT_SHIFT                        _MK_SHIFT_CONST(5)
#define MC_RESERVED_RSV_0_EACK_HEG_IS_NOT_COHERENT_FIELD                        _MK_FIELD_CONST(0x1, MC_RESERVED_RSV_0_EACK_HEG_IS_NOT_COHERENT_SHIFT)
#define MC_RESERVED_RSV_0_EACK_HEG_IS_NOT_COHERENT_RANGE                        5:5
#define MC_RESERVED_RSV_0_EACK_HEG_IS_NOT_COHERENT_WOFFSET                      0x0
#define MC_RESERVED_RSV_0_EACK_HEG_IS_NOT_COHERENT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_HEG_IS_NOT_COHERENT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_HEG_IS_NOT_COHERENT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_HEG_IS_NOT_COHERENT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define MC_RESERVED_RSV_0_EACK_ME_IS_NOT_COHERENT_SHIFT                 _MK_SHIFT_CONST(6)
#define MC_RESERVED_RSV_0_EACK_ME_IS_NOT_COHERENT_FIELD                 _MK_FIELD_CONST(0x1, MC_RESERVED_RSV_0_EACK_ME_IS_NOT_COHERENT_SHIFT)
#define MC_RESERVED_RSV_0_EACK_ME_IS_NOT_COHERENT_RANGE                 6:6
#define MC_RESERVED_RSV_0_EACK_ME_IS_NOT_COHERENT_WOFFSET                       0x0
#define MC_RESERVED_RSV_0_EACK_ME_IS_NOT_COHERENT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_ME_IS_NOT_COHERENT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_ME_IS_NOT_COHERENT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_ME_IS_NOT_COHERENT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define MC_RESERVED_RSV_0_EACK_USB_IS_NOT_COHERENT_SHIFT                        _MK_SHIFT_CONST(7)
#define MC_RESERVED_RSV_0_EACK_USB_IS_NOT_COHERENT_FIELD                        _MK_FIELD_CONST(0x1, MC_RESERVED_RSV_0_EACK_USB_IS_NOT_COHERENT_SHIFT)
#define MC_RESERVED_RSV_0_EACK_USB_IS_NOT_COHERENT_RANGE                        7:7
#define MC_RESERVED_RSV_0_EACK_USB_IS_NOT_COHERENT_WOFFSET                      0x0
#define MC_RESERVED_RSV_0_EACK_USB_IS_NOT_COHERENT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_USB_IS_NOT_COHERENT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_USB_IS_NOT_COHERENT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_USB_IS_NOT_COHERENT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define MC_RESERVED_RSV_0_EACK_PTC_IS_NOT_COHERENT_SHIFT                        _MK_SHIFT_CONST(8)
#define MC_RESERVED_RSV_0_EACK_PTC_IS_NOT_COHERENT_FIELD                        _MK_FIELD_CONST(0x1, MC_RESERVED_RSV_0_EACK_PTC_IS_NOT_COHERENT_SHIFT)
#define MC_RESERVED_RSV_0_EACK_PTC_IS_NOT_COHERENT_RANGE                        8:8
#define MC_RESERVED_RSV_0_EACK_PTC_IS_NOT_COHERENT_WOFFSET                      0x0
#define MC_RESERVED_RSV_0_EACK_PTC_IS_NOT_COHERENT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_PTC_IS_NOT_COHERENT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_PTC_IS_NOT_COHERENT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_PTC_IS_NOT_COHERENT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define MC_RESERVED_RSV_0_EACK_TD_IS_NOT_COHERENT_SHIFT                 _MK_SHIFT_CONST(10)
#define MC_RESERVED_RSV_0_EACK_TD_IS_NOT_COHERENT_FIELD                 _MK_FIELD_CONST(0x1, MC_RESERVED_RSV_0_EACK_TD_IS_NOT_COHERENT_SHIFT)
#define MC_RESERVED_RSV_0_EACK_TD_IS_NOT_COHERENT_RANGE                 10:10
#define MC_RESERVED_RSV_0_EACK_TD_IS_NOT_COHERENT_WOFFSET                       0x0
#define MC_RESERVED_RSV_0_EACK_TD_IS_NOT_COHERENT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_TD_IS_NOT_COHERENT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_TD_IS_NOT_COHERENT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_TD_IS_NOT_COHERENT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define MC_RESERVED_RSV_0_EACK_VD_IS_NOT_COHERENT_SHIFT                 _MK_SHIFT_CONST(11)
#define MC_RESERVED_RSV_0_EACK_VD_IS_NOT_COHERENT_FIELD                 _MK_FIELD_CONST(0x1, MC_RESERVED_RSV_0_EACK_VD_IS_NOT_COHERENT_SHIFT)
#define MC_RESERVED_RSV_0_EACK_VD_IS_NOT_COHERENT_RANGE                 11:11
#define MC_RESERVED_RSV_0_EACK_VD_IS_NOT_COHERENT_WOFFSET                       0x0
#define MC_RESERVED_RSV_0_EACK_VD_IS_NOT_COHERENT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_VD_IS_NOT_COHERENT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_VD_IS_NOT_COHERENT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_VD_IS_NOT_COHERENT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define MC_RESERVED_RSV_0_EACK_VE_IS_NOT_COHERENT_SHIFT                 _MK_SHIFT_CONST(12)
#define MC_RESERVED_RSV_0_EACK_VE_IS_NOT_COHERENT_FIELD                 _MK_FIELD_CONST(0x1, MC_RESERVED_RSV_0_EACK_VE_IS_NOT_COHERENT_SHIFT)
#define MC_RESERVED_RSV_0_EACK_VE_IS_NOT_COHERENT_RANGE                 12:12
#define MC_RESERVED_RSV_0_EACK_VE_IS_NOT_COHERENT_WOFFSET                       0x0
#define MC_RESERVED_RSV_0_EACK_VE_IS_NOT_COHERENT_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_VE_IS_NOT_COHERENT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_VE_IS_NOT_COHERENT_SW_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_VE_IS_NOT_COHERENT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define MC_RESERVED_RSV_0_EACK_DISB_IS_NOT_COHERENT_SHIFT                       _MK_SHIFT_CONST(13)
#define MC_RESERVED_RSV_0_EACK_DISB_IS_NOT_COHERENT_FIELD                       _MK_FIELD_CONST(0x1, MC_RESERVED_RSV_0_EACK_DISB_IS_NOT_COHERENT_SHIFT)
#define MC_RESERVED_RSV_0_EACK_DISB_IS_NOT_COHERENT_RANGE                       13:13
#define MC_RESERVED_RSV_0_EACK_DISB_IS_NOT_COHERENT_WOFFSET                     0x0
#define MC_RESERVED_RSV_0_EACK_DISB_IS_NOT_COHERENT_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_DISB_IS_NOT_COHERENT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_DISB_IS_NOT_COHERENT_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_DISB_IS_NOT_COHERENT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define MC_RESERVED_RSV_0_EACK_GR_IS_NOT_COHERENT_SHIFT                 _MK_SHIFT_CONST(14)
#define MC_RESERVED_RSV_0_EACK_GR_IS_NOT_COHERENT_FIELD                 _MK_FIELD_CONST(0x1, MC_RESERVED_RSV_0_EACK_GR_IS_NOT_COHERENT_SHIFT)
#define MC_RESERVED_RSV_0_EACK_GR_IS_NOT_COHERENT_RANGE                 14:14
#define MC_RESERVED_RSV_0_EACK_GR_IS_NOT_COHERENT_WOFFSET                       0x0
#define MC_RESERVED_RSV_0_EACK_GR_IS_NOT_COHERENT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_GR_IS_NOT_COHERENT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_RESERVED_RSV_0_EACK_GR_IS_NOT_COHERENT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_EACK_GR_IS_NOT_COHERENT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define MC_RESERVED_RSV_0_MAX_EACKS_IN_FLIGHT_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_RESERVED_RSV_0_MAX_EACKS_IN_FLIGHT_FIELD                     _MK_FIELD_CONST(0xff, MC_RESERVED_RSV_0_MAX_EACKS_IN_FLIGHT_SHIFT)
#define MC_RESERVED_RSV_0_MAX_EACKS_IN_FLIGHT_RANGE                     23:16
#define MC_RESERVED_RSV_0_MAX_EACKS_IN_FLIGHT_WOFFSET                   0x0
#define MC_RESERVED_RSV_0_MAX_EACKS_IN_FLIGHT_DEFAULT                   _MK_MASK_CONST(0x7f)
#define MC_RESERVED_RSV_0_MAX_EACKS_IN_FLIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_0_MAX_EACKS_IN_FLIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x7f)
#define MC_RESERVED_RSV_0_MAX_EACKS_IN_FLIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xff)

#define MC_RESERVED_RSV_0_EACK_ENABLE_COUNTDOWN_SHIFT                   _MK_SHIFT_CONST(24)
#define MC_RESERVED_RSV_0_EACK_ENABLE_COUNTDOWN_FIELD                   _MK_FIELD_CONST(0xf, MC_RESERVED_RSV_0_EACK_ENABLE_COUNTDOWN_SHIFT)
#define MC_RESERVED_RSV_0_EACK_ENABLE_COUNTDOWN_RANGE                   27:24
#define MC_RESERVED_RSV_0_EACK_ENABLE_COUNTDOWN_WOFFSET                 0x0
#define MC_RESERVED_RSV_0_EACK_ENABLE_COUNTDOWN_DEFAULT                 _MK_MASK_CONST(0xa)
#define MC_RESERVED_RSV_0_EACK_ENABLE_COUNTDOWN_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define MC_RESERVED_RSV_0_EACK_ENABLE_COUNTDOWN_SW_DEFAULT                      _MK_MASK_CONST(0xa)
#define MC_RESERVED_RSV_0_EACK_ENABLE_COUNTDOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xf)

#define MC_RESERVED_RSV_0_RESERVED_BYTE3_SHIFT                  _MK_SHIFT_CONST(28)
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_FIELD                  _MK_FIELD_CONST(0xf, MC_RESERVED_RSV_0_RESERVED_BYTE3_SHIFT)
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_RANGE                  31:28
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_WOFFSET                        0x0
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_DEFAULT                        _MK_MASK_CONST(0xf)
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_SW_DEFAULT                     _MK_MASK_CONST(0xf)
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xf)


// Register MC_GR_EXTRA_SNAP_LEVELS_0
#define MC_GR_EXTRA_SNAP_LEVELS_0                       _MK_ADDR_CONST(0x400)
#define MC_GR_EXTRA_SNAP_LEVELS_0_SECURE                        0x0
#define MC_GR_EXTRA_SNAP_LEVELS_0_WORD_COUNT                    0x1
#define MC_GR_EXTRA_SNAP_LEVELS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_GR_EXTRA_SNAP_LEVELS_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define MC_GR_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_GR_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_GR_EXTRA_SNAP_LEVELS_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define MC_GR_EXTRA_SNAP_LEVELS_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define MC_GR_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_GR_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_GR_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_GR_FIELD                  _MK_FIELD_CONST(0x3, MC_GR_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_GR_SHIFT)
#define MC_GR_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_GR_RANGE                  1:0
#define MC_GR_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_GR_WOFFSET                        0x0
#define MC_GR_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_GR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_GR_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_GR_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_GR_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_GR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_GR_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_GR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_USBX_EXTRA_SNAP_LEVELS_0
#define MC_USBX_EXTRA_SNAP_LEVELS_0                     _MK_ADDR_CONST(0x404)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SECURE                      0x0
#define MC_USBX_EXTRA_SNAP_LEVELS_0_WORD_COUNT                  0x1
#define MC_USBX_EXTRA_SNAP_LEVELS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBX_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBX_FIELD                      _MK_FIELD_CONST(0x3, MC_USBX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBX_SHIFT)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBX_RANGE                      1:0
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBX_WOFFSET                    0x0
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBX_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBX_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_USBX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_USBX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_DISB_EXTRA_SNAP_LEVELS_0
#define MC_DISB_EXTRA_SNAP_LEVELS_0                     _MK_ADDR_CONST(0x408)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SECURE                      0x0
#define MC_DISB_EXTRA_SNAP_LEVELS_0_WORD_COUNT                  0x1
#define MC_DISB_EXTRA_SNAP_LEVELS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DISB_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DISB_FIELD                      _MK_FIELD_CONST(0x3, MC_DISB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DISB_SHIFT)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DISB_RANGE                      1:0
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DISB_WOFFSET                    0x0
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DISB_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DISB_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DISB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DISB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DISB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_TDC_EXTRA_SNAP_LEVELS_0
#define MC_TDC_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x40c)
#define MC_TDC_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_TDC_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_TDC_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_TDC_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_TDC_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_TDC_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_TDC_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_TDC_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_TDC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDC_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_TDC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDC_FIELD                        _MK_FIELD_CONST(0x3, MC_TDC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDC_SHIFT)
#define MC_TDC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDC_RANGE                        1:0
#define MC_TDC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDC_WOFFSET                      0x0
#define MC_TDC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDC_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_TDC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDC_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_TDC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_TDC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_TDF_EXTRA_SNAP_LEVELS_0
#define MC_TDF_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x410)
#define MC_TDF_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_TDF_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_TDF_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_TDF_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_TDF_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_TDF_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_TDF_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_TDF_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_TDF_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDF_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_TDF_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDF_FIELD                        _MK_FIELD_CONST(0x3, MC_TDF_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDF_SHIFT)
#define MC_TDF_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDF_RANGE                        1:0
#define MC_TDF_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDF_WOFFSET                      0x0
#define MC_TDF_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDF_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_TDF_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDF_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_TDF_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_TDF_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_XUSBC_EXTRA_SNAP_LEVELS_0
#define MC_XUSBC_EXTRA_SNAP_LEVELS_0                    _MK_ADDR_CONST(0x414)
#define MC_XUSBC_EXTRA_SNAP_LEVELS_0_SECURE                     0x0
#define MC_XUSBC_EXTRA_SNAP_LEVELS_0_WORD_COUNT                         0x1
#define MC_XUSBC_EXTRA_SNAP_LEVELS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_XUSBC_EXTRA_SNAP_LEVELS_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define MC_XUSBC_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_XUSBC_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_XUSBC_EXTRA_SNAP_LEVELS_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define MC_XUSBC_EXTRA_SNAP_LEVELS_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define MC_XUSBC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_XUSBC_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_XUSBC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_XUSBC_FIELD                    _MK_FIELD_CONST(0x3, MC_XUSBC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_XUSBC_SHIFT)
#define MC_XUSBC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_XUSBC_RANGE                    1:0
#define MC_XUSBC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_XUSBC_WOFFSET                  0x0
#define MC_XUSBC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_XUSBC_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_XUSBC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_XUSBC_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define MC_XUSBC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_XUSBC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_XUSBC_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_XUSBC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_VIDEO_PROTECT_VPR_OVERRIDE_0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0                 _MK_ADDR_CONST(0x418)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SECURE                  0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_WORD_COUNT                      0x1
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_RESET_VAL                       _MK_MASK_CONST(0x9a4752)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_RESET_MASK                      _MK_MASK_CONST(0xfb5ffe)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_READ_MASK                       _MK_MASK_CONST(0xfb5ffe)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_WRITE_MASK                      _MK_MASK_CONST(0xfb5ffe)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_RANGE                 1:1
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_WOFFSET                       0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_INIT_ENUM                     ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_AVPC_VPR_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(2)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_RANGE                   2:2
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_WOFFSET                 0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_INIT_ENUM                       DISABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DC_VPR_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(3)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_RANGE                  3:3
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_WOFFSET                        0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_INIT_ENUM                      DISABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_DCB_VPR_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EPP_VPR_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(4)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EPP_VPR_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EPP_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EPP_VPR_OVERRIDE_RANGE                  4:4
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EPP_VPR_OVERRIDE_WOFFSET                        0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EPP_VPR_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EPP_VPR_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EPP_VPR_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EPP_VPR_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EPP_VPR_OVERRIDE_INIT_ENUM                      ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EPP_VPR_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EPP_VPR_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_G2_VPR_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(5)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_G2_VPR_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_G2_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_G2_VPR_OVERRIDE_RANGE                   5:5
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_G2_VPR_OVERRIDE_WOFFSET                 0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_G2_VPR_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_G2_VPR_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_G2_VPR_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_G2_VPR_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_G2_VPR_OVERRIDE_INIT_ENUM                       DISABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_G2_VPR_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_G2_VPR_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(6)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_RANGE                   6:6
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_WOFFSET                 0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_INIT_ENUM                       ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HC_VPR_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(7)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_RANGE                  7:7
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_WOFFSET                        0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_INIT_ENUM                      DISABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_HDA_VPR_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP_VPR_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(8)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP_VPR_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP_VPR_OVERRIDE_RANGE                  8:8
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP_VPR_OVERRIDE_WOFFSET                        0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP_VPR_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP_VPR_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP_VPR_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP_VPR_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP_VPR_OVERRIDE_INIT_ENUM                      ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP_VPR_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_ISP_VPR_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(9)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_RANGE                       9:9
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_WOFFSET                     0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_INIT_ENUM                   ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORE_VPR_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(10)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_RANGE                     10:10
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_WOFFSET                   0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_INIT_ENUM                 ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MPCORELP_VPR_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(11)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_RANGE                        11:11
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_WOFFSET                      0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_INIT_ENUM                    DISABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_MSENC_VPR_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_NV_VPR_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(12)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_NV_VPR_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_NV_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_NV_VPR_OVERRIDE_RANGE                   12:12
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_NV_VPR_OVERRIDE_WOFFSET                 0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_NV_VPR_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_NV_VPR_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_NV_VPR_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_NV_VPR_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_NV_VPR_OVERRIDE_INIT_ENUM                       DISABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_NV_VPR_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_NV_VPR_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(14)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_RANGE                 14:14
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_WOFFSET                       0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_INIT_ENUM                     ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS_VPR_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_RANGE                  16:16
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_WOFFSET                        0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_INIT_ENUM                      DISABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VDE_VPR_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(17)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_RANGE                   17:17
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_WOFFSET                 0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_INIT_ENUM                       ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_VI_VPR_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(19)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_RANGE                    19:19
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_WOFFSET                  0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_INIT_ENUM                        ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_HOST_VPR_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(20)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_RANGE                     20:20
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_WOFFSET                   0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_INIT_ENUM                 ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_XUSB_DEV_VPR_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EMUCIF_VPR_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(21)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EMUCIF_VPR_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EMUCIF_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EMUCIF_VPR_OVERRIDE_RANGE                       21:21
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EMUCIF_VPR_OVERRIDE_WOFFSET                     0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EMUCIF_VPR_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EMUCIF_VPR_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EMUCIF_VPR_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EMUCIF_VPR_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EMUCIF_VPR_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EMUCIF_VPR_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_EMUCIF_VPR_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(22)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_RANGE                 22:22
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_WOFFSET                       0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_INIT_ENUM                     DISABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_TSEC_VPR_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(23)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_SHIFT)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_RANGE                        23:23
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_WOFFSET                      0x0
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_INIT_ENUM                    ENABLE
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_VPR_OVERRIDE_0_PPCS1_VPR_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_DIS_PTSA_RATE_0
#define MC_DIS_PTSA_RATE_0                      _MK_ADDR_CONST(0x41c)
#define MC_DIS_PTSA_RATE_0_SECURE                       0x0
#define MC_DIS_PTSA_RATE_0_WORD_COUNT                   0x1
#define MC_DIS_PTSA_RATE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_RATE_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define MC_DIS_PTSA_RATE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_RATE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_RATE_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define MC_DIS_PTSA_RATE_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define MC_DIS_PTSA_RATE_0_PTSA_RATE_DIS_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_DIS_PTSA_RATE_0_PTSA_RATE_DIS_FIELD                  _MK_FIELD_CONST(0xff, MC_DIS_PTSA_RATE_0_PTSA_RATE_DIS_SHIFT)
#define MC_DIS_PTSA_RATE_0_PTSA_RATE_DIS_RANGE                  7:0
#define MC_DIS_PTSA_RATE_0_PTSA_RATE_DIS_WOFFSET                        0x0
#define MC_DIS_PTSA_RATE_0_PTSA_RATE_DIS_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_RATE_0_PTSA_RATE_DIS_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_DIS_PTSA_RATE_0_PTSA_RATE_DIS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_RATE_0_PTSA_RATE_DIS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_DIS_PTSA_MIN_0
#define MC_DIS_PTSA_MIN_0                       _MK_ADDR_CONST(0x420)
#define MC_DIS_PTSA_MIN_0_SECURE                        0x0
#define MC_DIS_PTSA_MIN_0_WORD_COUNT                    0x1
#define MC_DIS_PTSA_MIN_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MIN_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_MIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_MIN_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MIN_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MIN_0_PTSA_MIN_DIS_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_DIS_PTSA_MIN_0_PTSA_MIN_DIS_FIELD                    _MK_FIELD_CONST(0x3f, MC_DIS_PTSA_MIN_0_PTSA_MIN_DIS_SHIFT)
#define MC_DIS_PTSA_MIN_0_PTSA_MIN_DIS_RANGE                    5:0
#define MC_DIS_PTSA_MIN_0_PTSA_MIN_DIS_WOFFSET                  0x0
#define MC_DIS_PTSA_MIN_0_PTSA_MIN_DIS_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MIN_0_PTSA_MIN_DIS_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MIN_0_PTSA_MIN_DIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_MIN_0_PTSA_MIN_DIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_DIS_PTSA_MAX_0
#define MC_DIS_PTSA_MAX_0                       _MK_ADDR_CONST(0x424)
#define MC_DIS_PTSA_MAX_0_SECURE                        0x0
#define MC_DIS_PTSA_MAX_0_WORD_COUNT                    0x1
#define MC_DIS_PTSA_MAX_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MAX_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MAX_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_MAX_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_MAX_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MAX_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MAX_0_PTSA_MAX_DIS_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_DIS_PTSA_MAX_0_PTSA_MAX_DIS_FIELD                    _MK_FIELD_CONST(0x3f, MC_DIS_PTSA_MAX_0_PTSA_MAX_DIS_SHIFT)
#define MC_DIS_PTSA_MAX_0_PTSA_MAX_DIS_RANGE                    5:0
#define MC_DIS_PTSA_MAX_0_PTSA_MAX_DIS_WOFFSET                  0x0
#define MC_DIS_PTSA_MAX_0_PTSA_MAX_DIS_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MAX_0_PTSA_MAX_DIS_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_DIS_PTSA_MAX_0_PTSA_MAX_DIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_DIS_PTSA_MAX_0_PTSA_MAX_DIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_DISB_PTSA_RATE_0
#define MC_DISB_PTSA_RATE_0                     _MK_ADDR_CONST(0x428)
#define MC_DISB_PTSA_RATE_0_SECURE                      0x0
#define MC_DISB_PTSA_RATE_0_WORD_COUNT                  0x1
#define MC_DISB_PTSA_RATE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_RATE_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define MC_DISB_PTSA_RATE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_RATE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_RATE_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define MC_DISB_PTSA_RATE_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define MC_DISB_PTSA_RATE_0_PTSA_RATE_DISB_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_DISB_PTSA_RATE_0_PTSA_RATE_DISB_FIELD                        _MK_FIELD_CONST(0xff, MC_DISB_PTSA_RATE_0_PTSA_RATE_DISB_SHIFT)
#define MC_DISB_PTSA_RATE_0_PTSA_RATE_DISB_RANGE                        7:0
#define MC_DISB_PTSA_RATE_0_PTSA_RATE_DISB_WOFFSET                      0x0
#define MC_DISB_PTSA_RATE_0_PTSA_RATE_DISB_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_RATE_0_PTSA_RATE_DISB_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_DISB_PTSA_RATE_0_PTSA_RATE_DISB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_RATE_0_PTSA_RATE_DISB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_DISB_PTSA_MIN_0
#define MC_DISB_PTSA_MIN_0                      _MK_ADDR_CONST(0x42c)
#define MC_DISB_PTSA_MIN_0_SECURE                       0x0
#define MC_DISB_PTSA_MIN_0_WORD_COUNT                   0x1
#define MC_DISB_PTSA_MIN_0_RESET_VAL                    _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MIN_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MIN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_MIN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_MIN_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MIN_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MIN_0_PTSA_MIN_DISB_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_DISB_PTSA_MIN_0_PTSA_MIN_DISB_FIELD                  _MK_FIELD_CONST(0x3f, MC_DISB_PTSA_MIN_0_PTSA_MIN_DISB_SHIFT)
#define MC_DISB_PTSA_MIN_0_PTSA_MIN_DISB_RANGE                  5:0
#define MC_DISB_PTSA_MIN_0_PTSA_MIN_DISB_WOFFSET                        0x0
#define MC_DISB_PTSA_MIN_0_PTSA_MIN_DISB_DEFAULT                        _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MIN_0_PTSA_MIN_DISB_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MIN_0_PTSA_MIN_DISB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_MIN_0_PTSA_MIN_DISB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_DISB_PTSA_MAX_0
#define MC_DISB_PTSA_MAX_0                      _MK_ADDR_CONST(0x430)
#define MC_DISB_PTSA_MAX_0_SECURE                       0x0
#define MC_DISB_PTSA_MAX_0_WORD_COUNT                   0x1
#define MC_DISB_PTSA_MAX_0_RESET_VAL                    _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MAX_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MAX_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_MAX_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_MAX_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MAX_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MAX_0_PTSA_MAX_DISB_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_DISB_PTSA_MAX_0_PTSA_MAX_DISB_FIELD                  _MK_FIELD_CONST(0x3f, MC_DISB_PTSA_MAX_0_PTSA_MAX_DISB_SHIFT)
#define MC_DISB_PTSA_MAX_0_PTSA_MAX_DISB_RANGE                  5:0
#define MC_DISB_PTSA_MAX_0_PTSA_MAX_DISB_WOFFSET                        0x0
#define MC_DISB_PTSA_MAX_0_PTSA_MAX_DISB_DEFAULT                        _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MAX_0_PTSA_MAX_DISB_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define MC_DISB_PTSA_MAX_0_PTSA_MAX_DISB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_DISB_PTSA_MAX_0_PTSA_MAX_DISB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_VE_PTSA_RATE_0
#define MC_VE_PTSA_RATE_0                       _MK_ADDR_CONST(0x434)
#define MC_VE_PTSA_RATE_0_SECURE                        0x0
#define MC_VE_PTSA_RATE_0_WORD_COUNT                    0x1
#define MC_VE_PTSA_RATE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_RATE_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define MC_VE_PTSA_RATE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_RATE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_RATE_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define MC_VE_PTSA_RATE_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define MC_VE_PTSA_RATE_0_PTSA_RATE_VE_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_VE_PTSA_RATE_0_PTSA_RATE_VE_FIELD                    _MK_FIELD_CONST(0xff, MC_VE_PTSA_RATE_0_PTSA_RATE_VE_SHIFT)
#define MC_VE_PTSA_RATE_0_PTSA_RATE_VE_RANGE                    7:0
#define MC_VE_PTSA_RATE_0_PTSA_RATE_VE_WOFFSET                  0x0
#define MC_VE_PTSA_RATE_0_PTSA_RATE_VE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_RATE_0_PTSA_RATE_VE_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_VE_PTSA_RATE_0_PTSA_RATE_VE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_RATE_0_PTSA_RATE_VE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_VE_PTSA_MIN_0
#define MC_VE_PTSA_MIN_0                        _MK_ADDR_CONST(0x438)
#define MC_VE_PTSA_MIN_0_SECURE                         0x0
#define MC_VE_PTSA_MIN_0_WORD_COUNT                     0x1
#define MC_VE_PTSA_MIN_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MIN_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MIN_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_MIN_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_MIN_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MIN_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MIN_0_PTSA_MIN_VE_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_VE_PTSA_MIN_0_PTSA_MIN_VE_FIELD                      _MK_FIELD_CONST(0x3f, MC_VE_PTSA_MIN_0_PTSA_MIN_VE_SHIFT)
#define MC_VE_PTSA_MIN_0_PTSA_MIN_VE_RANGE                      5:0
#define MC_VE_PTSA_MIN_0_PTSA_MIN_VE_WOFFSET                    0x0
#define MC_VE_PTSA_MIN_0_PTSA_MIN_VE_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MIN_0_PTSA_MIN_VE_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MIN_0_PTSA_MIN_VE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_MIN_0_PTSA_MIN_VE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_VE_PTSA_MAX_0
#define MC_VE_PTSA_MAX_0                        _MK_ADDR_CONST(0x43c)
#define MC_VE_PTSA_MAX_0_SECURE                         0x0
#define MC_VE_PTSA_MAX_0_WORD_COUNT                     0x1
#define MC_VE_PTSA_MAX_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MAX_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MAX_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_MAX_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_MAX_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MAX_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MAX_0_PTSA_MAX_VE_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_VE_PTSA_MAX_0_PTSA_MAX_VE_FIELD                      _MK_FIELD_CONST(0x3f, MC_VE_PTSA_MAX_0_PTSA_MAX_VE_SHIFT)
#define MC_VE_PTSA_MAX_0_PTSA_MAX_VE_RANGE                      5:0
#define MC_VE_PTSA_MAX_0_PTSA_MAX_VE_WOFFSET                    0x0
#define MC_VE_PTSA_MAX_0_PTSA_MAX_VE_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MAX_0_PTSA_MAX_VE_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_VE_PTSA_MAX_0_PTSA_MAX_VE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_VE_PTSA_MAX_0_PTSA_MAX_VE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_RING2_PTSA_RATE_0
#define MC_RING2_PTSA_RATE_0                    _MK_ADDR_CONST(0x440)
#define MC_RING2_PTSA_RATE_0_SECURE                     0x0
#define MC_RING2_PTSA_RATE_0_WORD_COUNT                         0x1
#define MC_RING2_PTSA_RATE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_RATE_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MC_RING2_PTSA_RATE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_RATE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_RATE_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define MC_RING2_PTSA_RATE_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define MC_RING2_PTSA_RATE_0_PTSA_RATE_RING2_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_RING2_PTSA_RATE_0_PTSA_RATE_RING2_FIELD                      _MK_FIELD_CONST(0xff, MC_RING2_PTSA_RATE_0_PTSA_RATE_RING2_SHIFT)
#define MC_RING2_PTSA_RATE_0_PTSA_RATE_RING2_RANGE                      7:0
#define MC_RING2_PTSA_RATE_0_PTSA_RATE_RING2_WOFFSET                    0x0
#define MC_RING2_PTSA_RATE_0_PTSA_RATE_RING2_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_RATE_0_PTSA_RATE_RING2_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_RING2_PTSA_RATE_0_PTSA_RATE_RING2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_RATE_0_PTSA_RATE_RING2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_RING2_PTSA_MIN_0
#define MC_RING2_PTSA_MIN_0                     _MK_ADDR_CONST(0x444)
#define MC_RING2_PTSA_MIN_0_SECURE                      0x0
#define MC_RING2_PTSA_MIN_0_WORD_COUNT                  0x1
#define MC_RING2_PTSA_MIN_0_RESET_VAL                   _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MIN_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MIN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_MIN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_MIN_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MIN_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MIN_0_PTSA_MIN_RING2_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_RING2_PTSA_MIN_0_PTSA_MIN_RING2_FIELD                        _MK_FIELD_CONST(0x3f, MC_RING2_PTSA_MIN_0_PTSA_MIN_RING2_SHIFT)
#define MC_RING2_PTSA_MIN_0_PTSA_MIN_RING2_RANGE                        5:0
#define MC_RING2_PTSA_MIN_0_PTSA_MIN_RING2_WOFFSET                      0x0
#define MC_RING2_PTSA_MIN_0_PTSA_MIN_RING2_DEFAULT                      _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MIN_0_PTSA_MIN_RING2_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MIN_0_PTSA_MIN_RING2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_MIN_0_PTSA_MIN_RING2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_RING2_PTSA_MAX_0
#define MC_RING2_PTSA_MAX_0                     _MK_ADDR_CONST(0x448)
#define MC_RING2_PTSA_MAX_0_SECURE                      0x0
#define MC_RING2_PTSA_MAX_0_WORD_COUNT                  0x1
#define MC_RING2_PTSA_MAX_0_RESET_VAL                   _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MAX_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MAX_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_MAX_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_MAX_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MAX_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MAX_0_PTSA_MAX_RING2_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_RING2_PTSA_MAX_0_PTSA_MAX_RING2_FIELD                        _MK_FIELD_CONST(0x3f, MC_RING2_PTSA_MAX_0_PTSA_MAX_RING2_SHIFT)
#define MC_RING2_PTSA_MAX_0_PTSA_MAX_RING2_RANGE                        5:0
#define MC_RING2_PTSA_MAX_0_PTSA_MAX_RING2_WOFFSET                      0x0
#define MC_RING2_PTSA_MAX_0_PTSA_MAX_RING2_DEFAULT                      _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MAX_0_PTSA_MAX_RING2_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define MC_RING2_PTSA_MAX_0_PTSA_MAX_RING2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_RING2_PTSA_MAX_0_PTSA_MAX_RING2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_MLL_MPCORER_PTSA_RATE_0
#define MC_MLL_MPCORER_PTSA_RATE_0                      _MK_ADDR_CONST(0x44c)
#define MC_MLL_MPCORER_PTSA_RATE_0_SECURE                       0x0
#define MC_MLL_MPCORER_PTSA_RATE_0_WORD_COUNT                   0x1
#define MC_MLL_MPCORER_PTSA_RATE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_RATE_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define MC_MLL_MPCORER_PTSA_RATE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_RATE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_RATE_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define MC_MLL_MPCORER_PTSA_RATE_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define MC_MLL_MPCORER_PTSA_RATE_0_PTSA_RATE_MLL_MPCORER_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_MLL_MPCORER_PTSA_RATE_0_PTSA_RATE_MLL_MPCORER_FIELD                  _MK_FIELD_CONST(0xff, MC_MLL_MPCORER_PTSA_RATE_0_PTSA_RATE_MLL_MPCORER_SHIFT)
#define MC_MLL_MPCORER_PTSA_RATE_0_PTSA_RATE_MLL_MPCORER_RANGE                  7:0
#define MC_MLL_MPCORER_PTSA_RATE_0_PTSA_RATE_MLL_MPCORER_WOFFSET                        0x0
#define MC_MLL_MPCORER_PTSA_RATE_0_PTSA_RATE_MLL_MPCORER_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_RATE_0_PTSA_RATE_MLL_MPCORER_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_MLL_MPCORER_PTSA_RATE_0_PTSA_RATE_MLL_MPCORER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_RATE_0_PTSA_RATE_MLL_MPCORER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_MLL_MPCORER_PTSA_MIN_0
#define MC_MLL_MPCORER_PTSA_MIN_0                       _MK_ADDR_CONST(0x450)
#define MC_MLL_MPCORER_PTSA_MIN_0_SECURE                        0x0
#define MC_MLL_MPCORER_PTSA_MIN_0_WORD_COUNT                    0x1
#define MC_MLL_MPCORER_PTSA_MIN_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MIN_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_MIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_MIN_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MIN_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MIN_0_PTSA_MIN_MLL_MPCORER_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_MLL_MPCORER_PTSA_MIN_0_PTSA_MIN_MLL_MPCORER_FIELD                    _MK_FIELD_CONST(0x3f, MC_MLL_MPCORER_PTSA_MIN_0_PTSA_MIN_MLL_MPCORER_SHIFT)
#define MC_MLL_MPCORER_PTSA_MIN_0_PTSA_MIN_MLL_MPCORER_RANGE                    5:0
#define MC_MLL_MPCORER_PTSA_MIN_0_PTSA_MIN_MLL_MPCORER_WOFFSET                  0x0
#define MC_MLL_MPCORER_PTSA_MIN_0_PTSA_MIN_MLL_MPCORER_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MIN_0_PTSA_MIN_MLL_MPCORER_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MIN_0_PTSA_MIN_MLL_MPCORER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_MIN_0_PTSA_MIN_MLL_MPCORER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_MLL_MPCORER_PTSA_MAX_0
#define MC_MLL_MPCORER_PTSA_MAX_0                       _MK_ADDR_CONST(0x454)
#define MC_MLL_MPCORER_PTSA_MAX_0_SECURE                        0x0
#define MC_MLL_MPCORER_PTSA_MAX_0_WORD_COUNT                    0x1
#define MC_MLL_MPCORER_PTSA_MAX_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MAX_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MAX_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_MAX_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_MAX_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MAX_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MAX_0_PTSA_MAX_MLL_MPCORER_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_MLL_MPCORER_PTSA_MAX_0_PTSA_MAX_MLL_MPCORER_FIELD                    _MK_FIELD_CONST(0x3f, MC_MLL_MPCORER_PTSA_MAX_0_PTSA_MAX_MLL_MPCORER_SHIFT)
#define MC_MLL_MPCORER_PTSA_MAX_0_PTSA_MAX_MLL_MPCORER_RANGE                    5:0
#define MC_MLL_MPCORER_PTSA_MAX_0_PTSA_MAX_MLL_MPCORER_WOFFSET                  0x0
#define MC_MLL_MPCORER_PTSA_MAX_0_PTSA_MAX_MLL_MPCORER_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MAX_0_PTSA_MAX_MLL_MPCORER_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_MLL_MPCORER_PTSA_MAX_0_PTSA_MAX_MLL_MPCORER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MLL_MPCORER_PTSA_MAX_0_PTSA_MAX_MLL_MPCORER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_SMMU_SMMU_PTSA_RATE_0
#define MC_SMMU_SMMU_PTSA_RATE_0                        _MK_ADDR_CONST(0x458)
#define MC_SMMU_SMMU_PTSA_RATE_0_SECURE                         0x0
#define MC_SMMU_SMMU_PTSA_RATE_0_WORD_COUNT                     0x1
#define MC_SMMU_SMMU_PTSA_RATE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_RATE_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define MC_SMMU_SMMU_PTSA_RATE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_RATE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_RATE_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define MC_SMMU_SMMU_PTSA_RATE_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define MC_SMMU_SMMU_PTSA_RATE_0_PTSA_RATE_SMMU_SMMU_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_SMMU_SMMU_PTSA_RATE_0_PTSA_RATE_SMMU_SMMU_FIELD                      _MK_FIELD_CONST(0xff, MC_SMMU_SMMU_PTSA_RATE_0_PTSA_RATE_SMMU_SMMU_SHIFT)
#define MC_SMMU_SMMU_PTSA_RATE_0_PTSA_RATE_SMMU_SMMU_RANGE                      7:0
#define MC_SMMU_SMMU_PTSA_RATE_0_PTSA_RATE_SMMU_SMMU_WOFFSET                    0x0
#define MC_SMMU_SMMU_PTSA_RATE_0_PTSA_RATE_SMMU_SMMU_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_RATE_0_PTSA_RATE_SMMU_SMMU_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_SMMU_SMMU_PTSA_RATE_0_PTSA_RATE_SMMU_SMMU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_RATE_0_PTSA_RATE_SMMU_SMMU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_SMMU_SMMU_PTSA_MIN_0
#define MC_SMMU_SMMU_PTSA_MIN_0                 _MK_ADDR_CONST(0x45c)
#define MC_SMMU_SMMU_PTSA_MIN_0_SECURE                  0x0
#define MC_SMMU_SMMU_PTSA_MIN_0_WORD_COUNT                      0x1
#define MC_SMMU_SMMU_PTSA_MIN_0_RESET_VAL                       _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MIN_0_RESET_MASK                      _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MIN_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_MIN_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_MIN_0_READ_MASK                       _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MIN_0_WRITE_MASK                      _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MIN_0_PTSA_MIN_SMMU_SMMU_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_SMMU_SMMU_PTSA_MIN_0_PTSA_MIN_SMMU_SMMU_FIELD                        _MK_FIELD_CONST(0x3f, MC_SMMU_SMMU_PTSA_MIN_0_PTSA_MIN_SMMU_SMMU_SHIFT)
#define MC_SMMU_SMMU_PTSA_MIN_0_PTSA_MIN_SMMU_SMMU_RANGE                        5:0
#define MC_SMMU_SMMU_PTSA_MIN_0_PTSA_MIN_SMMU_SMMU_WOFFSET                      0x0
#define MC_SMMU_SMMU_PTSA_MIN_0_PTSA_MIN_SMMU_SMMU_DEFAULT                      _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MIN_0_PTSA_MIN_SMMU_SMMU_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MIN_0_PTSA_MIN_SMMU_SMMU_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_MIN_0_PTSA_MIN_SMMU_SMMU_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_SMMU_SMMU_PTSA_MAX_0
#define MC_SMMU_SMMU_PTSA_MAX_0                 _MK_ADDR_CONST(0x460)
#define MC_SMMU_SMMU_PTSA_MAX_0_SECURE                  0x0
#define MC_SMMU_SMMU_PTSA_MAX_0_WORD_COUNT                      0x1
#define MC_SMMU_SMMU_PTSA_MAX_0_RESET_VAL                       _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MAX_0_RESET_MASK                      _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MAX_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_MAX_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_MAX_0_READ_MASK                       _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MAX_0_WRITE_MASK                      _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MAX_0_PTSA_MAX_SMMU_SMMU_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_SMMU_SMMU_PTSA_MAX_0_PTSA_MAX_SMMU_SMMU_FIELD                        _MK_FIELD_CONST(0x3f, MC_SMMU_SMMU_PTSA_MAX_0_PTSA_MAX_SMMU_SMMU_SHIFT)
#define MC_SMMU_SMMU_PTSA_MAX_0_PTSA_MAX_SMMU_SMMU_RANGE                        5:0
#define MC_SMMU_SMMU_PTSA_MAX_0_PTSA_MAX_SMMU_SMMU_WOFFSET                      0x0
#define MC_SMMU_SMMU_PTSA_MAX_0_PTSA_MAX_SMMU_SMMU_DEFAULT                      _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MAX_0_PTSA_MAX_SMMU_SMMU_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define MC_SMMU_SMMU_PTSA_MAX_0_PTSA_MAX_SMMU_SMMU_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_SMMU_PTSA_MAX_0_PTSA_MAX_SMMU_SMMU_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_R0_DIS_PTSA_RATE_0
#define MC_R0_DIS_PTSA_RATE_0                   _MK_ADDR_CONST(0x464)
#define MC_R0_DIS_PTSA_RATE_0_SECURE                    0x0
#define MC_R0_DIS_PTSA_RATE_0_WORD_COUNT                        0x1
#define MC_R0_DIS_PTSA_RATE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_RATE_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define MC_R0_DIS_PTSA_RATE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_RATE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_RATE_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define MC_R0_DIS_PTSA_RATE_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define MC_R0_DIS_PTSA_RATE_0_PTSA_RATE_R0_DIS_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_R0_DIS_PTSA_RATE_0_PTSA_RATE_R0_DIS_FIELD                    _MK_FIELD_CONST(0xff, MC_R0_DIS_PTSA_RATE_0_PTSA_RATE_R0_DIS_SHIFT)
#define MC_R0_DIS_PTSA_RATE_0_PTSA_RATE_R0_DIS_RANGE                    7:0
#define MC_R0_DIS_PTSA_RATE_0_PTSA_RATE_R0_DIS_WOFFSET                  0x0
#define MC_R0_DIS_PTSA_RATE_0_PTSA_RATE_R0_DIS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_RATE_0_PTSA_RATE_R0_DIS_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_R0_DIS_PTSA_RATE_0_PTSA_RATE_R0_DIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_RATE_0_PTSA_RATE_R0_DIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_R0_DIS_PTSA_MIN_0
#define MC_R0_DIS_PTSA_MIN_0                    _MK_ADDR_CONST(0x468)
#define MC_R0_DIS_PTSA_MIN_0_SECURE                     0x0
#define MC_R0_DIS_PTSA_MIN_0_WORD_COUNT                         0x1
#define MC_R0_DIS_PTSA_MIN_0_RESET_VAL                  _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MIN_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MIN_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_MIN_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_MIN_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MIN_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MIN_0_PTSA_MIN_R0_DIS_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_R0_DIS_PTSA_MIN_0_PTSA_MIN_R0_DIS_FIELD                      _MK_FIELD_CONST(0x3f, MC_R0_DIS_PTSA_MIN_0_PTSA_MIN_R0_DIS_SHIFT)
#define MC_R0_DIS_PTSA_MIN_0_PTSA_MIN_R0_DIS_RANGE                      5:0
#define MC_R0_DIS_PTSA_MIN_0_PTSA_MIN_R0_DIS_WOFFSET                    0x0
#define MC_R0_DIS_PTSA_MIN_0_PTSA_MIN_R0_DIS_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MIN_0_PTSA_MIN_R0_DIS_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MIN_0_PTSA_MIN_R0_DIS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_MIN_0_PTSA_MIN_R0_DIS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_R0_DIS_PTSA_MAX_0
#define MC_R0_DIS_PTSA_MAX_0                    _MK_ADDR_CONST(0x46c)
#define MC_R0_DIS_PTSA_MAX_0_SECURE                     0x0
#define MC_R0_DIS_PTSA_MAX_0_WORD_COUNT                         0x1
#define MC_R0_DIS_PTSA_MAX_0_RESET_VAL                  _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MAX_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MAX_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_MAX_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_MAX_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MAX_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MAX_0_PTSA_MAX_R0_DIS_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_R0_DIS_PTSA_MAX_0_PTSA_MAX_R0_DIS_FIELD                      _MK_FIELD_CONST(0x3f, MC_R0_DIS_PTSA_MAX_0_PTSA_MAX_R0_DIS_SHIFT)
#define MC_R0_DIS_PTSA_MAX_0_PTSA_MAX_R0_DIS_RANGE                      5:0
#define MC_R0_DIS_PTSA_MAX_0_PTSA_MAX_R0_DIS_WOFFSET                    0x0
#define MC_R0_DIS_PTSA_MAX_0_PTSA_MAX_R0_DIS_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MAX_0_PTSA_MAX_R0_DIS_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_R0_DIS_PTSA_MAX_0_PTSA_MAX_R0_DIS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_R0_DIS_PTSA_MAX_0_PTSA_MAX_R0_DIS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_R0_DISB_PTSA_RATE_0
#define MC_R0_DISB_PTSA_RATE_0                  _MK_ADDR_CONST(0x470)
#define MC_R0_DISB_PTSA_RATE_0_SECURE                   0x0
#define MC_R0_DISB_PTSA_RATE_0_WORD_COUNT                       0x1
#define MC_R0_DISB_PTSA_RATE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_RATE_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define MC_R0_DISB_PTSA_RATE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_RATE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_RATE_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define MC_R0_DISB_PTSA_RATE_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define MC_R0_DISB_PTSA_RATE_0_PTSA_RATE_R0_DISB_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_R0_DISB_PTSA_RATE_0_PTSA_RATE_R0_DISB_FIELD                  _MK_FIELD_CONST(0xff, MC_R0_DISB_PTSA_RATE_0_PTSA_RATE_R0_DISB_SHIFT)
#define MC_R0_DISB_PTSA_RATE_0_PTSA_RATE_R0_DISB_RANGE                  7:0
#define MC_R0_DISB_PTSA_RATE_0_PTSA_RATE_R0_DISB_WOFFSET                        0x0
#define MC_R0_DISB_PTSA_RATE_0_PTSA_RATE_R0_DISB_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_RATE_0_PTSA_RATE_R0_DISB_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_R0_DISB_PTSA_RATE_0_PTSA_RATE_R0_DISB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_RATE_0_PTSA_RATE_R0_DISB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_R0_DISB_PTSA_MIN_0
#define MC_R0_DISB_PTSA_MIN_0                   _MK_ADDR_CONST(0x474)
#define MC_R0_DISB_PTSA_MIN_0_SECURE                    0x0
#define MC_R0_DISB_PTSA_MIN_0_WORD_COUNT                        0x1
#define MC_R0_DISB_PTSA_MIN_0_RESET_VAL                         _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MIN_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_MIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_MIN_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MIN_0_WRITE_MASK                        _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MIN_0_PTSA_MIN_R0_DISB_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_R0_DISB_PTSA_MIN_0_PTSA_MIN_R0_DISB_FIELD                    _MK_FIELD_CONST(0x3f, MC_R0_DISB_PTSA_MIN_0_PTSA_MIN_R0_DISB_SHIFT)
#define MC_R0_DISB_PTSA_MIN_0_PTSA_MIN_R0_DISB_RANGE                    5:0
#define MC_R0_DISB_PTSA_MIN_0_PTSA_MIN_R0_DISB_WOFFSET                  0x0
#define MC_R0_DISB_PTSA_MIN_0_PTSA_MIN_R0_DISB_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MIN_0_PTSA_MIN_R0_DISB_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MIN_0_PTSA_MIN_R0_DISB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_MIN_0_PTSA_MIN_R0_DISB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_R0_DISB_PTSA_MAX_0
#define MC_R0_DISB_PTSA_MAX_0                   _MK_ADDR_CONST(0x478)
#define MC_R0_DISB_PTSA_MAX_0_SECURE                    0x0
#define MC_R0_DISB_PTSA_MAX_0_WORD_COUNT                        0x1
#define MC_R0_DISB_PTSA_MAX_0_RESET_VAL                         _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MAX_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MAX_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_MAX_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_MAX_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MAX_0_WRITE_MASK                        _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MAX_0_PTSA_MAX_R0_DISB_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_R0_DISB_PTSA_MAX_0_PTSA_MAX_R0_DISB_FIELD                    _MK_FIELD_CONST(0x3f, MC_R0_DISB_PTSA_MAX_0_PTSA_MAX_R0_DISB_SHIFT)
#define MC_R0_DISB_PTSA_MAX_0_PTSA_MAX_R0_DISB_RANGE                    5:0
#define MC_R0_DISB_PTSA_MAX_0_PTSA_MAX_R0_DISB_WOFFSET                  0x0
#define MC_R0_DISB_PTSA_MAX_0_PTSA_MAX_R0_DISB_DEFAULT                  _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MAX_0_PTSA_MAX_R0_DISB_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define MC_R0_DISB_PTSA_MAX_0_PTSA_MAX_R0_DISB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_R0_DISB_PTSA_MAX_0_PTSA_MAX_R0_DISB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_RING1_PTSA_RATE_0
#define MC_RING1_PTSA_RATE_0                    _MK_ADDR_CONST(0x47c)
#define MC_RING1_PTSA_RATE_0_SECURE                     0x0
#define MC_RING1_PTSA_RATE_0_WORD_COUNT                         0x1
#define MC_RING1_PTSA_RATE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_RATE_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MC_RING1_PTSA_RATE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_RATE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_RATE_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define MC_RING1_PTSA_RATE_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define MC_RING1_PTSA_RATE_0_PTSA_RATE_RING1_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_RING1_PTSA_RATE_0_PTSA_RATE_RING1_FIELD                      _MK_FIELD_CONST(0xff, MC_RING1_PTSA_RATE_0_PTSA_RATE_RING1_SHIFT)
#define MC_RING1_PTSA_RATE_0_PTSA_RATE_RING1_RANGE                      7:0
#define MC_RING1_PTSA_RATE_0_PTSA_RATE_RING1_WOFFSET                    0x0
#define MC_RING1_PTSA_RATE_0_PTSA_RATE_RING1_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_RATE_0_PTSA_RATE_RING1_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_RING1_PTSA_RATE_0_PTSA_RATE_RING1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_RATE_0_PTSA_RATE_RING1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_RING1_PTSA_MIN_0
#define MC_RING1_PTSA_MIN_0                     _MK_ADDR_CONST(0x480)
#define MC_RING1_PTSA_MIN_0_SECURE                      0x0
#define MC_RING1_PTSA_MIN_0_WORD_COUNT                  0x1
#define MC_RING1_PTSA_MIN_0_RESET_VAL                   _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MIN_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MIN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_MIN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_MIN_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MIN_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MIN_0_PTSA_MIN_RING1_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_RING1_PTSA_MIN_0_PTSA_MIN_RING1_FIELD                        _MK_FIELD_CONST(0x3f, MC_RING1_PTSA_MIN_0_PTSA_MIN_RING1_SHIFT)
#define MC_RING1_PTSA_MIN_0_PTSA_MIN_RING1_RANGE                        5:0
#define MC_RING1_PTSA_MIN_0_PTSA_MIN_RING1_WOFFSET                      0x0
#define MC_RING1_PTSA_MIN_0_PTSA_MIN_RING1_DEFAULT                      _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MIN_0_PTSA_MIN_RING1_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MIN_0_PTSA_MIN_RING1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_MIN_0_PTSA_MIN_RING1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_RING1_PTSA_MAX_0
#define MC_RING1_PTSA_MAX_0                     _MK_ADDR_CONST(0x484)
#define MC_RING1_PTSA_MAX_0_SECURE                      0x0
#define MC_RING1_PTSA_MAX_0_WORD_COUNT                  0x1
#define MC_RING1_PTSA_MAX_0_RESET_VAL                   _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MAX_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MAX_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_MAX_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_MAX_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MAX_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MAX_0_PTSA_MAX_RING1_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_RING1_PTSA_MAX_0_PTSA_MAX_RING1_FIELD                        _MK_FIELD_CONST(0x3f, MC_RING1_PTSA_MAX_0_PTSA_MAX_RING1_SHIFT)
#define MC_RING1_PTSA_MAX_0_PTSA_MAX_RING1_RANGE                        5:0
#define MC_RING1_PTSA_MAX_0_PTSA_MAX_RING1_WOFFSET                      0x0
#define MC_RING1_PTSA_MAX_0_PTSA_MAX_RING1_DEFAULT                      _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MAX_0_PTSA_MAX_RING1_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define MC_RING1_PTSA_MAX_0_PTSA_MAX_RING1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_RING1_PTSA_MAX_0_PTSA_MAX_RING1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 1160 [0x488]

// Reserved address 1164 [0x48c]

// Reserved address 1168 [0x490]

// Reserved address 1172 [0x494]

// Reserved address 1176 [0x498]

// Reserved address 1180 [0x49c]

// Reserved address 1184 [0x4a0]

// Reserved address 1188 [0x4a4]

// Reserved address 1192 [0x4a8]

// Reserved address 1196 [0x4ac]

// Reserved address 1200 [0x4b0]

// Reserved address 1204 [0x4b4]

// Reserved address 1208 [0x4b8]

// Reserved address 1212 [0x4bc]

// Reserved address 1216 [0x4c0]

// Reserved address 1220 [0x4c4]

// Reserved address 1224 [0x4c8]

// Reserved address 1228 [0x4cc]

// Reserved address 1232 [0x4d0]

// Reserved address 1236 [0x4d4]

// Reserved address 1240 [0x4d8]

// Reserved address 1244 [0x4dc]

// Reserved address 1248 [0x4e0]

// Reserved address 1252 [0x4e4]

// Reserved address 1256 [0x4e8]

// Reserved address 1260 [0x4ec]

// Reserved address 1264 [0x4f0]

// Reserved address 1268 [0x4f4]

// Reserved address 1272 [0x4f8]

// Reserved address 1276 [0x4fc]

// Reserved address 1280 [0x500]

// Reserved address 1284 [0x504]

// Reserved address 1288 [0x508]

// Reserved address 1292 [0x50c]

// Reserved address 1296 [0x510]

// Reserved address 1300 [0x514]

// Reserved address 1304 [0x518]

// Reserved address 1308 [0x51c]

// Reserved address 1312 [0x520]

// Reserved address 1316 [0x524]

// Reserved address 1320 [0x528]

// Reserved address 1324 [0x52c]

// Reserved address 1328 [0x530]

// Reserved address 1332 [0x534]

// Reserved address 1336 [0x538]

// Reserved address 1340 [0x53c]

// Reserved address 1344 [0x540]

// Reserved address 1348 [0x544]

// Reserved address 1352 [0x548]

// Reserved address 1356 [0x54c]

// Reserved address 1360 [0x550]

// Reserved address 1364 [0x554]

// Reserved address 1368 [0x558]

// Reserved address 1372 [0x55c]

// Reserved address 1376 [0x560]

// Reserved address 1380 [0x564]

// Reserved address 1384 [0x568]

// Reserved address 1388 [0x56c]

// Reserved address 1392 [0x570]

// Reserved address 1396 [0x574]

// Reserved address 1400 [0x578]

// Reserved address 1404 [0x57c]

// Reserved address 1408 [0x580]

// Reserved address 1412 [0x584]

// Reserved address 1416 [0x588]

// Reserved address 1420 [0x58c]

// Reserved address 1424 [0x590]

// Reserved address 1428 [0x594]

// Reserved address 1432 [0x598]

// Register MC_SMMU_TLB_SET_SELECTION_MASK_0_0
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0                      _MK_ADDR_CONST(0x600)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_SECURE                       0x0
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_WORD_COUNT                   0x1
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_RESET_VAL                    _MK_MASK_CONST(0x8000)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_RESET_MASK                   _MK_MASK_CONST(0xff8000)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_READ_MASK                    _MK_MASK_CONST(0xff8000)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_WRITE_MASK                   _MK_MASK_CONST(0xff8000)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_TLB_SET_SELECTION_MASK_0_SHIFT                       _MK_SHIFT_CONST(15)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_TLB_SET_SELECTION_MASK_0_FIELD                       _MK_FIELD_CONST(0x1ff, MC_SMMU_TLB_SET_SELECTION_MASK_0_0_TLB_SET_SELECTION_MASK_0_SHIFT)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_TLB_SET_SELECTION_MASK_0_RANGE                       23:15
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_TLB_SET_SELECTION_MASK_0_WOFFSET                     0x0
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_TLB_SET_SELECTION_MASK_0_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_TLB_SET_SELECTION_MASK_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_TLB_SET_SELECTION_MASK_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_SET_SELECTION_MASK_0_0_TLB_SET_SELECTION_MASK_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1540 [0x604]

// Register MC_DISPLAY_SNAP_RING_0
#define MC_DISPLAY_SNAP_RING_0                  _MK_ADDR_CONST(0x608)
#define MC_DISPLAY_SNAP_RING_0_SECURE                   0x0
#define MC_DISPLAY_SNAP_RING_0_WORD_COUNT                       0x1
#define MC_DISPLAY_SNAP_RING_0_RESET_VAL                        _MK_MASK_CONST(0x3)
#define MC_DISPLAY_SNAP_RING_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define MC_DISPLAY_SNAP_RING_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_DISPLAY_SNAP_RING_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_DISPLAY_SNAP_RING_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define MC_DISPLAY_SNAP_RING_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_FIELD                      _MK_FIELD_CONST(0x1, MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_SHIFT)
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_RANGE                      0:0
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_WOFFSET                    0x0
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_INIT_ENUM                  RING1
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_RING0                      _MK_ENUM_CONST(0)
#define MC_DISPLAY_SNAP_RING_0_DIS_SNAP_RING_RING1                      _MK_ENUM_CONST(1)

#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_SHIFT                     _MK_SHIFT_CONST(1)
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_FIELD                     _MK_FIELD_CONST(0x1, MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_SHIFT)
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_RANGE                     1:1
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_WOFFSET                   0x0
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_INIT_ENUM                 RING1
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_RING0                     _MK_ENUM_CONST(0)
#define MC_DISPLAY_SNAP_RING_0_DISB_SNAP_RING_RING1                     _MK_ENUM_CONST(1)


// Reserved address 1548 [0x60c]

// Reserved address 1552 [0x610]

// Reserved address 1556 [0x614]

// Reserved address 1560 [0x618]

// Reserved address 1564 [0x61c]

// Reserved address 1568 [0x620]

// Reserved address 1572 [0x624]

// Reserved address 1576 [0x628]

// Reserved address 1580 [0x62c]

// Reserved address 1584 [0x630]

// Reserved address 1588 [0x634]

// Reserved address 1592 [0x638]

// Reserved address 1596 [0x63c]

// Reserved address 1600 [0x640]

// Register MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0                        _MK_ADDR_CONST(0x644)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0_SECURE                         0x0
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0_WORD_COUNT                     0x1
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0_RESET_VAL                      _MK_MASK_CONST(0x8)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0_WRITE_MASK                     _MK_MASK_CONST(0x1f)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0_EMEM_CHANNEL_MASK_PROPAGATION_COUNT_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0_EMEM_CHANNEL_MASK_PROPAGATION_COUNT_FIELD                      _MK_FIELD_CONST(0x1f, MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0_EMEM_CHANNEL_MASK_PROPAGATION_COUNT_SHIFT)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0_EMEM_CHANNEL_MASK_PROPAGATION_COUNT_RANGE                      4:0
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0_EMEM_CHANNEL_MASK_PROPAGATION_COUNT_WOFFSET                    0x0
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0_EMEM_CHANNEL_MASK_PROPAGATION_COUNT_DEFAULT                    _MK_MASK_CONST(0x8)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0_EMEM_CHANNEL_MASK_PROPAGATION_COUNT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0_EMEM_CHANNEL_MASK_PROPAGATION_COUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0_EMEM_CHANNEL_MASK_PROPAGATION_COUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_VIDEO_PROTECT_BOM_0
#define MC_VIDEO_PROTECT_BOM_0                  _MK_ADDR_CONST(0x648)
#define MC_VIDEO_PROTECT_BOM_0_SECURE                   0x0
#define MC_VIDEO_PROTECT_BOM_0_WORD_COUNT                       0x1
#define MC_VIDEO_PROTECT_BOM_0_RESET_VAL                        _MK_MASK_CONST(0xfff00000)
#define MC_VIDEO_PROTECT_BOM_0_RESET_MASK                       _MK_MASK_CONST(0xfff00000)
#define MC_VIDEO_PROTECT_BOM_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_BOM_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_BOM_0_READ_MASK                        _MK_MASK_CONST(0xfff00000)
#define MC_VIDEO_PROTECT_BOM_0_WRITE_MASK                       _MK_MASK_CONST(0xfff00000)
#define MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_SHIFT                  _MK_SHIFT_CONST(20)
#define MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_FIELD                  _MK_FIELD_CONST(0xfff, MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_SHIFT)
#define MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_RANGE                  31:20
#define MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_WOFFSET                        0x0
#define MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_DEFAULT                        _MK_MASK_CONST(0xfff)
#define MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)
#define MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_BOM_0_VIDEO_PROTECT_BOM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_VIDEO_PROTECT_SIZE_MB_0
#define MC_VIDEO_PROTECT_SIZE_MB_0                      _MK_ADDR_CONST(0x64c)
#define MC_VIDEO_PROTECT_SIZE_MB_0_SECURE                       0x0
#define MC_VIDEO_PROTECT_SIZE_MB_0_WORD_COUNT                   0x1
#define MC_VIDEO_PROTECT_SIZE_MB_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_SIZE_MB_0_RESET_MASK                   _MK_MASK_CONST(0xfff)
#define MC_VIDEO_PROTECT_SIZE_MB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_SIZE_MB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define MC_VIDEO_PROTECT_SIZE_MB_0_READ_MASK                    _MK_MASK_CONST(0xfff)
#define MC_VIDEO_PROTECT_SIZE_MB_0_WRITE_MASK                   _MK_MASK_CONST(0xfff)
#define MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_FIELD                  _MK_FIELD_CONST(0xfff, MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_SHIFT)
#define MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_RANGE                  11:0
#define MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_WOFFSET                        0x0
#define MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)
#define MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_SIZE_MB_0_VIDEO_PROTECT_SIZE_MB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xfff)


// Register MC_VIDEO_PROTECT_REG_CTRL_0
#define MC_VIDEO_PROTECT_REG_CTRL_0                     _MK_ADDR_CONST(0x650)
#define MC_VIDEO_PROTECT_REG_CTRL_0_SECURE                      0x0
#define MC_VIDEO_PROTECT_REG_CTRL_0_WORD_COUNT                  0x1
#define MC_VIDEO_PROTECT_REG_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_REG_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_REG_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_FIELD                    _MK_FIELD_CONST(0x1, MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_SHIFT)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_RANGE                    0:0
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_WOFFSET                  0x0
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_INIT_ENUM                        ENABLED
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_ENABLED                  _MK_ENUM_CONST(0)
#define MC_VIDEO_PROTECT_REG_CTRL_0_VIDEO_PROTECT_WRITE_ACCESS_DISABLED                 _MK_ENUM_CONST(1)


// Register MC_ERR_VPR_STATUS_0
#define MC_ERR_VPR_STATUS_0                     _MK_ADDR_CONST(0x654)
#define MC_ERR_VPR_STATUS_0_SECURE                      0x0
#define MC_ERR_VPR_STATUS_0_WORD_COUNT                  0x1
#define MC_ERR_VPR_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x3007f)
#define MC_ERR_VPR_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ID_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ID_FIELD                    _MK_FIELD_CONST(0x7f, MC_ERR_VPR_STATUS_0_ERR_VPR_ID_SHIFT)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ID_RANGE                    6:0
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ID_WOFFSET                  0x0
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ID_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_ID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_FIELD                    _MK_FIELD_CONST(0x1, MC_ERR_VPR_STATUS_0_ERR_VPR_RW_SHIFT)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_RANGE                    16:16
#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_WOFFSET                  0x0
#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_READ                     _MK_ENUM_CONST(0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_RW_WRITE                    _MK_ENUM_CONST(1)

#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_FIELD                      _MK_FIELD_CONST(0x1, MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_SHIFT)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_RANGE                      17:17
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_WOFFSET                    0x0
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_NONSECURE                  _MK_ENUM_CONST(0)
#define MC_ERR_VPR_STATUS_0_ERR_VPR_SECURITY_SECURE                     _MK_ENUM_CONST(1)


// Register MC_ERR_VPR_ADR_0
#define MC_ERR_VPR_ADR_0                        _MK_ADDR_CONST(0x658)
#define MC_ERR_VPR_ADR_0_SECURE                         0x0
#define MC_ERR_VPR_ADR_0_WORD_COUNT                     0x1
#define MC_ERR_VPR_ADR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_ADR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_ADR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_ADR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_ADR_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_ERR_VPR_ADR_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_ADR_0_ERR_VPR_ADR_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_ERR_VPR_ADR_0_ERR_VPR_ADR_FIELD                      _MK_FIELD_CONST(0xffffffff, MC_ERR_VPR_ADR_0_ERR_VPR_ADR_SHIFT)
#define MC_ERR_VPR_ADR_0_ERR_VPR_ADR_RANGE                      31:0
#define MC_ERR_VPR_ADR_0_ERR_VPR_ADR_WOFFSET                    0x0
#define MC_ERR_VPR_ADR_0_ERR_VPR_ADR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_ADR_0_ERR_VPR_ADR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_ADR_0_ERR_VPR_ADR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_VPR_ADR_0_ERR_VPR_ADR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_IRAM_BOM_0
#define MC_IRAM_BOM_0                   _MK_ADDR_CONST(0x65c)
#define MC_IRAM_BOM_0_SECURE                    0x0
#define MC_IRAM_BOM_0_WORD_COUNT                        0x1
#define MC_IRAM_BOM_0_RESET_VAL                         _MK_MASK_CONST(0xfffff000)
#define MC_IRAM_BOM_0_RESET_MASK                        _MK_MASK_CONST(0xfffff000)
#define MC_IRAM_BOM_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_IRAM_BOM_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_IRAM_BOM_0_READ_MASK                         _MK_MASK_CONST(0xfffff000)
#define MC_IRAM_BOM_0_WRITE_MASK                        _MK_MASK_CONST(0xfffff000)
#define MC_IRAM_BOM_0_IRAM_BOM_SHIFT                    _MK_SHIFT_CONST(12)
#define MC_IRAM_BOM_0_IRAM_BOM_FIELD                    _MK_FIELD_CONST(0xfffff, MC_IRAM_BOM_0_IRAM_BOM_SHIFT)
#define MC_IRAM_BOM_0_IRAM_BOM_RANGE                    31:12
#define MC_IRAM_BOM_0_IRAM_BOM_WOFFSET                  0x0
#define MC_IRAM_BOM_0_IRAM_BOM_DEFAULT                  _MK_MASK_CONST(0xfffff)
#define MC_IRAM_BOM_0_IRAM_BOM_DEFAULT_MASK                     _MK_MASK_CONST(0xfffff)
#define MC_IRAM_BOM_0_IRAM_BOM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_IRAM_BOM_0_IRAM_BOM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_IRAM_TOM_0
#define MC_IRAM_TOM_0                   _MK_ADDR_CONST(0x660)
#define MC_IRAM_TOM_0_SECURE                    0x0
#define MC_IRAM_TOM_0_WORD_COUNT                        0x1
#define MC_IRAM_TOM_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_IRAM_TOM_0_RESET_MASK                        _MK_MASK_CONST(0xfffff000)
#define MC_IRAM_TOM_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_IRAM_TOM_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_IRAM_TOM_0_READ_MASK                         _MK_MASK_CONST(0xfffff000)
#define MC_IRAM_TOM_0_WRITE_MASK                        _MK_MASK_CONST(0xfffff000)
#define MC_IRAM_TOM_0_IRAM_TOM_SHIFT                    _MK_SHIFT_CONST(12)
#define MC_IRAM_TOM_0_IRAM_TOM_FIELD                    _MK_FIELD_CONST(0xfffff, MC_IRAM_TOM_0_IRAM_TOM_SHIFT)
#define MC_IRAM_TOM_0_IRAM_TOM_RANGE                    31:12
#define MC_IRAM_TOM_0_IRAM_TOM_WOFFSET                  0x0
#define MC_IRAM_TOM_0_IRAM_TOM_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_IRAM_TOM_0_IRAM_TOM_DEFAULT_MASK                     _MK_MASK_CONST(0xfffff)
#define MC_IRAM_TOM_0_IRAM_TOM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_IRAM_TOM_0_IRAM_TOM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_EMEM_CFG_ACCESS_CTRL_0
#define MC_EMEM_CFG_ACCESS_CTRL_0                       _MK_ADDR_CONST(0x664)
#define MC_EMEM_CFG_ACCESS_CTRL_0_SECURE                        0x0
#define MC_EMEM_CFG_ACCESS_CTRL_0_WORD_COUNT                    0x1
#define MC_EMEM_CFG_ACCESS_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_EMEM_CFG_ACCESS_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_CFG_ACCESS_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_EMEM_CFG_ACCESS_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_CFG_ACCESS_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_CFG_ACCESS_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_SHIFT)
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_RANGE                   0:0
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_WOFFSET                 0x0
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_INIT_ENUM                       ENABLED
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_ENABLED                 _MK_ENUM_CONST(0)
#define MC_EMEM_CFG_ACCESS_CTRL_0_EMEM_CFG_WRITE_ACCESS_DISABLED                        _MK_ENUM_CONST(1)


// Register MC_TZ_SECURITY_CTRL_0
#define MC_TZ_SECURITY_CTRL_0                   _MK_ADDR_CONST(0x668)
#define MC_TZ_SECURITY_CTRL_0_SECURE                    0x1
#define MC_TZ_SECURITY_CTRL_0_WORD_COUNT                        0x1
#define MC_TZ_SECURITY_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_TZ_SECURITY_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define MC_TZ_SECURITY_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_TZ_SECURITY_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_TZ_SECURITY_CTRL_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define MC_TZ_SECURITY_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_FIELD                        _MK_FIELD_CONST(0x1, MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_SHIFT)
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_RANGE                        0:0
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_WOFFSET                      0x0
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_INIT_ENUM                    DISABLED
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_DISABLED                     _MK_ENUM_CONST(0)
#define MC_TZ_SECURITY_CTRL_0_CPU_STRICT_TZ_APERTURE_CHECK_ENABLED                      _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0                     _MK_ADDR_CONST(0x66c)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_SECURE                      0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_RESET_VAL                   _MK_MASK_CONST(0x80000080)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_RESET_MASK                  _MK_MASK_CONST(0xc00001ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x80000080)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xc00001ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_READ_MASK                   _MK_MASK_CONST(0xc1ff01ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_WRITE_MASK                  _MK_MASK_CONST(0xc00001ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_MAX_OUTSTANDING_RING3_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_MAX_OUTSTANDING_RING3_FIELD                     _MK_FIELD_CONST(0x1ff, MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_MAX_OUTSTANDING_RING3_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_MAX_OUTSTANDING_RING3_RANGE                     8:0
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_MAX_OUTSTANDING_RING3_WOFFSET                   0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_MAX_OUTSTANDING_RING3_DEFAULT                   _MK_MASK_CONST(0x80)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_MAX_OUTSTANDING_RING3_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_MAX_OUTSTANDING_RING3_SW_DEFAULT                        _MK_MASK_CONST(0x80)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_MAX_OUTSTANDING_RING3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)

#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_OUTSTANDING_COUNT_RING3_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_OUTSTANDING_COUNT_RING3_FIELD                   _MK_FIELD_CONST(0x1ff, MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_OUTSTANDING_COUNT_RING3_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_OUTSTANDING_COUNT_RING3_RANGE                   24:16
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_OUTSTANDING_COUNT_RING3_WOFFSET                 0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_OUTSTANDING_COUNT_RING3_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_OUTSTANDING_COUNT_RING3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_OUTSTANDING_COUNT_RING3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_ARB_OUTSTANDING_COUNT_RING3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_SHIFT                   _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_RANGE                   30:30
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_WOFFSET                 0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RING3_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_SHIFT                       _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_RANGE                       31:31
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_WOFFSET                     0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_INIT_ENUM                   ENABLE
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0_LIMIT_OUTSTANDING_RING3_ENABLE                      _MK_ENUM_CONST(1)


// Register MC_SEC_CARVEOUT_BOM_0
#define MC_SEC_CARVEOUT_BOM_0                   _MK_ADDR_CONST(0x670)
#define MC_SEC_CARVEOUT_BOM_0_SECURE                    0x0
#define MC_SEC_CARVEOUT_BOM_0_WORD_COUNT                        0x1
#define MC_SEC_CARVEOUT_BOM_0_RESET_VAL                         _MK_MASK_CONST(0xfff00000)
#define MC_SEC_CARVEOUT_BOM_0_RESET_MASK                        _MK_MASK_CONST(0xfff00000)
#define MC_SEC_CARVEOUT_BOM_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_BOM_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_BOM_0_READ_MASK                         _MK_MASK_CONST(0xfff00000)
#define MC_SEC_CARVEOUT_BOM_0_WRITE_MASK                        _MK_MASK_CONST(0xfff00000)
#define MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_SHIFT                    _MK_SHIFT_CONST(20)
#define MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_FIELD                    _MK_FIELD_CONST(0xfff, MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_SHIFT)
#define MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_RANGE                    31:20
#define MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_WOFFSET                  0x0
#define MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_DEFAULT                  _MK_MASK_CONST(0xfff)
#define MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_BOM_0_SEC_CARVEOUT_BOM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_SEC_CARVEOUT_SIZE_MB_0
#define MC_SEC_CARVEOUT_SIZE_MB_0                       _MK_ADDR_CONST(0x674)
#define MC_SEC_CARVEOUT_SIZE_MB_0_SECURE                        0x0
#define MC_SEC_CARVEOUT_SIZE_MB_0_WORD_COUNT                    0x1
#define MC_SEC_CARVEOUT_SIZE_MB_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_SIZE_MB_0_RESET_MASK                    _MK_MASK_CONST(0xfff)
#define MC_SEC_CARVEOUT_SIZE_MB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_SIZE_MB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define MC_SEC_CARVEOUT_SIZE_MB_0_READ_MASK                     _MK_MASK_CONST(0xfff)
#define MC_SEC_CARVEOUT_SIZE_MB_0_WRITE_MASK                    _MK_MASK_CONST(0xfff)
#define MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_FIELD                    _MK_FIELD_CONST(0xfff, MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_SHIFT)
#define MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_RANGE                    11:0
#define MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_WOFFSET                  0x0
#define MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_SIZE_MB_0_SEC_CARVEOUT_SIZE_MB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xfff)


// Register MC_SEC_CARVEOUT_REG_CTRL_0
#define MC_SEC_CARVEOUT_REG_CTRL_0                      _MK_ADDR_CONST(0x678)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SECURE                       0x0
#define MC_SEC_CARVEOUT_REG_CTRL_0_WORD_COUNT                   0x1
#define MC_SEC_CARVEOUT_REG_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_REG_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_REG_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define MC_SEC_CARVEOUT_REG_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_FIELD                      _MK_FIELD_CONST(0x1, MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_SHIFT)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_RANGE                      0:0
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_WOFFSET                    0x0
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_INIT_ENUM                  ENABLED
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_ENABLED                    _MK_ENUM_CONST(0)
#define MC_SEC_CARVEOUT_REG_CTRL_0_SEC_CARVEOUT_WRITE_ACCESS_DISABLED                   _MK_ENUM_CONST(1)


// Register MC_ERR_SEC_STATUS_0
#define MC_ERR_SEC_STATUS_0                     _MK_ADDR_CONST(0x67c)
#define MC_ERR_SEC_STATUS_0_SECURE                      0x0
#define MC_ERR_SEC_STATUS_0_WORD_COUNT                  0x1
#define MC_ERR_SEC_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x3007f)
#define MC_ERR_SEC_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ID_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ID_FIELD                    _MK_FIELD_CONST(0x7f, MC_ERR_SEC_STATUS_0_ERR_SEC_ID_SHIFT)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ID_RANGE                    6:0
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ID_WOFFSET                  0x0
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ID_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_ID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_FIELD                    _MK_FIELD_CONST(0x1, MC_ERR_SEC_STATUS_0_ERR_SEC_RW_SHIFT)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_RANGE                    16:16
#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_WOFFSET                  0x0
#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_READ                     _MK_ENUM_CONST(0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_RW_WRITE                    _MK_ENUM_CONST(1)

#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_FIELD                      _MK_FIELD_CONST(0x1, MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_SHIFT)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_RANGE                      17:17
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_WOFFSET                    0x0
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_NONSECURE                  _MK_ENUM_CONST(0)
#define MC_ERR_SEC_STATUS_0_ERR_SEC_SECURITY_SECURE                     _MK_ENUM_CONST(1)


// Register MC_ERR_SEC_ADR_0
#define MC_ERR_SEC_ADR_0                        _MK_ADDR_CONST(0x680)
#define MC_ERR_SEC_ADR_0_SECURE                         0x0
#define MC_ERR_SEC_ADR_0_WORD_COUNT                     0x1
#define MC_ERR_SEC_ADR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_ADR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_ADR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_ADR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_ADR_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_ERR_SEC_ADR_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_ADR_0_ERR_SEC_ADR_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_ERR_SEC_ADR_0_ERR_SEC_ADR_FIELD                      _MK_FIELD_CONST(0xffffffff, MC_ERR_SEC_ADR_0_ERR_SEC_ADR_SHIFT)
#define MC_ERR_SEC_ADR_0_ERR_SEC_ADR_RANGE                      31:0
#define MC_ERR_SEC_ADR_0_ERR_SEC_ADR_WOFFSET                    0x0
#define MC_ERR_SEC_ADR_0_ERR_SEC_ADR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_ADR_0_ERR_SEC_ADR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_ADR_0_ERR_SEC_ADR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_SEC_ADR_0_ERR_SEC_ADR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_PC_IDLE_CLOCK_GATE_CONFIG_0
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0                  _MK_ADDR_CONST(0x684)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_SECURE                   0x0
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_WORD_COUNT                       0x1
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_RESET_VAL                        _MK_MASK_CONST(0x1f)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_RESET_MASK                       _MK_MASK_CONST(0x1f)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_READ_MASK                        _MK_MASK_CONST(0x1f)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_WRITE_MASK                       _MK_MASK_CONST(0x1f)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_CLOCK_GATE_IDLE_TICKS_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_CLOCK_GATE_IDLE_TICKS_FIELD                      _MK_FIELD_CONST(0x1f, MC_PC_IDLE_CLOCK_GATE_CONFIG_0_CLOCK_GATE_IDLE_TICKS_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_CLOCK_GATE_IDLE_TICKS_RANGE                      4:0
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_CLOCK_GATE_IDLE_TICKS_WOFFSET                    0x0
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_CLOCK_GATE_IDLE_TICKS_DEFAULT                    _MK_MASK_CONST(0x1f)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_CLOCK_GATE_IDLE_TICKS_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_CLOCK_GATE_IDLE_TICKS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_CONFIG_0_CLOCK_GATE_IDLE_TICKS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_STUTTER_CONTROL_0
#define MC_STUTTER_CONTROL_0                    _MK_ADDR_CONST(0x688)
#define MC_STUTTER_CONTROL_0_SECURE                     0x0
#define MC_STUTTER_CONTROL_0_WORD_COUNT                         0x1
#define MC_STUTTER_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_STUTTER_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define MC_STUTTER_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_STUTTER_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STUTTER_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define MC_STUTTER_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_FIELD                       _MK_FIELD_CONST(0x1, MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_SHIFT)
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_RANGE                       0:0
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_WOFFSET                     0x0
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_DISABLED                    _MK_ENUM_CONST(0)
#define MC_STUTTER_CONTROL_0_SLOW_EMCCLK_DURING_DSR_ENABLED                     _MK_ENUM_CONST(1)


// Reserved address 1676 [0x68c]

// Register MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0                 _MK_ADDR_CONST(0x690)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SECURE                  0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_WORD_COUNT                      0x1
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_RESET_VAL                       _MK_MASK_CONST(0x4e004e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_RESET_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_READ_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_WRITE_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_LO_DISPLAY0A_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_LO_DISPLAY0A_FIELD                   _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_LO_DISPLAY0A_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_LO_DISPLAY0A_RANGE                   7:0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_LO_DISPLAY0A_WOFFSET                 0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_LO_DISPLAY0A_DEFAULT                 _MK_MASK_CONST(0x4e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_LO_DISPLAY0A_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_LO_DISPLAY0A_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_LO_DISPLAY0A_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_HI_DISPLAY0A_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_HI_DISPLAY0A_FIELD                   _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_HI_DISPLAY0A_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_HI_DISPLAY0A_RANGE                   23:16
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_HI_DISPLAY0A_WOFFSET                 0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_HI_DISPLAY0A_DEFAULT                 _MK_MASK_CONST(0x4e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_HI_DISPLAY0A_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_HI_DISPLAY0A_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0_SCALED_2_ALLOWANCE_HI_DISPLAY0A_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0                        _MK_ADDR_CONST(0x694)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SECURE                         0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_WORD_COUNT                     0x1
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_RESET_VAL                      _MK_MASK_CONST(0x4e004e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_RESET_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_READ_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_WRITE_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0AB_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0AB_FIELD                 _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0AB_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0AB_RANGE                 7:0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0AB_WOFFSET                       0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0AB_DEFAULT                       _MK_MASK_CONST(0x4e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0AB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0AB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0AB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0AB_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0AB_FIELD                 _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0AB_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0AB_RANGE                 23:16
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0AB_WOFFSET                       0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0AB_DEFAULT                       _MK_MASK_CONST(0x4e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0AB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0AB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0AB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0                 _MK_ADDR_CONST(0x698)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SECURE                  0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_WORD_COUNT                      0x1
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_RESET_VAL                       _MK_MASK_CONST(0x4e004e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_RESET_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_READ_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_WRITE_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_LO_DISPLAY0B_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_LO_DISPLAY0B_FIELD                   _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_LO_DISPLAY0B_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_LO_DISPLAY0B_RANGE                   7:0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_LO_DISPLAY0B_WOFFSET                 0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_LO_DISPLAY0B_DEFAULT                 _MK_MASK_CONST(0x4e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_LO_DISPLAY0B_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_LO_DISPLAY0B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_LO_DISPLAY0B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_HI_DISPLAY0B_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_HI_DISPLAY0B_FIELD                   _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_HI_DISPLAY0B_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_HI_DISPLAY0B_RANGE                   23:16
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_HI_DISPLAY0B_WOFFSET                 0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_HI_DISPLAY0B_DEFAULT                 _MK_MASK_CONST(0x4e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_HI_DISPLAY0B_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_HI_DISPLAY0B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0_SCALED_2_ALLOWANCE_HI_DISPLAY0B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0                        _MK_ADDR_CONST(0x69c)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SECURE                         0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_WORD_COUNT                     0x1
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_RESET_VAL                      _MK_MASK_CONST(0x4e004e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_RESET_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_READ_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_WRITE_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0BB_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0BB_FIELD                 _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0BB_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0BB_RANGE                 7:0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0BB_WOFFSET                       0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0BB_DEFAULT                       _MK_MASK_CONST(0x4e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0BB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0BB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0BB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0BB_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0BB_FIELD                 _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0BB_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0BB_RANGE                 23:16
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0BB_WOFFSET                       0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0BB_DEFAULT                       _MK_MASK_CONST(0x4e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0BB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0BB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0BB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0                 _MK_ADDR_CONST(0x6a0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SECURE                  0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_WORD_COUNT                      0x1
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_RESET_VAL                       _MK_MASK_CONST(0x4e004e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_RESET_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_READ_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_WRITE_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_LO_DISPLAY0C_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_LO_DISPLAY0C_FIELD                   _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_LO_DISPLAY0C_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_LO_DISPLAY0C_RANGE                   7:0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_LO_DISPLAY0C_WOFFSET                 0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_LO_DISPLAY0C_DEFAULT                 _MK_MASK_CONST(0x4e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_LO_DISPLAY0C_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_LO_DISPLAY0C_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_LO_DISPLAY0C_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_HI_DISPLAY0C_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_HI_DISPLAY0C_FIELD                   _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_HI_DISPLAY0C_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_HI_DISPLAY0C_RANGE                   23:16
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_HI_DISPLAY0C_WOFFSET                 0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_HI_DISPLAY0C_DEFAULT                 _MK_MASK_CONST(0x4e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_HI_DISPLAY0C_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_HI_DISPLAY0C_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0_SCALED_2_ALLOWANCE_HI_DISPLAY0C_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0                        _MK_ADDR_CONST(0x6a4)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SECURE                         0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_WORD_COUNT                     0x1
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_RESET_VAL                      _MK_MASK_CONST(0x4e004e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_RESET_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_READ_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_WRITE_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0CB_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0CB_FIELD                 _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0CB_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0CB_RANGE                 7:0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0CB_WOFFSET                       0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0CB_DEFAULT                       _MK_MASK_CONST(0x4e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0CB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0CB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_LO_DISPLAY0CB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0CB_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0CB_FIELD                 _MK_FIELD_CONST(0xff, MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0CB_SHIFT)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0CB_RANGE                 23:16
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0CB_WOFFSET                       0x0
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0CB_DEFAULT                       _MK_MASK_CONST(0x4e)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0CB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0CB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0_SCALED_2_ALLOWANCE_HI_DISPLAY0CB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 1704 [0x6a8]

// Reserved address 1708 [0x6ac]

// Reserved address 1712 [0x6b0]

// Reserved address 1716 [0x6b4]

// Reserved address 1720 [0x6b8]

// Reserved address 1724 [0x6bc]

// Reserved address 1728 [0x6c0]

// Reserved address 1732 [0x6c4]

// Reserved address 1736 [0x6c8]

// Reserved address 1740 [0x6cc]

// Reserved address 1744 [0x6d0]

// Reserved address 1748 [0x6d4]

// Reserved address 1752 [0x6d8]

// Reserved address 1756 [0x6dc]

// Reserved address 1760 [0x6e0]

// Reserved address 1764 [0x6e4]

// Reserved address 1768 [0x6e8]

// Reserved address 1772 [0x6ec]

// Reserved address 1776 [0x6f0]

// Reserved address 1780 [0x6f4]

// Reserved address 1784 [0x6f8]

// Reserved address 1788 [0x6fc]

// Reserved address 1792 [0x700]

// Reserved address 1796 [0x704]

// Reserved address 1800 [0x708]

// Reserved address 1804 [0x70c]

// Reserved address 1808 [0x710]

// Reserved address 1812 [0x714]

// Reserved address 1816 [0x718]

// Reserved address 1820 [0x71c]

// Reserved address 1824 [0x720]

// Reserved address 1828 [0x724]

// Reserved address 1832 [0x728]

// Reserved address 1836 [0x72c]

// Reserved address 1840 [0x730]

// Reserved address 1844 [0x734]

// Reserved address 1848 [0x738]

// Reserved address 1852 [0x73c]

// Reserved address 1856 [0x740]

// Reserved address 1860 [0x744]

// Reserved address 1864 [0x748]

// Reserved address 1868 [0x74c]

// Reserved address 1872 [0x750]

// Reserved address 1876 [0x754]

// Reserved address 1880 [0x758]

// Reserved address 1884 [0x75c]

// Reserved address 1888 [0x760]

// Reserved address 1892 [0x764]

// Reserved address 1896 [0x768]

// Reserved address 1900 [0x76c]

// Reserved address 1904 [0x770]

// Reserved address 1908 [0x774]

// Reserved address 1912 [0x778]

// Reserved address 1916 [0x77c]

// Reserved address 1920 [0x780]

// Reserved address 1924 [0x784]

// Reserved address 1928 [0x788]

// Reserved address 1932 [0x78c]

// Reserved address 1936 [0x790]

// Reserved address 1940 [0x794]

// Reserved address 1944 [0x798]

// Reserved address 1948 [0x79c]

// Reserved address 1952 [0x7a0]

// Reserved address 1956 [0x7a4]

// Reserved address 1960 [0x7a8]

// Reserved address 1964 [0x7ac]

// Reserved address 1968 [0x7b0]

// Reserved address 1972 [0x7b4]

// Reserved address 1976 [0x7b8]

// Reserved address 1980 [0x7bc]

// Reserved address 1984 [0x7c0]

// Reserved address 1988 [0x7c4]

// Reserved address 1992 [0x7c8]

// Reserved address 1996 [0x7cc]

// Reserved address 2000 [0x7d0]

// Reserved address 2004 [0x7d4]

// Reserved address 2008 [0x7d8]

// Reserved address 2012 [0x7dc]

// Reserved address 2016 [0x7e0]

// Reserved address 2020 [0x7e4]

// Reserved address 2024 [0x7e8]

// Reserved address 2028 [0x7ec]

// Reserved address 2032 [0x7f0]

// Reserved address 2036 [0x7f4]

// Reserved address 2040 [0x7f8]

// Reserved address 2044 [0x7fc]

// Reserved address 2048 [0x800]

// Reserved address 2052 [0x804]

// Reserved address 2056 [0x808]

// Reserved address 2060 [0x80c]

// Reserved address 2064 [0x810]

// Reserved address 2068 [0x814]

// Reserved address 2072 [0x818]

// Reserved address 2076 [0x81c]

// Reserved address 2080 [0x820]

// Reserved address 2084 [0x824]

// Reserved address 2088 [0x828]

// Reserved address 2092 [0x82c]

// Reserved address 2096 [0x830]

// Reserved address 2100 [0x834]

// Reserved address 2104 [0x838]

// Reserved address 2108 [0x83c]

// Reserved address 2112 [0x840]

// Reserved address 2116 [0x844]

// Reserved address 2120 [0x848]

// Reserved address 2124 [0x84c]

// Reserved address 2128 [0x850]

// Reserved address 2132 [0x854]

// Reserved address 2136 [0x858]

// Reserved address 2140 [0x85c]

// Reserved address 2144 [0x860]

// Reserved address 2148 [0x864]

// Reserved address 2152 [0x868]

// Reserved address 2156 [0x86c]

// Reserved address 2160 [0x870]

// Reserved address 2164 [0x874]

// Reserved address 2168 [0x878]

// Reserved address 2172 [0x87c]

// Reserved address 2176 [0x880]

// Reserved address 2180 [0x884]

// Reserved address 2184 [0x888]

// Reserved address 2188 [0x88c]

// Register MC_MIN_LENGTH_AVPC_0_0
#define MC_MIN_LENGTH_AVPC_0_0                  _MK_ADDR_CONST(0x890)
#define MC_MIN_LENGTH_AVPC_0_0_SECURE                   0x0
#define MC_MIN_LENGTH_AVPC_0_0_WORD_COUNT                       0x1
#define MC_MIN_LENGTH_AVPC_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AVPC_0_0_RESET_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_AVPC_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AVPC_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AVPC_0_0_READ_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_AVPC_0_0_WRITE_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_SHIFT)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_RANGE                       1:0
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_WOFFSET                     0x0
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7R_MIN_LENGTH_8                        _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_SHIFT)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_RANGE                       17:16
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_WOFFSET                     0x0
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_AVPC_0_0_MIN_LENGTH_AVPCARM7W_MIN_LENGTH_8                        _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_DC_0_0
#define MC_MIN_LENGTH_DC_0_0                    _MK_ADDR_CONST(0x894)
#define MC_MIN_LENGTH_DC_0_0_SECURE                     0x0
#define MC_MIN_LENGTH_DC_0_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_DC_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_0_0_RESET_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_DC_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_0_0_READ_MASK                  _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_DC_0_0_WRITE_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_SHIFT)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_RANGE                 1:0
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_WOFFSET                       0x0
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0A_MIN_LENGTH_8                  _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_SHIFT)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_RANGE                 17:16
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_WOFFSET                       0x0
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_DC_0_0_MIN_LENGTH_DISPLAY0B_MIN_LENGTH_8                  _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_DC_1_0
#define MC_MIN_LENGTH_DC_1_0                    _MK_ADDR_CONST(0x898)
#define MC_MIN_LENGTH_DC_1_0_SECURE                     0x0
#define MC_MIN_LENGTH_DC_1_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_DC_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_1_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_1_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_1_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_SHIFT)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_RANGE                 1:0
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_WOFFSET                       0x0
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_DC_1_0_MIN_LENGTH_DISPLAY0C_MIN_LENGTH_8                  _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_DC_2_0
#define MC_MIN_LENGTH_DC_2_0                    _MK_ADDR_CONST(0x89c)
#define MC_MIN_LENGTH_DC_2_0_SECURE                     0x0
#define MC_MIN_LENGTH_DC_2_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_DC_2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_2_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_2_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_2_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_SHIFT)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_RANGE                 1:0
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_WOFFSET                       0x0
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_DC_2_0_MIN_LENGTH_DISPLAYHC_MIN_LENGTH_8                  _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_DCB_0_0
#define MC_MIN_LENGTH_DCB_0_0                   _MK_ADDR_CONST(0x8a0)
#define MC_MIN_LENGTH_DCB_0_0_SECURE                    0x0
#define MC_MIN_LENGTH_DCB_0_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_DCB_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_0_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_DCB_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_0_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_DCB_0_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_SHIFT)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_RANGE                       1:0
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_WOFFSET                     0x0
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0AB_MIN_LENGTH_8                        _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_SHIFT)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_RANGE                       17:16
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_WOFFSET                     0x0
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_DCB_0_0_MIN_LENGTH_DISPLAY0BB_MIN_LENGTH_8                        _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_DCB_1_0
#define MC_MIN_LENGTH_DCB_1_0                   _MK_ADDR_CONST(0x8a4)
#define MC_MIN_LENGTH_DCB_1_0_SECURE                    0x0
#define MC_MIN_LENGTH_DCB_1_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_DCB_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_1_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_1_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_1_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_SHIFT)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_RANGE                       1:0
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_WOFFSET                     0x0
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_DCB_1_0_MIN_LENGTH_DISPLAY0CB_MIN_LENGTH_8                        _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_DCB_2_0
#define MC_MIN_LENGTH_DCB_2_0                   _MK_ADDR_CONST(0x8a8)
#define MC_MIN_LENGTH_DCB_2_0_SECURE                    0x0
#define MC_MIN_LENGTH_DCB_2_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_DCB_2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_2_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_2_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_2_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_SHIFT)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_RANGE                       1:0
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_WOFFSET                     0x0
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_DCB_2_0_MIN_LENGTH_DISPLAYHCB_MIN_LENGTH_8                        _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_EPP_0_0
#define MC_MIN_LENGTH_EPP_0_0                   _MK_ADDR_CONST(0x8ac)
#define MC_MIN_LENGTH_EPP_0_0_SECURE                    0x0
#define MC_MIN_LENGTH_EPP_0_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_EPP_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EPP_0_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_EPP_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EPP_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EPP_0_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_EPP_0_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPUP_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPUP_FIELD                    _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPUP_SHIFT)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPUP_RANGE                    1:0
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPUP_WOFFSET                  0x0
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPUP_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPUP_INIT_ENUM                        MIN_LENGTH_0
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPUP_MIN_LENGTH_0                     _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPUP_MIN_LENGTH_2                     _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPUP_MIN_LENGTH_4                     _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPUP_MIN_LENGTH_8                     _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPU_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPU_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPU_SHIFT)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPU_RANGE                     17:16
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPU_WOFFSET                   0x0
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPU_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPU_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPU_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPU_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPU_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPU_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPU_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPU_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_EPP_0_0_MIN_LENGTH_EPPU_MIN_LENGTH_8                      _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_EPP_1_0
#define MC_MIN_LENGTH_EPP_1_0                   _MK_ADDR_CONST(0x8b0)
#define MC_MIN_LENGTH_EPP_1_0_SECURE                    0x0
#define MC_MIN_LENGTH_EPP_1_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_EPP_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EPP_1_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_EPP_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EPP_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EPP_1_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_EPP_1_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPV_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPV_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPV_SHIFT)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPV_RANGE                     1:0
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPV_WOFFSET                   0x0
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPV_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPV_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPV_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPV_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPV_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPV_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPV_MIN_LENGTH_8                      _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPY_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPY_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPY_SHIFT)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPY_RANGE                     17:16
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPY_WOFFSET                   0x0
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPY_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPY_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPY_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPY_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPY_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPY_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_EPP_1_0_MIN_LENGTH_EPPY_MIN_LENGTH_8                      _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_G2_0_0
#define MC_MIN_LENGTH_G2_0_0                    _MK_ADDR_CONST(0x8b4)
#define MC_MIN_LENGTH_G2_0_0_SECURE                     0x0
#define MC_MIN_LENGTH_G2_0_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_G2_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_G2_0_0_RESET_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_G2_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_G2_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_G2_0_0_READ_MASK                  _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_G2_0_0_WRITE_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2PR_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2PR_FIELD                      _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2PR_SHIFT)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2PR_RANGE                      1:0
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2PR_WOFFSET                    0x0
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2PR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2PR_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2PR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2PR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2PR_INIT_ENUM                  MIN_LENGTH_0
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2PR_MIN_LENGTH_0                       _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2PR_MIN_LENGTH_2                       _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2PR_MIN_LENGTH_4                       _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2PR_MIN_LENGTH_8                       _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2SR_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2SR_FIELD                      _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2SR_SHIFT)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2SR_RANGE                      17:16
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2SR_WOFFSET                    0x0
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2SR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2SR_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2SR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2SR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2SR_INIT_ENUM                  MIN_LENGTH_0
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2SR_MIN_LENGTH_0                       _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2SR_MIN_LENGTH_2                       _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2SR_MIN_LENGTH_4                       _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_G2_0_0_MIN_LENGTH_G2SR_MIN_LENGTH_8                       _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_G2_1_0
#define MC_MIN_LENGTH_G2_1_0                    _MK_ADDR_CONST(0x8b8)
#define MC_MIN_LENGTH_G2_1_0_SECURE                     0x0
#define MC_MIN_LENGTH_G2_1_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_G2_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_G2_1_0_RESET_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_G2_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_G2_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_G2_1_0_READ_MASK                  _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_G2_1_0_WRITE_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DR_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DR_FIELD                      _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DR_SHIFT)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DR_RANGE                      1:0
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DR_WOFFSET                    0x0
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DR_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DR_INIT_ENUM                  MIN_LENGTH_0
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DR_MIN_LENGTH_0                       _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DR_MIN_LENGTH_2                       _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DR_MIN_LENGTH_4                       _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DR_MIN_LENGTH_8                       _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DW_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DW_FIELD                      _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DW_SHIFT)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DW_RANGE                      17:16
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DW_WOFFSET                    0x0
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DW_INIT_ENUM                  MIN_LENGTH_0
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DW_MIN_LENGTH_0                       _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DW_MIN_LENGTH_2                       _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DW_MIN_LENGTH_4                       _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_G2_1_0_MIN_LENGTH_G2DW_MIN_LENGTH_8                       _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_HC_0_0
#define MC_MIN_LENGTH_HC_0_0                    _MK_ADDR_CONST(0x8bc)
#define MC_MIN_LENGTH_HC_0_0_SECURE                     0x0
#define MC_MIN_LENGTH_HC_0_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_HC_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_0_0_RESET_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_HC_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_0_0_READ_MASK                  _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_HC_0_0_WRITE_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_FIELD                        _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_SHIFT)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_RANGE                        1:0
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_WOFFSET                      0x0
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_INIT_ENUM                    MIN_LENGTH_0
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_MIN_LENGTH_0                 _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_MIN_LENGTH_2                 _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_MIN_LENGTH_4                 _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XDMAR_MIN_LENGTH_8                 _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_SHIFT)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_RANGE                   17:16
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_WOFFSET                 0x0
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_HC_0_0_MIN_LENGTH_HOST1XR_MIN_LENGTH_8                    _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_HC_1_0
#define MC_MIN_LENGTH_HC_1_0                    _MK_ADDR_CONST(0x8c0)
#define MC_MIN_LENGTH_HC_1_0_SECURE                     0x0
#define MC_MIN_LENGTH_HC_1_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_HC_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_1_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_HC_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_1_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_HC_1_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_SHIFT)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_RANGE                   1:0
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_WOFFSET                 0x0
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_HC_1_0_MIN_LENGTH_HOST1XW_MIN_LENGTH_8                    _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_HDA_0_0
#define MC_MIN_LENGTH_HDA_0_0                   _MK_ADDR_CONST(0x8c4)
#define MC_MIN_LENGTH_HDA_0_0_SECURE                    0x0
#define MC_MIN_LENGTH_HDA_0_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_HDA_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HDA_0_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_HDA_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HDA_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HDA_0_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_HDA_0_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_SHIFT)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_RANGE                     1:0
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_WOFFSET                   0x0
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAR_MIN_LENGTH_8                      _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_SHIFT)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_RANGE                     17:16
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_WOFFSET                   0x0
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_HDA_0_0_MIN_LENGTH_HDAW_MIN_LENGTH_8                      _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_ISP_0_0
#define MC_MIN_LENGTH_ISP_0_0                   _MK_ADDR_CONST(0x8c8)
#define MC_MIN_LENGTH_ISP_0_0_SECURE                    0x0
#define MC_MIN_LENGTH_ISP_0_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_ISP_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP_0_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_ISP_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP_0_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_ISP_0_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_ISP_0_0_MIN_LENGTH_ISPW_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_ISP_0_0_MIN_LENGTH_ISPW_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_ISP_0_0_MIN_LENGTH_ISPW_SHIFT)
#define MC_MIN_LENGTH_ISP_0_0_MIN_LENGTH_ISPW_RANGE                     1:0
#define MC_MIN_LENGTH_ISP_0_0_MIN_LENGTH_ISPW_WOFFSET                   0x0
#define MC_MIN_LENGTH_ISP_0_0_MIN_LENGTH_ISPW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP_0_0_MIN_LENGTH_ISPW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_ISP_0_0_MIN_LENGTH_ISPW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP_0_0_MIN_LENGTH_ISPW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_ISP_0_0_MIN_LENGTH_ISPW_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_ISP_0_0_MIN_LENGTH_ISPW_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_ISP_0_0_MIN_LENGTH_ISPW_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_ISP_0_0_MIN_LENGTH_ISPW_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_ISP_0_0_MIN_LENGTH_ISPW_MIN_LENGTH_8                      _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_MPCORE_0_0
#define MC_MIN_LENGTH_MPCORE_0_0                        _MK_ADDR_CONST(0x8cc)
#define MC_MIN_LENGTH_MPCORE_0_0_SECURE                         0x0
#define MC_MIN_LENGTH_MPCORE_0_0_WORD_COUNT                     0x1
#define MC_MIN_LENGTH_MPCORE_0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORE_0_0_RESET_MASK                     _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_MPCORE_0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORE_0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORE_0_0_READ_MASK                      _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_MPCORE_0_0_WRITE_MASK                     _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_SHIFT)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_RANGE                       1:0
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_WOFFSET                     0x0
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCORER_MIN_LENGTH_8                        _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_SHIFT)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_RANGE                       17:16
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_WOFFSET                     0x0
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_MPCORE_0_0_MIN_LENGTH_MPCOREW_MIN_LENGTH_8                        _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_MPCORELP_0_0
#define MC_MIN_LENGTH_MPCORELP_0_0                      _MK_ADDR_CONST(0x8d0)
#define MC_MIN_LENGTH_MPCORELP_0_0_SECURE                       0x0
#define MC_MIN_LENGTH_MPCORELP_0_0_WORD_COUNT                   0x1
#define MC_MIN_LENGTH_MPCORELP_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORELP_0_0_RESET_MASK                   _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_MPCORELP_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORELP_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORELP_0_0_READ_MASK                    _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_MPCORELP_0_0_WRITE_MASK                   _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_SHIFT)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_RANGE                   1:0
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_WOFFSET                 0x0
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPR_MIN_LENGTH_8                    _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_SHIFT)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_RANGE                   17:16
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_WOFFSET                 0x0
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_MPCORELP_0_0_MIN_LENGTH_MPCORELPW_MIN_LENGTH_8                    _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_MSENC_0_0
#define MC_MIN_LENGTH_MSENC_0_0                 _MK_ADDR_CONST(0x8d4)
#define MC_MIN_LENGTH_MSENC_0_0_SECURE                  0x0
#define MC_MIN_LENGTH_MSENC_0_0_WORD_COUNT                      0x1
#define MC_MIN_LENGTH_MSENC_0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MSENC_0_0_RESET_MASK                      _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_MSENC_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MSENC_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MSENC_0_0_READ_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_MSENC_0_0_WRITE_MASK                      _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_SHIFT)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_RANGE                       1:0
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_WOFFSET                     0x0
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSRD_MIN_LENGTH_8                        _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_SHIFT)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_RANGE                       17:16
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_WOFFSET                     0x0
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_MSENC_0_0_MIN_LENGTH_MSENCSWR_MIN_LENGTH_8                        _MK_ENUM_CONST(3)


// Reserved address 2264 [0x8d8]

// Reserved address 2268 [0x8dc]

// Register MC_MIN_LENGTH_NV_0_0
#define MC_MIN_LENGTH_NV_0_0                    _MK_ADDR_CONST(0x8e0)
#define MC_MIN_LENGTH_NV_0_0_SECURE                     0x0
#define MC_MIN_LENGTH_NV_0_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_NV_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_0_0_RESET_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_NV_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_0_0_READ_MASK                  _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_NV_0_0_WRITE_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_FDCDRD_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_FDCDRD_FIELD                    _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_FDCDRD_SHIFT)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_FDCDRD_RANGE                    1:0
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_FDCDRD_WOFFSET                  0x0
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_FDCDRD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_FDCDRD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_FDCDRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_FDCDRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_FDCDRD_INIT_ENUM                        MIN_LENGTH_0
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_FDCDRD_MIN_LENGTH_0                     _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_FDCDRD_MIN_LENGTH_2                     _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_FDCDRD_MIN_LENGTH_4                     _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_FDCDRD_MIN_LENGTH_8                     _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_IDXSRD_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_IDXSRD_FIELD                    _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_IDXSRD_SHIFT)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_IDXSRD_RANGE                    17:16
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_IDXSRD_WOFFSET                  0x0
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_IDXSRD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_IDXSRD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_IDXSRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_IDXSRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_IDXSRD_INIT_ENUM                        MIN_LENGTH_0
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_IDXSRD_MIN_LENGTH_0                     _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_IDXSRD_MIN_LENGTH_2                     _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_IDXSRD_MIN_LENGTH_4                     _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_NV_0_0_MIN_LENGTH_IDXSRD_MIN_LENGTH_8                     _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_NV_1_0
#define MC_MIN_LENGTH_NV_1_0                    _MK_ADDR_CONST(0x8e4)
#define MC_MIN_LENGTH_NV_1_0_SECURE                     0x0
#define MC_MIN_LENGTH_NV_1_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_NV_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_1_0_RESET_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_NV_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_1_0_READ_MASK                  _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_NV_1_0_WRITE_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_TEXL2SRD_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_TEXL2SRD_FIELD                  _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_TEXL2SRD_SHIFT)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_TEXL2SRD_RANGE                  1:0
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_TEXL2SRD_WOFFSET                        0x0
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_TEXL2SRD_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_TEXL2SRD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_TEXL2SRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_TEXL2SRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_TEXL2SRD_INIT_ENUM                      MIN_LENGTH_0
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_TEXL2SRD_MIN_LENGTH_0                   _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_TEXL2SRD_MIN_LENGTH_2                   _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_TEXL2SRD_MIN_LENGTH_4                   _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_TEXL2SRD_MIN_LENGTH_8                   _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_FDCDWR_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_FDCDWR_FIELD                    _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_FDCDWR_SHIFT)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_FDCDWR_RANGE                    17:16
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_FDCDWR_WOFFSET                  0x0
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_FDCDWR_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_FDCDWR_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_FDCDWR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_FDCDWR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_FDCDWR_INIT_ENUM                        MIN_LENGTH_0
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_FDCDWR_MIN_LENGTH_0                     _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_FDCDWR_MIN_LENGTH_2                     _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_FDCDWR_MIN_LENGTH_4                     _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_NV_1_0_MIN_LENGTH_FDCDWR_MIN_LENGTH_8                     _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_NV2_0_0
#define MC_MIN_LENGTH_NV2_0_0                   _MK_ADDR_CONST(0x8e8)
#define MC_MIN_LENGTH_NV2_0_0_SECURE                    0x0
#define MC_MIN_LENGTH_NV2_0_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_NV2_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV2_0_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_NV2_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV2_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV2_0_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_NV2_0_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_NV2_0_0_MIN_LENGTH_FDCDRD2_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_NV2_0_0_MIN_LENGTH_FDCDRD2_FIELD                  _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_NV2_0_0_MIN_LENGTH_FDCDRD2_SHIFT)
#define MC_MIN_LENGTH_NV2_0_0_MIN_LENGTH_FDCDRD2_RANGE                  1:0
#define MC_MIN_LENGTH_NV2_0_0_MIN_LENGTH_FDCDRD2_WOFFSET                        0x0
#define MC_MIN_LENGTH_NV2_0_0_MIN_LENGTH_FDCDRD2_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV2_0_0_MIN_LENGTH_FDCDRD2_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_NV2_0_0_MIN_LENGTH_FDCDRD2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV2_0_0_MIN_LENGTH_FDCDRD2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV2_0_0_MIN_LENGTH_FDCDRD2_INIT_ENUM                      MIN_LENGTH_0
#define MC_MIN_LENGTH_NV2_0_0_MIN_LENGTH_FDCDRD2_MIN_LENGTH_0                   _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_NV2_0_0_MIN_LENGTH_FDCDRD2_MIN_LENGTH_2                   _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_NV2_0_0_MIN_LENGTH_FDCDRD2_MIN_LENGTH_4                   _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_NV2_0_0_MIN_LENGTH_FDCDRD2_MIN_LENGTH_8                   _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_NV2_1_0
#define MC_MIN_LENGTH_NV2_1_0                   _MK_ADDR_CONST(0x8ec)
#define MC_MIN_LENGTH_NV2_1_0_SECURE                    0x0
#define MC_MIN_LENGTH_NV2_1_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_NV2_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV2_1_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_NV2_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV2_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV2_1_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_NV2_1_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_NV2_1_0_MIN_LENGTH_FDCDWR2_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_NV2_1_0_MIN_LENGTH_FDCDWR2_FIELD                  _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_NV2_1_0_MIN_LENGTH_FDCDWR2_SHIFT)
#define MC_MIN_LENGTH_NV2_1_0_MIN_LENGTH_FDCDWR2_RANGE                  1:0
#define MC_MIN_LENGTH_NV2_1_0_MIN_LENGTH_FDCDWR2_WOFFSET                        0x0
#define MC_MIN_LENGTH_NV2_1_0_MIN_LENGTH_FDCDWR2_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV2_1_0_MIN_LENGTH_FDCDWR2_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_NV2_1_0_MIN_LENGTH_FDCDWR2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV2_1_0_MIN_LENGTH_FDCDWR2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV2_1_0_MIN_LENGTH_FDCDWR2_INIT_ENUM                      MIN_LENGTH_0
#define MC_MIN_LENGTH_NV2_1_0_MIN_LENGTH_FDCDWR2_MIN_LENGTH_0                   _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_NV2_1_0_MIN_LENGTH_FDCDWR2_MIN_LENGTH_2                   _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_NV2_1_0_MIN_LENGTH_FDCDWR2_MIN_LENGTH_4                   _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_NV2_1_0_MIN_LENGTH_FDCDWR2_MIN_LENGTH_8                   _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_PPCS_0_0
#define MC_MIN_LENGTH_PPCS_0_0                  _MK_ADDR_CONST(0x8f0)
#define MC_MIN_LENGTH_PPCS_0_0_SECURE                   0x0
#define MC_MIN_LENGTH_PPCS_0_0_WORD_COUNT                       0x1
#define MC_MIN_LENGTH_PPCS_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_0_0_RESET_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_PPCS_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_0_0_READ_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_PPCS_0_0_WRITE_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_SHIFT)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_RANGE                     1:0
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_WOFFSET                   0x0
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBDMAR_MIN_LENGTH_8                      _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_SHIFT)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_RANGE                     17:16
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_WOFFSET                   0x0
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_PPCS_0_0_MIN_LENGTH_PPCSAHBSLVR_MIN_LENGTH_8                      _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_PPCS_1_0
#define MC_MIN_LENGTH_PPCS_1_0                  _MK_ADDR_CONST(0x8f4)
#define MC_MIN_LENGTH_PPCS_1_0_SECURE                   0x0
#define MC_MIN_LENGTH_PPCS_1_0_WORD_COUNT                       0x1
#define MC_MIN_LENGTH_PPCS_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_1_0_RESET_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_PPCS_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_1_0_READ_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_PPCS_1_0_WRITE_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_SHIFT)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_RANGE                     1:0
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_WOFFSET                   0x0
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBDMAW_MIN_LENGTH_8                      _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_SHIFT)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_RANGE                     17:16
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_WOFFSET                   0x0
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_PPCS_1_0_MIN_LENGTH_PPCSAHBSLVW_MIN_LENGTH_8                      _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_PTC_0_0
#define MC_MIN_LENGTH_PTC_0_0                   _MK_ADDR_CONST(0x8f8)
#define MC_MIN_LENGTH_PTC_0_0_SECURE                    0x0
#define MC_MIN_LENGTH_PTC_0_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_PTC_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PTC_0_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_PTC_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PTC_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PTC_0_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_PTC_0_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_SHIFT)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_RANGE                     1:0
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_WOFFSET                   0x0
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_PTC_0_0_MIN_LENGTH_PTCR_MIN_LENGTH_8                      _MK_ENUM_CONST(3)


// Reserved address 2300 [0x8fc]

// Register MC_MIN_LENGTH_VDE_0_0
#define MC_MIN_LENGTH_VDE_0_0                   _MK_ADDR_CONST(0x900)
#define MC_MIN_LENGTH_VDE_0_0_SECURE                    0x0
#define MC_MIN_LENGTH_VDE_0_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_VDE_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_0_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_0_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_0_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_SHIFT)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_RANGE                 1:0
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_WOFFSET                       0x0
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEBSEVR_MIN_LENGTH_8                  _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_FIELD                  _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_SHIFT)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_RANGE                  17:16
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_WOFFSET                        0x0
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_INIT_ENUM                      MIN_LENGTH_0
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_MIN_LENGTH_0                   _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_MIN_LENGTH_2                   _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_MIN_LENGTH_4                   _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VDE_0_0_MIN_LENGTH_VDEMBER_MIN_LENGTH_8                   _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_VDE_1_0
#define MC_MIN_LENGTH_VDE_1_0                   _MK_ADDR_CONST(0x904)
#define MC_MIN_LENGTH_VDE_1_0_SECURE                    0x0
#define MC_MIN_LENGTH_VDE_1_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_VDE_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_1_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_1_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_1_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_FIELD                  _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_SHIFT)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_RANGE                  1:0
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_WOFFSET                        0x0
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_INIT_ENUM                      MIN_LENGTH_0
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_MIN_LENGTH_0                   _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_MIN_LENGTH_2                   _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_MIN_LENGTH_4                   _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDEMCER_MIN_LENGTH_8                   _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_FIELD                  _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_SHIFT)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_RANGE                  17:16
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_WOFFSET                        0x0
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_INIT_ENUM                      MIN_LENGTH_0
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_MIN_LENGTH_0                   _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_MIN_LENGTH_2                   _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_MIN_LENGTH_4                   _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VDE_1_0_MIN_LENGTH_VDETPER_MIN_LENGTH_8                   _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_VDE_2_0
#define MC_MIN_LENGTH_VDE_2_0                   _MK_ADDR_CONST(0x908)
#define MC_MIN_LENGTH_VDE_2_0_SECURE                    0x0
#define MC_MIN_LENGTH_VDE_2_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_VDE_2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_2_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_2_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_2_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_SHIFT)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_RANGE                 1:0
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_WOFFSET                       0x0
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEBSEVW_MIN_LENGTH_8                  _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_FIELD                  _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_SHIFT)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_RANGE                  17:16
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_WOFFSET                        0x0
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_INIT_ENUM                      MIN_LENGTH_0
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_MIN_LENGTH_0                   _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_MIN_LENGTH_2                   _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_MIN_LENGTH_4                   _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VDE_2_0_MIN_LENGTH_VDEDBGW_MIN_LENGTH_8                   _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_VDE_3_0
#define MC_MIN_LENGTH_VDE_3_0                   _MK_ADDR_CONST(0x90c)
#define MC_MIN_LENGTH_VDE_3_0_SECURE                    0x0
#define MC_MIN_LENGTH_VDE_3_0_WORD_COUNT                        0x1
#define MC_MIN_LENGTH_VDE_3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_3_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_3_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_3_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_FIELD                  _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_SHIFT)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_RANGE                  1:0
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_WOFFSET                        0x0
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_INIT_ENUM                      MIN_LENGTH_0
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_MIN_LENGTH_0                   _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_MIN_LENGTH_2                   _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_MIN_LENGTH_4                   _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDEMBEW_MIN_LENGTH_8                   _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_FIELD                  _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_SHIFT)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_RANGE                  17:16
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_WOFFSET                        0x0
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_INIT_ENUM                      MIN_LENGTH_0
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_MIN_LENGTH_0                   _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_MIN_LENGTH_2                   _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_MIN_LENGTH_4                   _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VDE_3_0_MIN_LENGTH_VDETPMW_MIN_LENGTH_8                   _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_VI_0_0
#define MC_MIN_LENGTH_VI_0_0                    _MK_ADDR_CONST(0x910)
#define MC_MIN_LENGTH_VI_0_0_SECURE                     0x0
#define MC_MIN_LENGTH_VI_0_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_VI_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_0_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VI_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_0_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VI_0_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VI_0_0_MIN_LENGTH_VIWSB_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_VI_0_0_MIN_LENGTH_VIWSB_FIELD                     _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VI_0_0_MIN_LENGTH_VIWSB_SHIFT)
#define MC_MIN_LENGTH_VI_0_0_MIN_LENGTH_VIWSB_RANGE                     1:0
#define MC_MIN_LENGTH_VI_0_0_MIN_LENGTH_VIWSB_WOFFSET                   0x0
#define MC_MIN_LENGTH_VI_0_0_MIN_LENGTH_VIWSB_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_0_0_MIN_LENGTH_VIWSB_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VI_0_0_MIN_LENGTH_VIWSB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_0_0_MIN_LENGTH_VIWSB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_0_0_MIN_LENGTH_VIWSB_INIT_ENUM                 MIN_LENGTH_0
#define MC_MIN_LENGTH_VI_0_0_MIN_LENGTH_VIWSB_MIN_LENGTH_0                      _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VI_0_0_MIN_LENGTH_VIWSB_MIN_LENGTH_2                      _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VI_0_0_MIN_LENGTH_VIWSB_MIN_LENGTH_4                      _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VI_0_0_MIN_LENGTH_VIWSB_MIN_LENGTH_8                      _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_VI_1_0
#define MC_MIN_LENGTH_VI_1_0                    _MK_ADDR_CONST(0x914)
#define MC_MIN_LENGTH_VI_1_0_SECURE                     0x0
#define MC_MIN_LENGTH_VI_1_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_VI_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_1_0_RESET_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VI_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_1_0_READ_MASK                  _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VI_1_0_WRITE_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWU_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWU_FIELD                      _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWU_SHIFT)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWU_RANGE                      1:0
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWU_WOFFSET                    0x0
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWU_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWU_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWU_INIT_ENUM                  MIN_LENGTH_0
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWU_MIN_LENGTH_0                       _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWU_MIN_LENGTH_2                       _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWU_MIN_LENGTH_4                       _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWU_MIN_LENGTH_8                       _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWV_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWV_FIELD                      _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWV_SHIFT)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWV_RANGE                      17:16
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWV_WOFFSET                    0x0
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWV_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWV_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWV_INIT_ENUM                  MIN_LENGTH_0
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWV_MIN_LENGTH_0                       _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWV_MIN_LENGTH_2                       _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWV_MIN_LENGTH_4                       _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VI_1_0_MIN_LENGTH_VIWV_MIN_LENGTH_8                       _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_VI_2_0
#define MC_MIN_LENGTH_VI_2_0                    _MK_ADDR_CONST(0x918)
#define MC_MIN_LENGTH_VI_2_0_SECURE                     0x0
#define MC_MIN_LENGTH_VI_2_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_VI_2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_2_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VI_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_2_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VI_2_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VI_2_0_MIN_LENGTH_VIWY_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_VI_2_0_MIN_LENGTH_VIWY_FIELD                      _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_VI_2_0_MIN_LENGTH_VIWY_SHIFT)
#define MC_MIN_LENGTH_VI_2_0_MIN_LENGTH_VIWY_RANGE                      1:0
#define MC_MIN_LENGTH_VI_2_0_MIN_LENGTH_VIWY_WOFFSET                    0x0
#define MC_MIN_LENGTH_VI_2_0_MIN_LENGTH_VIWY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_2_0_MIN_LENGTH_VIWY_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_VI_2_0_MIN_LENGTH_VIWY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_2_0_MIN_LENGTH_VIWY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_VI_2_0_MIN_LENGTH_VIWY_INIT_ENUM                  MIN_LENGTH_0
#define MC_MIN_LENGTH_VI_2_0_MIN_LENGTH_VIWY_MIN_LENGTH_0                       _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_VI_2_0_MIN_LENGTH_VIWY_MIN_LENGTH_2                       _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_VI_2_0_MIN_LENGTH_VIWY_MIN_LENGTH_4                       _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_VI_2_0_MIN_LENGTH_VIWY_MIN_LENGTH_8                       _MK_ENUM_CONST(3)


// Reserved address 2332 [0x91c]

// Reserved address 2336 [0x920]

// Reserved address 2340 [0x924]

// Register MC_MIN_LENGTH_XUSB_0_0
#define MC_MIN_LENGTH_XUSB_0_0                  _MK_ADDR_CONST(0x928)
#define MC_MIN_LENGTH_XUSB_0_0_SECURE                   0x0
#define MC_MIN_LENGTH_XUSB_0_0_WORD_COUNT                       0x1
#define MC_MIN_LENGTH_XUSB_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_0_0_RESET_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_XUSB_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_0_0_READ_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_XUSB_0_0_WRITE_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_FIELD                      _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_SHIFT)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_RANGE                      1:0
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_WOFFSET                    0x0
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_INIT_ENUM                  MIN_LENGTH_0
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_MIN_LENGTH_0                       _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_MIN_LENGTH_2                       _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_MIN_LENGTH_4                       _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTR_MIN_LENGTH_8                       _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_FIELD                      _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_SHIFT)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_RANGE                      17:16
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_WOFFSET                    0x0
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_INIT_ENUM                  MIN_LENGTH_0
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_MIN_LENGTH_0                       _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_MIN_LENGTH_2                       _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_MIN_LENGTH_4                       _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_XUSB_0_0_MIN_LENGTH_XUSB_HOSTW_MIN_LENGTH_8                       _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_XUSB_1_0
#define MC_MIN_LENGTH_XUSB_1_0                  _MK_ADDR_CONST(0x92c)
#define MC_MIN_LENGTH_XUSB_1_0_SECURE                   0x0
#define MC_MIN_LENGTH_XUSB_1_0_WORD_COUNT                       0x1
#define MC_MIN_LENGTH_XUSB_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_1_0_RESET_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_XUSB_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_1_0_READ_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_XUSB_1_0_WRITE_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_SHIFT)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_RANGE                       1:0
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_WOFFSET                     0x0
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVR_MIN_LENGTH_8                        _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_SHIFT)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_RANGE                       17:16
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_WOFFSET                     0x0
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_XUSB_1_0_MIN_LENGTH_XUSB_DEVW_MIN_LENGTH_8                        _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_NV_2_0
#define MC_MIN_LENGTH_NV_2_0                    _MK_ADDR_CONST(0x930)
#define MC_MIN_LENGTH_NV_2_0_SECURE                     0x0
#define MC_MIN_LENGTH_NV_2_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_NV_2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_2_0_RESET_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_NV_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_2_0_READ_MASK                  _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_NV_2_0_WRITE_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD3_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD3_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD3_SHIFT)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD3_RANGE                   1:0
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD3_WOFFSET                 0x0
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD3_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD3_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD3_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD3_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD3_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD3_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD3_MIN_LENGTH_8                    _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD4_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD4_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD4_SHIFT)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD4_RANGE                   17:16
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD4_WOFFSET                 0x0
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD4_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD4_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD4_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD4_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD4_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD4_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_NV_2_0_MIN_LENGTH_FDCDRD4_MIN_LENGTH_8                    _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_NV_3_0
#define MC_MIN_LENGTH_NV_3_0                    _MK_ADDR_CONST(0x934)
#define MC_MIN_LENGTH_NV_3_0_SECURE                     0x0
#define MC_MIN_LENGTH_NV_3_0_WORD_COUNT                         0x1
#define MC_MIN_LENGTH_NV_3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_3_0_RESET_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_NV_3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_3_0_READ_MASK                  _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_NV_3_0_WRITE_MASK                         _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR3_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR3_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR3_SHIFT)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR3_RANGE                   1:0
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR3_WOFFSET                 0x0
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR3_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR3_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR3_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR3_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR3_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR3_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR3_MIN_LENGTH_8                    _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR4_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR4_FIELD                   _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR4_SHIFT)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR4_RANGE                   17:16
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR4_WOFFSET                 0x0
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR4_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR4_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR4_INIT_ENUM                       MIN_LENGTH_0
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR4_MIN_LENGTH_0                    _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR4_MIN_LENGTH_2                    _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR4_MIN_LENGTH_4                    _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_NV_3_0_MIN_LENGTH_FDCDWR4_MIN_LENGTH_8                    _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_EMUCIF_0_0
#define MC_MIN_LENGTH_EMUCIF_0_0                        _MK_ADDR_CONST(0x938)
#define MC_MIN_LENGTH_EMUCIF_0_0_SECURE                         0x0
#define MC_MIN_LENGTH_EMUCIF_0_0_WORD_COUNT                     0x1
#define MC_MIN_LENGTH_EMUCIF_0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EMUCIF_0_0_RESET_MASK                     _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_EMUCIF_0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EMUCIF_0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EMUCIF_0_0_READ_MASK                      _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_EMUCIF_0_0_WRITE_MASK                     _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFR_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFR_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFR_SHIFT)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFR_RANGE                       1:0
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFR_WOFFSET                     0x0
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFR_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFR_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFR_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFR_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFR_MIN_LENGTH_8                        _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFW_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFW_FIELD                       _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFW_SHIFT)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFW_RANGE                       17:16
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFW_WOFFSET                     0x0
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFW_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFW_INIT_ENUM                   MIN_LENGTH_0
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFW_MIN_LENGTH_0                        _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFW_MIN_LENGTH_2                        _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFW_MIN_LENGTH_4                        _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_EMUCIF_0_0_MIN_LENGTH_EMUCIFW_MIN_LENGTH_8                        _MK_ENUM_CONST(3)


// Register MC_MIN_LENGTH_TSEC_0_0
#define MC_MIN_LENGTH_TSEC_0_0                  _MK_ADDR_CONST(0x93c)
#define MC_MIN_LENGTH_TSEC_0_0_SECURE                   0x0
#define MC_MIN_LENGTH_TSEC_0_0_WORD_COUNT                       0x1
#define MC_MIN_LENGTH_TSEC_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_TSEC_0_0_RESET_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_TSEC_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_TSEC_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_TSEC_0_0_READ_MASK                        _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_TSEC_0_0_WRITE_MASK                       _MK_MASK_CONST(0x30003)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_SHIFT)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_RANGE                 1:0
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_WOFFSET                       0x0
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSRD_MIN_LENGTH_8                  _MK_ENUM_CONST(3)

#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_FIELD                 _MK_FIELD_CONST(0x3, MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_SHIFT)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_RANGE                 17:16
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_WOFFSET                       0x0
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_INIT_ENUM                     MIN_LENGTH_0
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_MIN_LENGTH_0                  _MK_ENUM_CONST(0)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_MIN_LENGTH_2                  _MK_ENUM_CONST(1)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_MIN_LENGTH_4                  _MK_ENUM_CONST(2)
#define MC_MIN_LENGTH_TSEC_0_0_MIN_LENGTH_TSECSWR_MIN_LENGTH_8                  _MK_ENUM_CONST(3)


// Reserved address 2368 [0x940]

// Reserved address 2372 [0x944]

// Reserved address 2376 [0x948]

// Reserved address 2380 [0x94c]

// Reserved address 2384 [0x950]

// Register MC_PC_IDLE_CLOCK_GATE_0
#define MC_PC_IDLE_CLOCK_GATE_0                 _MK_ADDR_CONST(0x954)
#define MC_PC_IDLE_CLOCK_GATE_0_SECURE                  0x0
#define MC_PC_IDLE_CLOCK_GATE_0_WORD_COUNT                      0x1
#define MC_PC_IDLE_CLOCK_GATE_0_RESET_VAL                       _MK_MASK_CONST(0x3fd47e)
#define MC_PC_IDLE_CLOCK_GATE_0_RESET_MASK                      _MK_MASK_CONST(0x3fd57e)
#define MC_PC_IDLE_CLOCK_GATE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_READ_MASK                       _MK_MASK_CONST(0x3fd57e)
#define MC_PC_IDLE_CLOCK_GATE_0_WRITE_MASK                      _MK_MASK_CONST(0x3fd57e)
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(1)
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_RANGE                        1:1
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_AHB_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_RANGE                        2:2
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_APB_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(3)
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_RANGE                        3:3
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_AVP_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(4)
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_RANGE                        4:4
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_DIS_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_HEG_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(5)
#define MC_PC_IDLE_CLOCK_GATE_0_HEG_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_HEG_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_HEG_IDLE_CLOCK_GATE_ENABLE_RANGE                        5:5
#define MC_PC_IDLE_CLOCK_GATE_0_HEG_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_HEG_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_HEG_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_HEG_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_HEG_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_HEG_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_HEG_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_HEG_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_ME_IDLE_CLOCK_GATE_ENABLE_SHIFT                 _MK_SHIFT_CONST(6)
#define MC_PC_IDLE_CLOCK_GATE_0_ME_IDLE_CLOCK_GATE_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_ME_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_ME_IDLE_CLOCK_GATE_ENABLE_RANGE                 6:6
#define MC_PC_IDLE_CLOCK_GATE_0_ME_IDLE_CLOCK_GATE_ENABLE_WOFFSET                       0x0
#define MC_PC_IDLE_CLOCK_GATE_0_ME_IDLE_CLOCK_GATE_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_ME_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_ME_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_ME_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_ME_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                     GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_ME_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                     _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_ME_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                 _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_SHIFT                       _MK_SHIFT_CONST(8)
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_RANGE                       8:8
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_WOFFSET                     0x0
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                   NOT_GATED
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                   _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_FTOP_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                       _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_TDA_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(10)
#define MC_PC_IDLE_CLOCK_GATE_0_TDA_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_TDA_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_TDA_IDLE_CLOCK_GATE_ENABLE_RANGE                        10:10
#define MC_PC_IDLE_CLOCK_GATE_0_TDA_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_TDA_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_TDA_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_TDA_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_TDA_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_TDA_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_TDA_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_TDA_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_TDB_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(12)
#define MC_PC_IDLE_CLOCK_GATE_0_TDB_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_TDB_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_TDB_IDLE_CLOCK_GATE_ENABLE_RANGE                        12:12
#define MC_PC_IDLE_CLOCK_GATE_0_TDB_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_TDB_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_TDB_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_TDB_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_TDB_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_TDB_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_TDB_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_TDB_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_SHIFT                 _MK_SHIFT_CONST(14)
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_RANGE                 14:14
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_WOFFSET                       0x0
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                     GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                     _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_VD_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                 _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_SHIFT                 _MK_SHIFT_CONST(15)
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_RANGE                 15:15
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_WOFFSET                       0x0
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                     GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                     _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_VE_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                 _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_GR_IDLE_CLOCK_GATE_ENABLE_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_PC_IDLE_CLOCK_GATE_0_GR_IDLE_CLOCK_GATE_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_GR_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_GR_IDLE_CLOCK_GATE_ENABLE_RANGE                 16:16
#define MC_PC_IDLE_CLOCK_GATE_0_GR_IDLE_CLOCK_GATE_ENABLE_WOFFSET                       0x0
#define MC_PC_IDLE_CLOCK_GATE_0_GR_IDLE_CLOCK_GATE_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_GR_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_GR_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_GR_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_GR_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                     GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_GR_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                     _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_GR_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                 _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_SHIFT                       _MK_SHIFT_CONST(17)
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_RANGE                       17:17
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_WOFFSET                     0x0
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                   GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                   _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_USBX_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                       _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_SHIFT                       _MK_SHIFT_CONST(18)
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_RANGE                       18:18
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_WOFFSET                     0x0
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                   GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                   _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_DISB_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                       _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_TDC_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(19)
#define MC_PC_IDLE_CLOCK_GATE_0_TDC_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_TDC_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_TDC_IDLE_CLOCK_GATE_ENABLE_RANGE                        19:19
#define MC_PC_IDLE_CLOCK_GATE_0_TDC_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_TDC_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_TDC_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_TDC_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_TDC_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_TDC_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_TDC_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_TDC_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_TDF_IDLE_CLOCK_GATE_ENABLE_SHIFT                        _MK_SHIFT_CONST(20)
#define MC_PC_IDLE_CLOCK_GATE_0_TDF_IDLE_CLOCK_GATE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_TDF_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_TDF_IDLE_CLOCK_GATE_ENABLE_RANGE                        20:20
#define MC_PC_IDLE_CLOCK_GATE_0_TDF_IDLE_CLOCK_GATE_ENABLE_WOFFSET                      0x0
#define MC_PC_IDLE_CLOCK_GATE_0_TDF_IDLE_CLOCK_GATE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_TDF_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_TDF_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_TDF_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_TDF_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                    GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_TDF_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                    _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_TDF_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                        _MK_ENUM_CONST(1)

#define MC_PC_IDLE_CLOCK_GATE_0_XUSBC_IDLE_CLOCK_GATE_ENABLE_SHIFT                      _MK_SHIFT_CONST(21)
#define MC_PC_IDLE_CLOCK_GATE_0_XUSBC_IDLE_CLOCK_GATE_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_PC_IDLE_CLOCK_GATE_0_XUSBC_IDLE_CLOCK_GATE_ENABLE_SHIFT)
#define MC_PC_IDLE_CLOCK_GATE_0_XUSBC_IDLE_CLOCK_GATE_ENABLE_RANGE                      21:21
#define MC_PC_IDLE_CLOCK_GATE_0_XUSBC_IDLE_CLOCK_GATE_ENABLE_WOFFSET                    0x0
#define MC_PC_IDLE_CLOCK_GATE_0_XUSBC_IDLE_CLOCK_GATE_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_XUSBC_IDLE_CLOCK_GATE_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_PC_IDLE_CLOCK_GATE_0_XUSBC_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_XUSBC_IDLE_CLOCK_GATE_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_PC_IDLE_CLOCK_GATE_0_XUSBC_IDLE_CLOCK_GATE_ENABLE_INIT_ENUM                  GATED_ON_IDLE
#define MC_PC_IDLE_CLOCK_GATE_0_XUSBC_IDLE_CLOCK_GATE_ENABLE_NOT_GATED                  _MK_ENUM_CONST(0)
#define MC_PC_IDLE_CLOCK_GATE_0_XUSBC_IDLE_CLOCK_GATE_ENABLE_GATED_ON_IDLE                      _MK_ENUM_CONST(1)


// Register MC_RESERVED_RSV_1_0
#define MC_RESERVED_RSV_1_0                     _MK_ADDR_CONST(0x958)
#define MC_RESERVED_RSV_1_0_SECURE                      0x0
#define MC_RESERVED_RSV_1_0_WORD_COUNT                  0x1
#define MC_RESERVED_RSV_1_0_RESET_VAL                   _MK_MASK_CONST(0xff00ff00)
#define MC_RESERVED_RSV_1_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_RESERVED_RSV_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0xff00ff00)
#define MC_RESERVED_RSV_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_RESERVED_RSV_1_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_RESERVED_RSV_1_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE0_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE0_FIELD                      _MK_FIELD_CONST(0xff, MC_RESERVED_RSV_1_0_RESERVED_1_BYTE0_SHIFT)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE0_RANGE                      7:0
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE0_WOFFSET                    0x0
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE0_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE0_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE1_SHIFT                      _MK_SHIFT_CONST(8)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE1_FIELD                      _MK_FIELD_CONST(0xff, MC_RESERVED_RSV_1_0_RESERVED_1_BYTE1_SHIFT)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE1_RANGE                      15:8
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE1_WOFFSET                    0x0
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE1_DEFAULT                    _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE1_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE1_SW_DEFAULT                 _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE2_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE2_FIELD                      _MK_FIELD_CONST(0xff, MC_RESERVED_RSV_1_0_RESERVED_1_BYTE2_SHIFT)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE2_RANGE                      23:16
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE2_WOFFSET                    0x0
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE2_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE2_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE3_SHIFT                      _MK_SHIFT_CONST(24)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE3_FIELD                      _MK_FIELD_CONST(0xff, MC_RESERVED_RSV_1_0_RESERVED_1_BYTE3_SHIFT)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE3_RANGE                      31:24
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE3_WOFFSET                    0x0
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE3_DEFAULT                    _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE3_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE3_SW_DEFAULT                 _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_1_0_RESERVED_1_BYTE3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)


// Register MC_DVFS_PIPE_SELECT_0
#define MC_DVFS_PIPE_SELECT_0                   _MK_ADDR_CONST(0x95c)
#define MC_DVFS_PIPE_SELECT_0_SECURE                    0x0
#define MC_DVFS_PIPE_SELECT_0_WORD_COUNT                        0x1
#define MC_DVFS_PIPE_SELECT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define MC_DVFS_PIPE_SELECT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define MC_DVFS_PIPE_SELECT_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_0_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_0_FIELD                   _MK_FIELD_CONST(0x1, MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_0_SHIFT)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_0_RANGE                   0:0
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_0_WOFFSET                 0x0
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_1_SHIFT                   _MK_SHIFT_CONST(1)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_1_FIELD                   _MK_FIELD_CONST(0x1, MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_1_SHIFT)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_1_RANGE                   1:1
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_1_WOFFSET                 0x0
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_2_SHIFT                   _MK_SHIFT_CONST(2)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_2_FIELD                   _MK_FIELD_CONST(0x1, MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_2_SHIFT)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_2_RANGE                   2:2
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_2_WOFFSET                 0x0
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_3_SHIFT                   _MK_SHIFT_CONST(3)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_3_FIELD                   _MK_FIELD_CONST(0x1, MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_3_SHIFT)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_3_RANGE                   3:3
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_3_WOFFSET                 0x0
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_4_SHIFT                   _MK_SHIFT_CONST(4)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_4_FIELD                   _MK_FIELD_CONST(0x1, MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_4_SHIFT)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_4_RANGE                   4:4
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_4_WOFFSET                 0x0
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_4_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_5_SHIFT                   _MK_SHIFT_CONST(5)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_5_FIELD                   _MK_FIELD_CONST(0x1, MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_5_SHIFT)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_5_RANGE                   5:5
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_5_WOFFSET                 0x0
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_5_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_6_SHIFT                   _MK_SHIFT_CONST(6)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_6_FIELD                   _MK_FIELD_CONST(0x1, MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_6_SHIFT)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_6_RANGE                   6:6
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_6_WOFFSET                 0x0
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_6_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_7_SHIFT                   _MK_SHIFT_CONST(7)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_7_FIELD                   _MK_FIELD_CONST(0x1, MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_7_SHIFT)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_7_RANGE                   7:7
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_7_WOFFSET                 0x0
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_7_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_DVFS_PIPE_SELECT_0_MC_DVFS_PIPESEL_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_PTSA_GRANT_DECREMENT_0
#define MC_PTSA_GRANT_DECREMENT_0                       _MK_ADDR_CONST(0x960)
#define MC_PTSA_GRANT_DECREMENT_0_SECURE                        0x0
#define MC_PTSA_GRANT_DECREMENT_0_WORD_COUNT                    0x1
#define MC_PTSA_GRANT_DECREMENT_0_RESET_VAL                     _MK_MASK_CONST(0x100)
#define MC_PTSA_GRANT_DECREMENT_0_RESET_MASK                    _MK_MASK_CONST(0x1ff)
#define MC_PTSA_GRANT_DECREMENT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x100)
#define MC_PTSA_GRANT_DECREMENT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)
#define MC_PTSA_GRANT_DECREMENT_0_READ_MASK                     _MK_MASK_CONST(0x1ff)
#define MC_PTSA_GRANT_DECREMENT_0_WRITE_MASK                    _MK_MASK_CONST(0x1ff)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_INT_SHIFT                        _MK_SHIFT_CONST(8)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_INT_FIELD                        _MK_FIELD_CONST(0x1, MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_INT_SHIFT)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_INT_RANGE                        8:8
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_INT_WOFFSET                      0x0
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_INT_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_INT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_INT_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_INT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_FRAC_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_FRAC_FIELD                       _MK_FIELD_CONST(0xff, MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_FRAC_SHIFT)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_FRAC_RANGE                       7:0
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_FRAC_WOFFSET                     0x0
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_FRAC_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_FRAC_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_FRAC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_PTSA_GRANT_DECREMENT_0_PTSA_GRANT_DECREMENT_FRAC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)


// Register MC_IRAM_REG_CTRL_0
#define MC_IRAM_REG_CTRL_0                      _MK_ADDR_CONST(0x964)
#define MC_IRAM_REG_CTRL_0_SECURE                       0x0
#define MC_IRAM_REG_CTRL_0_WORD_COUNT                   0x1
#define MC_IRAM_REG_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_IRAM_REG_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define MC_IRAM_REG_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_IRAM_REG_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_IRAM_REG_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define MC_IRAM_REG_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_FIELD                  _MK_FIELD_CONST(0x1, MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_SHIFT)
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_RANGE                  0:0
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_WOFFSET                        0x0
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_INIT_ENUM                      ENABLED
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_ENABLED                        _MK_ENUM_CONST(0)
#define MC_IRAM_REG_CTRL_0_IRAM_CFG_WRITE_ACCESS_DISABLED                       _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_OVERRIDE_1_0
#define MC_EMEM_ARB_OVERRIDE_1_0                        _MK_ADDR_CONST(0x968)
#define MC_EMEM_ARB_OVERRIDE_1_0_SECURE                         0x0
#define MC_EMEM_ARB_OVERRIDE_1_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_OVERRIDE_1_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_OVERRIDE_1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x63)
#define MC_EMEM_ARB_OVERRIDE_1_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_OVERRIDE_1_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_FIELD                       _MK_FIELD_CONST(0x3, MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_RANGE                       1:0
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_ENABLE_ALL                  _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_WRITE_PAGE_OPEN_POLICY_ENABLE_EACK_HINT                    _MK_ENUM_CONST(2)

#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_FIELD                        _MK_FIELD_CONST(0x7, MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_RANGE                        4:2
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_WOFFSET                      0x0
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_ENABLE_ALL                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_ENABLE_EACK_ACTIVE                   _MK_ENUM_CONST(2)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_ENABLE_EARLY_ACK_ENABLE                      _MK_ENUM_CONST(3)
#define MC_EMEM_ARB_OVERRIDE_1_0_CPU_READ_PAGE_OPEN_POLICY_ENABLE_PO_HINT                       _MK_ENUM_CONST(4)

#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(5)
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_RANGE                  5:5
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_WOFFSET                        0x0
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_1_0_EXPIRE_UPDATE_DEADLOCK_OVERRIDE_OVERRIDE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_1_0_FORCE_COAL_ARB_ADJUST_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(6)
#define MC_EMEM_ARB_OVERRIDE_1_0_FORCE_COAL_ARB_ADJUST_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_1_0_FORCE_COAL_ARB_ADJUST_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_1_0_FORCE_COAL_ARB_ADJUST_OVERRIDE_RANGE                   6:6
#define MC_EMEM_ARB_OVERRIDE_1_0_FORCE_COAL_ARB_ADJUST_OVERRIDE_WOFFSET                 0x0
#define MC_EMEM_ARB_OVERRIDE_1_0_FORCE_COAL_ARB_ADJUST_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_FORCE_COAL_ARB_ADJUST_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_1_0_FORCE_COAL_ARB_ADJUST_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_FORCE_COAL_ARB_ADJUST_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_1_0_FORCE_COAL_ARB_ADJUST_OVERRIDE_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_OVERRIDE_1_0_FORCE_COAL_ARB_ADJUST_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_1_0_FORCE_COAL_ARB_ADJUST_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_1_0_FORCE_COAL_ARB_ADJUST_OVERRIDE_OVERRIDE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_1_0_EMEM_ARB_OVERRIDE_RESERVED_SHIFT                       _MK_SHIFT_CONST(7)
#define MC_EMEM_ARB_OVERRIDE_1_0_EMEM_ARB_OVERRIDE_RESERVED_FIELD                       _MK_FIELD_CONST(0x1ffffff, MC_EMEM_ARB_OVERRIDE_1_0_EMEM_ARB_OVERRIDE_RESERVED_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_1_0_EMEM_ARB_OVERRIDE_RESERVED_RANGE                       31:7
#define MC_EMEM_ARB_OVERRIDE_1_0_EMEM_ARB_OVERRIDE_RESERVED_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_1_0_EMEM_ARB_OVERRIDE_RESERVED_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_EMEM_ARB_OVERRIDE_RESERVED_DEFAULT_MASK                        _MK_MASK_CONST(0x1ffffff)
#define MC_EMEM_ARB_OVERRIDE_1_0_EMEM_ARB_OVERRIDE_RESERVED_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_1_0_EMEM_ARB_OVERRIDE_RESERVED_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define NV_MC_EMEM_DFIFO_DEPTH  3
#define NV_MC_IMEM_DFIFO_DEPTH  5
#define NV_MC_EMEM_APFIFO_DEPTH 4
#define NV_MC_ARB_EMEM_REGLEVEL 3
#define NV_MC_EMEM_REQ_ID_WIDEREQ       8
#define NV_MC_EMEM_RDI_ID_WIDERDI       8
#define NV_MC_EMEM_REQ_ID_ILLEGALACC    7
#define NV_MC_EMEM_RDI_ID_ILLEGALACC    7
#define NV_MC_EMEM_REQ_ID_LLRAWDECR     6
#define NV_MC_EMEM_RDI_ID_LLRAWDECR     6
#define NV_MC_EMEM_REQ_ID_APCIGNORE     5
#define NV_MC_EMEM_RDI_ID_APCIGNORE     5

// Packet MC2EMC
#define MC2EMC_SIZE 195

#define MC2EMC_WDO_SHIFT                        _MK_SHIFT_CONST(0)
#define MC2EMC_WDO_FIELD                        _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_SHIFT)
#define MC2EMC_WDO_RANGE                        _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(0)
#define MC2EMC_WDO_ROW                  0

#define MC2EMC_WDO_0_SHIFT                      _MK_SHIFT_CONST(0)
#define MC2EMC_WDO_0_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_0_SHIFT)
#define MC2EMC_WDO_0_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MC2EMC_WDO_0_ROW                        0

#define MC2EMC_WDO_1_SHIFT                      _MK_SHIFT_CONST(32)
#define MC2EMC_WDO_1_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_1_SHIFT)
#define MC2EMC_WDO_1_RANGE                      _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define MC2EMC_WDO_1_ROW                        0

#define MC2EMC_WDO_2_SHIFT                      _MK_SHIFT_CONST(64)
#define MC2EMC_WDO_2_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_2_SHIFT)
#define MC2EMC_WDO_2_RANGE                      _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define MC2EMC_WDO_2_ROW                        0

#define MC2EMC_WDO_3_SHIFT                      _MK_SHIFT_CONST(96)
#define MC2EMC_WDO_3_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_3_SHIFT)
#define MC2EMC_WDO_3_RANGE                      _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define MC2EMC_WDO_3_ROW                        0

#define MC2EMC_BE_SHIFT                 _MK_SHIFT_CONST(128)
#define MC2EMC_BE_FIELD                 _MK_FIELD_CONST(0xffff, MC2EMC_BE_SHIFT)
#define MC2EMC_BE_RANGE                 _MK_SHIFT_CONST(143):_MK_SHIFT_CONST(128)
#define MC2EMC_BE_ROW                   0

#define MC2EMC_DEV_SHIFT                        _MK_SHIFT_CONST(144)
#define MC2EMC_DEV_FIELD                        _MK_FIELD_CONST(0x1, MC2EMC_DEV_SHIFT)
#define MC2EMC_DEV_RANGE                        _MK_SHIFT_CONST(144):_MK_SHIFT_CONST(144)
#define MC2EMC_DEV_ROW                  0

#define MC2EMC_BANK_SHIFT                       _MK_SHIFT_CONST(145)
#define MC2EMC_BANK_FIELD                       _MK_FIELD_CONST(0x7, MC2EMC_BANK_SHIFT)
#define MC2EMC_BANK_RANGE                       _MK_SHIFT_CONST(147):_MK_SHIFT_CONST(145)
#define MC2EMC_BANK_ROW                 0

#define MC2EMC_ROW_SHIFT                        _MK_SHIFT_CONST(148)
#define MC2EMC_ROW_FIELD                        _MK_FIELD_CONST(0xffff, MC2EMC_ROW_SHIFT)
#define MC2EMC_ROW_RANGE                        _MK_SHIFT_CONST(163):_MK_SHIFT_CONST(148)
#define MC2EMC_ROW_ROW                  0

#define MC2EMC_COL_SHIFT                        _MK_SHIFT_CONST(164)
#define MC2EMC_COL_FIELD                        _MK_FIELD_CONST(0x7ff, MC2EMC_COL_SHIFT)
#define MC2EMC_COL_RANGE                        _MK_SHIFT_CONST(174):_MK_SHIFT_CONST(164)
#define MC2EMC_COL_ROW                  0

#define MC2EMC_REQ_ID_SHIFT                     _MK_SHIFT_CONST(175)
#define MC2EMC_REQ_ID_FIELD                     _MK_FIELD_CONST(0x1ff, MC2EMC_REQ_ID_SHIFT)
#define MC2EMC_REQ_ID_RANGE                     _MK_SHIFT_CONST(183):_MK_SHIFT_CONST(175)
#define MC2EMC_REQ_ID_ROW                       0

#define MC2EMC_AP_SHIFT                 _MK_SHIFT_CONST(184)
#define MC2EMC_AP_FIELD                 _MK_FIELD_CONST(0x1, MC2EMC_AP_SHIFT)
#define MC2EMC_AP_RANGE                 _MK_SHIFT_CONST(184):_MK_SHIFT_CONST(184)
#define MC2EMC_AP_ROW                   0

#define MC2EMC_WE_SHIFT                 _MK_SHIFT_CONST(185)
#define MC2EMC_WE_FIELD                 _MK_FIELD_CONST(0x1, MC2EMC_WE_SHIFT)
#define MC2EMC_WE_RANGE                 _MK_SHIFT_CONST(185):_MK_SHIFT_CONST(185)
#define MC2EMC_WE_ROW                   0

#define MC2EMC_TAG_SHIFT                        _MK_SHIFT_CONST(186)
#define MC2EMC_TAG_FIELD                        _MK_FIELD_CONST(0x1ff, MC2EMC_TAG_SHIFT)
#define MC2EMC_TAG_RANGE                        _MK_SHIFT_CONST(194):_MK_SHIFT_CONST(186)
#define MC2EMC_TAG_ROW                  0


// Packet EMC2MC
#define EMC2MC_SIZE 137

#define EMC2MC_RDI_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC2MC_RDI_FIELD                        _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_SHIFT)
#define EMC2MC_RDI_RANGE                        _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(0)
#define EMC2MC_RDI_ROW                  0

#define EMC2MC_RDI_0_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC2MC_RDI_0_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_0_SHIFT)
#define EMC2MC_RDI_0_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define EMC2MC_RDI_0_ROW                        0

#define EMC2MC_RDI_1_SHIFT                      _MK_SHIFT_CONST(32)
#define EMC2MC_RDI_1_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_1_SHIFT)
#define EMC2MC_RDI_1_RANGE                      _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define EMC2MC_RDI_1_ROW                        0

#define EMC2MC_RDI_2_SHIFT                      _MK_SHIFT_CONST(64)
#define EMC2MC_RDI_2_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_2_SHIFT)
#define EMC2MC_RDI_2_RANGE                      _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define EMC2MC_RDI_2_ROW                        0

#define EMC2MC_RDI_3_SHIFT                      _MK_SHIFT_CONST(96)
#define EMC2MC_RDI_3_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_3_SHIFT)
#define EMC2MC_RDI_3_RANGE                      _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define EMC2MC_RDI_3_ROW                        0

#define EMC2MC_RDI_ID_SHIFT                     _MK_SHIFT_CONST(128)
#define EMC2MC_RDI_ID_FIELD                     _MK_FIELD_CONST(0x1ff, EMC2MC_RDI_ID_SHIFT)
#define EMC2MC_RDI_ID_RANGE                     _MK_SHIFT_CONST(136):_MK_SHIFT_CONST(128)
#define EMC2MC_RDI_ID_ROW                       0


// Packet MC2EMC_LL
#define MC2EMC_LL_SIZE 41

#define MC2EMC_LL_DEV_SHIFT                     _MK_SHIFT_CONST(0)
#define MC2EMC_LL_DEV_FIELD                     _MK_FIELD_CONST(0x1, MC2EMC_LL_DEV_SHIFT)
#define MC2EMC_LL_DEV_RANGE                     _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MC2EMC_LL_DEV_ROW                       0

#define MC2EMC_LL_BANK_SHIFT                    _MK_SHIFT_CONST(1)
#define MC2EMC_LL_BANK_FIELD                    _MK_FIELD_CONST(0x7, MC2EMC_LL_BANK_SHIFT)
#define MC2EMC_LL_BANK_RANGE                    _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(1)
#define MC2EMC_LL_BANK_ROW                      0

#define MC2EMC_LL_ROW_SHIFT                     _MK_SHIFT_CONST(4)
#define MC2EMC_LL_ROW_FIELD                     _MK_FIELD_CONST(0xffff, MC2EMC_LL_ROW_SHIFT)
#define MC2EMC_LL_ROW_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(4)
#define MC2EMC_LL_ROW_ROW                       0

#define MC2EMC_LL_COL_SHIFT                     _MK_SHIFT_CONST(20)
#define MC2EMC_LL_COL_FIELD                     _MK_FIELD_CONST(0x7ff, MC2EMC_LL_COL_SHIFT)
#define MC2EMC_LL_COL_RANGE                     _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(20)
#define MC2EMC_LL_COL_ROW                       0

#define MC2EMC_LL_TAG_SHIFT                     _MK_SHIFT_CONST(31)
#define MC2EMC_LL_TAG_FIELD                     _MK_FIELD_CONST(0x1ff, MC2EMC_LL_TAG_SHIFT)
#define MC2EMC_LL_TAG_RANGE                     _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(31)
#define MC2EMC_LL_TAG_ROW                       0

#define MC2EMC_LL_DOUBLEREQ_SHIFT                       _MK_SHIFT_CONST(40)
#define MC2EMC_LL_DOUBLEREQ_FIELD                       _MK_FIELD_CONST(0x1, MC2EMC_LL_DOUBLEREQ_SHIFT)
#define MC2EMC_LL_DOUBLEREQ_RANGE                       _MK_SHIFT_CONST(40):_MK_SHIFT_CONST(40)
#define MC2EMC_LL_DOUBLEREQ_ROW                 0


// Packet EMC2MC_LL
#define EMC2MC_LL_SIZE 128

#define EMC2MC_LL_RDI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC2MC_LL_RDI_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC2MC_LL_RDI_SHIFT)
#define EMC2MC_LL_RDI_RANGE                     _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(0)
#define EMC2MC_LL_RDI_ROW                       0


// Packet CMC2MC_AXI_A
#define CMC2MC_AXI_A_SIZE 63

#define CMC2MC_AXI_A_AADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_A_AADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, CMC2MC_AXI_A_AADDR_SHIFT)
#define CMC2MC_AXI_A_AADDR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_A_AADDR_ROW                  0

#define CMC2MC_AXI_A_AID_SHIFT                  _MK_SHIFT_CONST(32)
#define CMC2MC_AXI_A_AID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_A_AID_SHIFT)
#define CMC2MC_AXI_A_AID_RANGE                  _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define CMC2MC_AXI_A_AID_ROW                    0

#define CMC2MC_AXI_A_ALEN_SHIFT                 _MK_SHIFT_CONST(45)
#define CMC2MC_AXI_A_ALEN_FIELD                 _MK_FIELD_CONST(0xf, CMC2MC_AXI_A_ALEN_SHIFT)
#define CMC2MC_AXI_A_ALEN_RANGE                 _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define CMC2MC_AXI_A_ALEN_ROW                   0
#define CMC2MC_AXI_A_ALEN_ONEDATA                       _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ALEN_TWODATA                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ALEN_THREEDATA                     _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ALEN_FOURDATA                      _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_ALEN_FIVEDATA                      _MK_ENUM_CONST(4)
#define CMC2MC_AXI_A_ALEN_SIXDATA                       _MK_ENUM_CONST(5)
#define CMC2MC_AXI_A_ALEN_SEVENDATA                     _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_ALEN_EIGHTDATA                     _MK_ENUM_CONST(7)
#define CMC2MC_AXI_A_ALEN_NINEDATA                      _MK_ENUM_CONST(8)
#define CMC2MC_AXI_A_ALEN_TENDATA                       _MK_ENUM_CONST(9)
#define CMC2MC_AXI_A_ALEN_ELEVENDATA                    _MK_ENUM_CONST(10)
#define CMC2MC_AXI_A_ALEN_TWELVEDATA                    _MK_ENUM_CONST(11)
#define CMC2MC_AXI_A_ALEN_THIRTEENDATA                  _MK_ENUM_CONST(12)
#define CMC2MC_AXI_A_ALEN_FOURTEENDATA                  _MK_ENUM_CONST(13)
#define CMC2MC_AXI_A_ALEN_FIFTHTEENDATA                 _MK_ENUM_CONST(14)
#define CMC2MC_AXI_A_ALEN_SIXTEENDATA                   _MK_ENUM_CONST(15)

#define CMC2MC_AXI_A_ASIZE_SHIFT                        _MK_SHIFT_CONST(49)
#define CMC2MC_AXI_A_ASIZE_FIELD                        _MK_FIELD_CONST(0x7, CMC2MC_AXI_A_ASIZE_SHIFT)
#define CMC2MC_AXI_A_ASIZE_RANGE                        _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define CMC2MC_AXI_A_ASIZE_ROW                  0
#define CMC2MC_AXI_A_ASIZE_ONEBYTE                      _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ASIZE_TWOBYTES                     _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ASIZE_FOURBYTES                    _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ASIZE_EIGHTBYTES                   _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_ASIZE_SIXTEENBYTES                 _MK_ENUM_CONST(4)
#define CMC2MC_AXI_A_ASIZE_THIRTYTWOBYTES                       _MK_ENUM_CONST(5)
#define CMC2MC_AXI_A_ASIZE_SIXTYFOURBYTES                       _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_ASIZE_ONEHUNDREDTWENTYEIGHTBYTES                   _MK_ENUM_CONST(7)

#define CMC2MC_AXI_A_ABURST_SHIFT                       _MK_SHIFT_CONST(52)
#define CMC2MC_AXI_A_ABURST_FIELD                       _MK_FIELD_CONST(0x3, CMC2MC_AXI_A_ABURST_SHIFT)
#define CMC2MC_AXI_A_ABURST_RANGE                       _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define CMC2MC_AXI_A_ABURST_ROW                 0
#define CMC2MC_AXI_A_ABURST_FIXED                       _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ABURST_INCR                        _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ABURST_WRAP                        _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ABURST_RSVD                        _MK_ENUM_CONST(3)

#define CMC2MC_AXI_A_ALOCK_SHIFT                        _MK_SHIFT_CONST(54)
#define CMC2MC_AXI_A_ALOCK_FIELD                        _MK_FIELD_CONST(0x3, CMC2MC_AXI_A_ALOCK_SHIFT)
#define CMC2MC_AXI_A_ALOCK_RANGE                        _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define CMC2MC_AXI_A_ALOCK_ROW                  0
#define CMC2MC_AXI_A_ALOCK_NORMAL                       _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ALOCK_EXCLUSIVE                    _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ALOCK_LOCKED                       _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ALOCK_RSVD                 _MK_ENUM_CONST(3)

#define CMC2MC_AXI_A_ACACHE_SHIFT                       _MK_SHIFT_CONST(56)
#define CMC2MC_AXI_A_ACACHE_FIELD                       _MK_FIELD_CONST(0xf, CMC2MC_AXI_A_ACACHE_SHIFT)
#define CMC2MC_AXI_A_ACACHE_RANGE                       _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define CMC2MC_AXI_A_ACACHE_ROW                 0
#define CMC2MC_AXI_A_ACACHE_NONCACHEABLE_NONBUFFERABLE                  _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ACACHE_BUFFERABLE                  _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ACACHE_CACHEABLE_DONOTALLOCATE                     _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ACACHE_CACHEABLE_BUFFERABLE_DONOTALLOCATE                  _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREAD                        _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREAD                   _MK_ENUM_CONST(7)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONWRITE                       _MK_ENUM_CONST(10)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONWRITE                  _MK_ENUM_CONST(11)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREADWRITE                   _MK_ENUM_CONST(14)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREADWRITE                      _MK_ENUM_CONST(15)

#define CMC2MC_AXI_A_APROT_SHIFT                        _MK_SHIFT_CONST(60)
#define CMC2MC_AXI_A_APROT_FIELD                        _MK_FIELD_CONST(0x7, CMC2MC_AXI_A_APROT_SHIFT)
#define CMC2MC_AXI_A_APROT_RANGE                        _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define CMC2MC_AXI_A_APROT_ROW                  0
#define CMC2MC_AXI_A_APROT_DATA_SECURE_NORMAL                   _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_APROT_DATA_SECURE_PRIVILEGED                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_APROT_DATA_NONSECURE_NORMAL                        _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_APROT_DATA_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_APROT_INST_SECURE_NORMAL                   _MK_ENUM_CONST(4)
#define CMC2MC_AXI_A_APROT_INST_SECURE_PRIVILEGED                       _MK_ENUM_CONST(5)
#define CMC2MC_AXI_A_APROT_INST_NONSECURE_NORMAL                        _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_APROT_INST_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(7)


// Packet CMC2MC_AXI_W
#define CMC2MC_AXI_W_SIZE 86

#define CMC2MC_AXI_W_WDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_W_WDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, CMC2MC_AXI_W_WDATA_SHIFT)
#define CMC2MC_AXI_W_WDATA_RANGE                        _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_W_WDATA_ROW                  0

#define CMC2MC_AXI_W_WID_SHIFT                  _MK_SHIFT_CONST(64)
#define CMC2MC_AXI_W_WID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_W_WID_SHIFT)
#define CMC2MC_AXI_W_WID_RANGE                  _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define CMC2MC_AXI_W_WID_ROW                    0

#define CMC2MC_AXI_W_WSTRB_SHIFT                        _MK_SHIFT_CONST(77)
#define CMC2MC_AXI_W_WSTRB_FIELD                        _MK_FIELD_CONST(0xff, CMC2MC_AXI_W_WSTRB_SHIFT)
#define CMC2MC_AXI_W_WSTRB_RANGE                        _MK_SHIFT_CONST(84):_MK_SHIFT_CONST(77)
#define CMC2MC_AXI_W_WSTRB_ROW                  0

#define CMC2MC_AXI_W_WLAST_SHIFT                        _MK_SHIFT_CONST(85)
#define CMC2MC_AXI_W_WLAST_FIELD                        _MK_FIELD_CONST(0x1, CMC2MC_AXI_W_WLAST_SHIFT)
#define CMC2MC_AXI_W_WLAST_RANGE                        _MK_SHIFT_CONST(85):_MK_SHIFT_CONST(85)
#define CMC2MC_AXI_W_WLAST_ROW                  0
#define CMC2MC_AXI_W_WLAST_DISABLED                     _MK_ENUM_CONST(0)
#define CMC2MC_AXI_W_WLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet CMC2MC_AXI_B
#define CMC2MC_AXI_B_SIZE 15

#define CMC2MC_AXI_B_BID_SHIFT                  _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_B_BID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_B_BID_SHIFT)
#define CMC2MC_AXI_B_BID_RANGE                  _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_B_BID_ROW                    0

#define CMC2MC_AXI_B_BRESP_SHIFT                        _MK_SHIFT_CONST(13)
#define CMC2MC_AXI_B_BRESP_FIELD                        _MK_FIELD_CONST(0x3, CMC2MC_AXI_B_BRESP_SHIFT)
#define CMC2MC_AXI_B_BRESP_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(13)
#define CMC2MC_AXI_B_BRESP_ROW                  0
#define CMC2MC_AXI_B_BRESP_OKAY                 _MK_ENUM_CONST(0)
#define CMC2MC_AXI_B_BRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_B_BRESP_SLVERR                       _MK_ENUM_CONST(2)
#define CMC2MC_AXI_B_BRESP_DECERR                       _MK_ENUM_CONST(3)


// Packet CMC2MC_AXI_R
#define CMC2MC_AXI_R_SIZE 80

#define CMC2MC_AXI_R_RDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_R_RDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, CMC2MC_AXI_R_RDATA_SHIFT)
#define CMC2MC_AXI_R_RDATA_RANGE                        _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_R_RDATA_ROW                  0

#define CMC2MC_AXI_R_RID_SHIFT                  _MK_SHIFT_CONST(64)
#define CMC2MC_AXI_R_RID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_R_RID_SHIFT)
#define CMC2MC_AXI_R_RID_RANGE                  _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define CMC2MC_AXI_R_RID_ROW                    0

#define CMC2MC_AXI_R_RRESP_SHIFT                        _MK_SHIFT_CONST(77)
#define CMC2MC_AXI_R_RRESP_FIELD                        _MK_FIELD_CONST(0x3, CMC2MC_AXI_R_RRESP_SHIFT)
#define CMC2MC_AXI_R_RRESP_RANGE                        _MK_SHIFT_CONST(78):_MK_SHIFT_CONST(77)
#define CMC2MC_AXI_R_RRESP_ROW                  0
#define CMC2MC_AXI_R_RRESP_OKAY                 _MK_ENUM_CONST(0)
#define CMC2MC_AXI_R_RRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_R_RRESP_SLVERR                       _MK_ENUM_CONST(2)
#define CMC2MC_AXI_R_RRESP_DECERR                       _MK_ENUM_CONST(3)

#define CMC2MC_AXI_R_RLAST_SHIFT                        _MK_SHIFT_CONST(79)
#define CMC2MC_AXI_R_RLAST_FIELD                        _MK_FIELD_CONST(0x1, CMC2MC_AXI_R_RLAST_SHIFT)
#define CMC2MC_AXI_R_RLAST_RANGE                        _MK_SHIFT_CONST(79):_MK_SHIFT_CONST(79)
#define CMC2MC_AXI_R_RLAST_ROW                  0
#define CMC2MC_AXI_R_RLAST_DISABLED                     _MK_ENUM_CONST(0)
#define CMC2MC_AXI_R_RLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet MSELECT2MC_AXI_A
#define MSELECT2MC_AXI_A_SIZE 63

#define MSELECT2MC_AXI_A_AADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_A_AADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, MSELECT2MC_AXI_A_AADDR_SHIFT)
#define MSELECT2MC_AXI_A_AADDR_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_A_AADDR_ROW                      0

#define MSELECT2MC_AXI_A_AID_SHIFT                      _MK_SHIFT_CONST(32)
#define MSELECT2MC_AXI_A_AID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_A_AID_SHIFT)
#define MSELECT2MC_AXI_A_AID_RANGE                      _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define MSELECT2MC_AXI_A_AID_ROW                        0

#define MSELECT2MC_AXI_A_ALEN_SHIFT                     _MK_SHIFT_CONST(45)
#define MSELECT2MC_AXI_A_ALEN_FIELD                     _MK_FIELD_CONST(0xf, MSELECT2MC_AXI_A_ALEN_SHIFT)
#define MSELECT2MC_AXI_A_ALEN_RANGE                     _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define MSELECT2MC_AXI_A_ALEN_ROW                       0
#define MSELECT2MC_AXI_A_ALEN_ONEDATA                   _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ALEN_TWODATA                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ALEN_THREEDATA                 _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ALEN_FOURDATA                  _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_ALEN_FIVEDATA                  _MK_ENUM_CONST(4)
#define MSELECT2MC_AXI_A_ALEN_SIXDATA                   _MK_ENUM_CONST(5)
#define MSELECT2MC_AXI_A_ALEN_SEVENDATA                 _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_ALEN_EIGHTDATA                 _MK_ENUM_CONST(7)
#define MSELECT2MC_AXI_A_ALEN_NINEDATA                  _MK_ENUM_CONST(8)
#define MSELECT2MC_AXI_A_ALEN_TENDATA                   _MK_ENUM_CONST(9)
#define MSELECT2MC_AXI_A_ALEN_ELEVENDATA                        _MK_ENUM_CONST(10)
#define MSELECT2MC_AXI_A_ALEN_TWELVEDATA                        _MK_ENUM_CONST(11)
#define MSELECT2MC_AXI_A_ALEN_THIRTEENDATA                      _MK_ENUM_CONST(12)
#define MSELECT2MC_AXI_A_ALEN_FOURTEENDATA                      _MK_ENUM_CONST(13)
#define MSELECT2MC_AXI_A_ALEN_FIFTHTEENDATA                     _MK_ENUM_CONST(14)
#define MSELECT2MC_AXI_A_ALEN_SIXTEENDATA                       _MK_ENUM_CONST(15)

#define MSELECT2MC_AXI_A_ASIZE_SHIFT                    _MK_SHIFT_CONST(49)
#define MSELECT2MC_AXI_A_ASIZE_FIELD                    _MK_FIELD_CONST(0x7, MSELECT2MC_AXI_A_ASIZE_SHIFT)
#define MSELECT2MC_AXI_A_ASIZE_RANGE                    _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define MSELECT2MC_AXI_A_ASIZE_ROW                      0
#define MSELECT2MC_AXI_A_ASIZE_ONEBYTE                  _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ASIZE_TWOBYTES                 _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ASIZE_FOURBYTES                        _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ASIZE_EIGHTBYTES                       _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_ASIZE_SIXTEENBYTES                     _MK_ENUM_CONST(4)
#define MSELECT2MC_AXI_A_ASIZE_THIRTYTWOBYTES                   _MK_ENUM_CONST(5)
#define MSELECT2MC_AXI_A_ASIZE_SIXTYFOURBYTES                   _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_ASIZE_ONEHUNDREDTWENTYEIGHTBYTES                       _MK_ENUM_CONST(7)

#define MSELECT2MC_AXI_A_ABURST_SHIFT                   _MK_SHIFT_CONST(52)
#define MSELECT2MC_AXI_A_ABURST_FIELD                   _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_A_ABURST_SHIFT)
#define MSELECT2MC_AXI_A_ABURST_RANGE                   _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define MSELECT2MC_AXI_A_ABURST_ROW                     0
#define MSELECT2MC_AXI_A_ABURST_FIXED                   _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ABURST_INCR                    _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ABURST_WRAP                    _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ABURST_RSVD                    _MK_ENUM_CONST(3)

#define MSELECT2MC_AXI_A_ALOCK_SHIFT                    _MK_SHIFT_CONST(54)
#define MSELECT2MC_AXI_A_ALOCK_FIELD                    _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_A_ALOCK_SHIFT)
#define MSELECT2MC_AXI_A_ALOCK_RANGE                    _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define MSELECT2MC_AXI_A_ALOCK_ROW                      0
#define MSELECT2MC_AXI_A_ALOCK_NORMAL                   _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ALOCK_EXCLUSIVE                        _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ALOCK_LOCKED                   _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ALOCK_RSVD                     _MK_ENUM_CONST(3)

#define MSELECT2MC_AXI_A_ACACHE_SHIFT                   _MK_SHIFT_CONST(56)
#define MSELECT2MC_AXI_A_ACACHE_FIELD                   _MK_FIELD_CONST(0xf, MSELECT2MC_AXI_A_ACACHE_SHIFT)
#define MSELECT2MC_AXI_A_ACACHE_RANGE                   _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define MSELECT2MC_AXI_A_ACACHE_ROW                     0
#define MSELECT2MC_AXI_A_ACACHE_NONCACHEABLE_NONBUFFERABLE                      _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ACACHE_BUFFERABLE                      _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLE_DONOTALLOCATE                 _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLE_BUFFERABLE_DONOTALLOCATE                      _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREAD                    _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREAD                       _MK_ENUM_CONST(7)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONWRITE                   _MK_ENUM_CONST(10)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONWRITE                      _MK_ENUM_CONST(11)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREADWRITE                       _MK_ENUM_CONST(14)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREADWRITE                  _MK_ENUM_CONST(15)

#define MSELECT2MC_AXI_A_APROT_SHIFT                    _MK_SHIFT_CONST(60)
#define MSELECT2MC_AXI_A_APROT_FIELD                    _MK_FIELD_CONST(0x7, MSELECT2MC_AXI_A_APROT_SHIFT)
#define MSELECT2MC_AXI_A_APROT_RANGE                    _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define MSELECT2MC_AXI_A_APROT_ROW                      0
#define MSELECT2MC_AXI_A_APROT_DATA_SECURE_NORMAL                       _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_APROT_DATA_SECURE_PRIVILEGED                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_APROT_DATA_NONSECURE_NORMAL                    _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_APROT_DATA_NONSECURE_PRIVILEGED                        _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_APROT_INST_SECURE_NORMAL                       _MK_ENUM_CONST(4)
#define MSELECT2MC_AXI_A_APROT_INST_SECURE_PRIVILEGED                   _MK_ENUM_CONST(5)
#define MSELECT2MC_AXI_A_APROT_INST_NONSECURE_NORMAL                    _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_APROT_INST_NONSECURE_PRIVILEGED                        _MK_ENUM_CONST(7)


// Packet MSELECT2MC_AXI_W
#define MSELECT2MC_AXI_W_SIZE 86

#define MSELECT2MC_AXI_W_WDATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_W_WDATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSELECT2MC_AXI_W_WDATA_SHIFT)
#define MSELECT2MC_AXI_W_WDATA_RANGE                    _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_W_WDATA_ROW                      0

#define MSELECT2MC_AXI_W_WID_SHIFT                      _MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_W_WID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_W_WID_SHIFT)
#define MSELECT2MC_AXI_W_WID_RANGE                      _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_W_WID_ROW                        0

#define MSELECT2MC_AXI_W_WSTRB_SHIFT                    _MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_W_WSTRB_FIELD                    _MK_FIELD_CONST(0xff, MSELECT2MC_AXI_W_WSTRB_SHIFT)
#define MSELECT2MC_AXI_W_WSTRB_RANGE                    _MK_SHIFT_CONST(84):_MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_W_WSTRB_ROW                      0

#define MSELECT2MC_AXI_W_WLAST_SHIFT                    _MK_SHIFT_CONST(85)
#define MSELECT2MC_AXI_W_WLAST_FIELD                    _MK_FIELD_CONST(0x1, MSELECT2MC_AXI_W_WLAST_SHIFT)
#define MSELECT2MC_AXI_W_WLAST_RANGE                    _MK_SHIFT_CONST(85):_MK_SHIFT_CONST(85)
#define MSELECT2MC_AXI_W_WLAST_ROW                      0
#define MSELECT2MC_AXI_W_WLAST_DISABLED                 _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_W_WLAST_ENABLED                  _MK_ENUM_CONST(1)


// Packet MSELECT2MC_AXI_B
#define MSELECT2MC_AXI_B_SIZE 15

#define MSELECT2MC_AXI_B_BID_SHIFT                      _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_B_BID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_B_BID_SHIFT)
#define MSELECT2MC_AXI_B_BID_RANGE                      _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_B_BID_ROW                        0

#define MSELECT2MC_AXI_B_BRESP_SHIFT                    _MK_SHIFT_CONST(13)
#define MSELECT2MC_AXI_B_BRESP_FIELD                    _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_B_BRESP_SHIFT)
#define MSELECT2MC_AXI_B_BRESP_RANGE                    _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(13)
#define MSELECT2MC_AXI_B_BRESP_ROW                      0
#define MSELECT2MC_AXI_B_BRESP_OKAY                     _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_B_BRESP_EXOKAY                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_B_BRESP_SLVERR                   _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_B_BRESP_DECERR                   _MK_ENUM_CONST(3)


// Packet MSELECT2MC_AXI_R
#define MSELECT2MC_AXI_R_SIZE 80

#define MSELECT2MC_AXI_R_RDATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_R_RDATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSELECT2MC_AXI_R_RDATA_SHIFT)
#define MSELECT2MC_AXI_R_RDATA_RANGE                    _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_R_RDATA_ROW                      0

#define MSELECT2MC_AXI_R_RID_SHIFT                      _MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_R_RID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_R_RID_SHIFT)
#define MSELECT2MC_AXI_R_RID_RANGE                      _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_R_RID_ROW                        0

#define MSELECT2MC_AXI_R_RRESP_SHIFT                    _MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_R_RRESP_FIELD                    _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_R_RRESP_SHIFT)
#define MSELECT2MC_AXI_R_RRESP_RANGE                    _MK_SHIFT_CONST(78):_MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_R_RRESP_ROW                      0
#define MSELECT2MC_AXI_R_RRESP_OKAY                     _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_R_RRESP_EXOKAY                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_R_RRESP_SLVERR                   _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_R_RRESP_DECERR                   _MK_ENUM_CONST(3)

#define MSELECT2MC_AXI_R_RLAST_SHIFT                    _MK_SHIFT_CONST(79)
#define MSELECT2MC_AXI_R_RLAST_FIELD                    _MK_FIELD_CONST(0x1, MSELECT2MC_AXI_R_RLAST_SHIFT)
#define MSELECT2MC_AXI_R_RLAST_RANGE                    _MK_SHIFT_CONST(79):_MK_SHIFT_CONST(79)
#define MSELECT2MC_AXI_R_RLAST_ROW                      0
#define MSELECT2MC_AXI_R_RLAST_DISABLED                 _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_R_RLAST_ENABLED                  _MK_ENUM_CONST(1)


// Packet AXI2MC_AXI_A
#define AXI2MC_AXI_A_SIZE 63

#define AXI2MC_AXI_A_AADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_A_AADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_A_AADDR_SHIFT)
#define AXI2MC_AXI_A_AADDR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_A_AADDR_ROW                  0

#define AXI2MC_AXI_A_AID_SHIFT                  _MK_SHIFT_CONST(32)
#define AXI2MC_AXI_A_AID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_A_AID_SHIFT)
#define AXI2MC_AXI_A_AID_RANGE                  _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define AXI2MC_AXI_A_AID_ROW                    0

#define AXI2MC_AXI_A_ALEN_SHIFT                 _MK_SHIFT_CONST(45)
#define AXI2MC_AXI_A_ALEN_FIELD                 _MK_FIELD_CONST(0xf, AXI2MC_AXI_A_ALEN_SHIFT)
#define AXI2MC_AXI_A_ALEN_RANGE                 _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define AXI2MC_AXI_A_ALEN_ROW                   0
#define AXI2MC_AXI_A_ALEN_ONEDATA                       _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ALEN_TWODATA                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ALEN_THREEDATA                     _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ALEN_FOURDATA                      _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_ALEN_FIVEDATA                      _MK_ENUM_CONST(4)
#define AXI2MC_AXI_A_ALEN_SIXDATA                       _MK_ENUM_CONST(5)
#define AXI2MC_AXI_A_ALEN_SEVENDATA                     _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_ALEN_EIGHTDATA                     _MK_ENUM_CONST(7)
#define AXI2MC_AXI_A_ALEN_NINEDATA                      _MK_ENUM_CONST(8)
#define AXI2MC_AXI_A_ALEN_TENDATA                       _MK_ENUM_CONST(9)
#define AXI2MC_AXI_A_ALEN_ELEVENDATA                    _MK_ENUM_CONST(10)
#define AXI2MC_AXI_A_ALEN_TWELVEDATA                    _MK_ENUM_CONST(11)
#define AXI2MC_AXI_A_ALEN_THIRTEENDATA                  _MK_ENUM_CONST(12)
#define AXI2MC_AXI_A_ALEN_FOURTEENDATA                  _MK_ENUM_CONST(13)
#define AXI2MC_AXI_A_ALEN_FIFTHTEENDATA                 _MK_ENUM_CONST(14)
#define AXI2MC_AXI_A_ALEN_SIXTEENDATA                   _MK_ENUM_CONST(15)

#define AXI2MC_AXI_A_ASIZE_SHIFT                        _MK_SHIFT_CONST(49)
#define AXI2MC_AXI_A_ASIZE_FIELD                        _MK_FIELD_CONST(0x7, AXI2MC_AXI_A_ASIZE_SHIFT)
#define AXI2MC_AXI_A_ASIZE_RANGE                        _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define AXI2MC_AXI_A_ASIZE_ROW                  0
#define AXI2MC_AXI_A_ASIZE_ONEBYTE                      _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ASIZE_TWOBYTES                     _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ASIZE_FOURBYTES                    _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ASIZE_EIGHTBYTES                   _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_ASIZE_SIXTEENBYTES                 _MK_ENUM_CONST(4)
#define AXI2MC_AXI_A_ASIZE_THIRTYTWOBYTES                       _MK_ENUM_CONST(5)
#define AXI2MC_AXI_A_ASIZE_SIXTYFOURBYTES                       _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_ASIZE_ONEHUNDREDTWENTYEIGHTBYTES                   _MK_ENUM_CONST(7)

#define AXI2MC_AXI_A_ABURST_SHIFT                       _MK_SHIFT_CONST(52)
#define AXI2MC_AXI_A_ABURST_FIELD                       _MK_FIELD_CONST(0x3, AXI2MC_AXI_A_ABURST_SHIFT)
#define AXI2MC_AXI_A_ABURST_RANGE                       _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define AXI2MC_AXI_A_ABURST_ROW                 0
#define AXI2MC_AXI_A_ABURST_FIXED                       _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ABURST_INCR                        _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ABURST_WRAP                        _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ABURST_RSVD                        _MK_ENUM_CONST(3)

#define AXI2MC_AXI_A_ALOCK_SHIFT                        _MK_SHIFT_CONST(54)
#define AXI2MC_AXI_A_ALOCK_FIELD                        _MK_FIELD_CONST(0x3, AXI2MC_AXI_A_ALOCK_SHIFT)
#define AXI2MC_AXI_A_ALOCK_RANGE                        _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define AXI2MC_AXI_A_ALOCK_ROW                  0
#define AXI2MC_AXI_A_ALOCK_NORMAL                       _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ALOCK_EXCLUSIVE                    _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ALOCK_LOCKED                       _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ALOCK_RSVD                 _MK_ENUM_CONST(3)

#define AXI2MC_AXI_A_ACACHE_SHIFT                       _MK_SHIFT_CONST(56)
#define AXI2MC_AXI_A_ACACHE_FIELD                       _MK_FIELD_CONST(0xf, AXI2MC_AXI_A_ACACHE_SHIFT)
#define AXI2MC_AXI_A_ACACHE_RANGE                       _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define AXI2MC_AXI_A_ACACHE_ROW                 0
#define AXI2MC_AXI_A_ACACHE_NONCACHEABLE_NONBUFFERABLE                  _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ACACHE_BUFFERABLE                  _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ACACHE_CACHEABLE_DONOTALLOCATE                     _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ACACHE_CACHEABLE_BUFFERABLE_DONOTALLOCATE                  _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREAD                        _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREAD                   _MK_ENUM_CONST(7)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONWRITE                       _MK_ENUM_CONST(10)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONWRITE                  _MK_ENUM_CONST(11)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREADWRITE                   _MK_ENUM_CONST(14)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREADWRITE                      _MK_ENUM_CONST(15)

#define AXI2MC_AXI_A_APROT_SHIFT                        _MK_SHIFT_CONST(60)
#define AXI2MC_AXI_A_APROT_FIELD                        _MK_FIELD_CONST(0x7, AXI2MC_AXI_A_APROT_SHIFT)
#define AXI2MC_AXI_A_APROT_RANGE                        _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define AXI2MC_AXI_A_APROT_ROW                  0
#define AXI2MC_AXI_A_APROT_DATA_SECURE_NORMAL                   _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_APROT_DATA_SECURE_PRIVILEGED                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_APROT_DATA_NONSECURE_NORMAL                        _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_APROT_DATA_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_APROT_INST_SECURE_NORMAL                   _MK_ENUM_CONST(4)
#define AXI2MC_AXI_A_APROT_INST_SECURE_PRIVILEGED                       _MK_ENUM_CONST(5)
#define AXI2MC_AXI_A_APROT_INST_NONSECURE_NORMAL                        _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_APROT_INST_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(7)


// Packet AXI2MC_AXI_W
#define AXI2MC_AXI_W_SIZE 302

#define AXI2MC_AXI_W_WDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_W_WDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_W_WDATA_SHIFT)
#define AXI2MC_AXI_W_WDATA_RANGE                        _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_W_WDATA_ROW                  0

#define AXI2MC_AXI_W_WID_SHIFT                  _MK_SHIFT_CONST(256)
#define AXI2MC_AXI_W_WID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_W_WID_SHIFT)
#define AXI2MC_AXI_W_WID_RANGE                  _MK_SHIFT_CONST(268):_MK_SHIFT_CONST(256)
#define AXI2MC_AXI_W_WID_ROW                    0

#define AXI2MC_AXI_W_WSTRB_SHIFT                        _MK_SHIFT_CONST(269)
#define AXI2MC_AXI_W_WSTRB_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_W_WSTRB_SHIFT)
#define AXI2MC_AXI_W_WSTRB_RANGE                        _MK_SHIFT_CONST(300):_MK_SHIFT_CONST(269)
#define AXI2MC_AXI_W_WSTRB_ROW                  0

#define AXI2MC_AXI_W_WLAST_SHIFT                        _MK_SHIFT_CONST(301)
#define AXI2MC_AXI_W_WLAST_FIELD                        _MK_FIELD_CONST(0x1, AXI2MC_AXI_W_WLAST_SHIFT)
#define AXI2MC_AXI_W_WLAST_RANGE                        _MK_SHIFT_CONST(301):_MK_SHIFT_CONST(301)
#define AXI2MC_AXI_W_WLAST_ROW                  0
#define AXI2MC_AXI_W_WLAST_DISABLED                     _MK_ENUM_CONST(0)
#define AXI2MC_AXI_W_WLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet AXI2MC_AXI_B
#define AXI2MC_AXI_B_SIZE 15

#define AXI2MC_AXI_B_BID_SHIFT                  _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_B_BID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_B_BID_SHIFT)
#define AXI2MC_AXI_B_BID_RANGE                  _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_B_BID_ROW                    0

#define AXI2MC_AXI_B_BRESP_SHIFT                        _MK_SHIFT_CONST(13)
#define AXI2MC_AXI_B_BRESP_FIELD                        _MK_FIELD_CONST(0x3, AXI2MC_AXI_B_BRESP_SHIFT)
#define AXI2MC_AXI_B_BRESP_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(13)
#define AXI2MC_AXI_B_BRESP_ROW                  0
#define AXI2MC_AXI_B_BRESP_OKAY                 _MK_ENUM_CONST(0)
#define AXI2MC_AXI_B_BRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_B_BRESP_SLVERR                       _MK_ENUM_CONST(2)
#define AXI2MC_AXI_B_BRESP_DECERR                       _MK_ENUM_CONST(3)


// Packet AXI2MC_AXI_R
#define AXI2MC_AXI_R_SIZE 272

#define AXI2MC_AXI_R_RDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_R_RDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_R_RDATA_SHIFT)
#define AXI2MC_AXI_R_RDATA_RANGE                        _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_R_RDATA_ROW                  0

#define AXI2MC_AXI_R_RID_SHIFT                  _MK_SHIFT_CONST(256)
#define AXI2MC_AXI_R_RID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_R_RID_SHIFT)
#define AXI2MC_AXI_R_RID_RANGE                  _MK_SHIFT_CONST(268):_MK_SHIFT_CONST(256)
#define AXI2MC_AXI_R_RID_ROW                    0

#define AXI2MC_AXI_R_RRESP_SHIFT                        _MK_SHIFT_CONST(269)
#define AXI2MC_AXI_R_RRESP_FIELD                        _MK_FIELD_CONST(0x3, AXI2MC_AXI_R_RRESP_SHIFT)
#define AXI2MC_AXI_R_RRESP_RANGE                        _MK_SHIFT_CONST(270):_MK_SHIFT_CONST(269)
#define AXI2MC_AXI_R_RRESP_ROW                  0
#define AXI2MC_AXI_R_RRESP_OKAY                 _MK_ENUM_CONST(0)
#define AXI2MC_AXI_R_RRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_R_RRESP_SLVERR                       _MK_ENUM_CONST(2)
#define AXI2MC_AXI_R_RRESP_DECERR                       _MK_ENUM_CONST(3)

#define AXI2MC_AXI_R_RLAST_SHIFT                        _MK_SHIFT_CONST(271)
#define AXI2MC_AXI_R_RLAST_FIELD                        _MK_FIELD_CONST(0x1, AXI2MC_AXI_R_RLAST_SHIFT)
#define AXI2MC_AXI_R_RLAST_RANGE                        _MK_SHIFT_CONST(271):_MK_SHIFT_CONST(271)
#define AXI2MC_AXI_R_RLAST_ROW                  0
#define AXI2MC_AXI_R_RLAST_DISABLED                     _MK_ENUM_CONST(0)
#define AXI2MC_AXI_R_RLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet MC_AXI_RWREQ
#define MC_AXI_RWREQ_SIZE 116

#define MC_AXI_RWREQ_AADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_AXI_RWREQ_AADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, MC_AXI_RWREQ_AADDR_SHIFT)
#define MC_AXI_RWREQ_AADDR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MC_AXI_RWREQ_AADDR_ROW                  0

#define MC_AXI_RWREQ_AID_SHIFT                  _MK_SHIFT_CONST(32)
#define MC_AXI_RWREQ_AID_FIELD                  _MK_FIELD_CONST(0x1fff, MC_AXI_RWREQ_AID_SHIFT)
#define MC_AXI_RWREQ_AID_RANGE                  _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define MC_AXI_RWREQ_AID_ROW                    0

#define MC_AXI_RWREQ_ALEN_SHIFT                 _MK_SHIFT_CONST(45)
#define MC_AXI_RWREQ_ALEN_FIELD                 _MK_FIELD_CONST(0xf, MC_AXI_RWREQ_ALEN_SHIFT)
#define MC_AXI_RWREQ_ALEN_RANGE                 _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define MC_AXI_RWREQ_ALEN_ROW                   0

#define MC_AXI_RWREQ_ASIZE_SHIFT                        _MK_SHIFT_CONST(49)
#define MC_AXI_RWREQ_ASIZE_FIELD                        _MK_FIELD_CONST(0x7, MC_AXI_RWREQ_ASIZE_SHIFT)
#define MC_AXI_RWREQ_ASIZE_RANGE                        _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define MC_AXI_RWREQ_ASIZE_ROW                  2

#define MC_AXI_RWREQ_ABURST_SHIFT                       _MK_SHIFT_CONST(52)
#define MC_AXI_RWREQ_ABURST_FIELD                       _MK_FIELD_CONST(0x3, MC_AXI_RWREQ_ABURST_SHIFT)
#define MC_AXI_RWREQ_ABURST_RANGE                       _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define MC_AXI_RWREQ_ABURST_ROW                 0
#define MC_AXI_RWREQ_ABURST_FIXED                       _MK_ENUM_CONST(0)
#define MC_AXI_RWREQ_ABURST_INCR                        _MK_ENUM_CONST(1)
#define MC_AXI_RWREQ_ABURST_WRAP                        _MK_ENUM_CONST(2)
#define MC_AXI_RWREQ_ABURST_RSVD                        _MK_ENUM_CONST(3)

#define MC_AXI_RWREQ_ALOCK_SHIFT                        _MK_SHIFT_CONST(54)
#define MC_AXI_RWREQ_ALOCK_FIELD                        _MK_FIELD_CONST(0x3, MC_AXI_RWREQ_ALOCK_SHIFT)
#define MC_AXI_RWREQ_ALOCK_RANGE                        _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define MC_AXI_RWREQ_ALOCK_ROW                  0

#define MC_AXI_RWREQ_ACACHE_SHIFT                       _MK_SHIFT_CONST(56)
#define MC_AXI_RWREQ_ACACHE_FIELD                       _MK_FIELD_CONST(0xf, MC_AXI_RWREQ_ACACHE_SHIFT)
#define MC_AXI_RWREQ_ACACHE_RANGE                       _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define MC_AXI_RWREQ_ACACHE_ROW                 0

#define MC_AXI_RWREQ_APROT_SHIFT                        _MK_SHIFT_CONST(60)
#define MC_AXI_RWREQ_APROT_FIELD                        _MK_FIELD_CONST(0x7, MC_AXI_RWREQ_APROT_SHIFT)
#define MC_AXI_RWREQ_APROT_RANGE                        _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define MC_AXI_RWREQ_APROT_ROW                  0

#define MC_AXI_RWREQ_ASB_SHIFT                  _MK_SHIFT_CONST(63)
#define MC_AXI_RWREQ_ASB_FIELD                  _MK_FIELD_CONST(0x3, MC_AXI_RWREQ_ASB_SHIFT)
#define MC_AXI_RWREQ_ASB_RANGE                  _MK_SHIFT_CONST(64):_MK_SHIFT_CONST(63)
#define MC_AXI_RWREQ_ASB_ROW                    0

#define MC_AXI_RWREQ_ARW_SHIFT                  _MK_SHIFT_CONST(65)
#define MC_AXI_RWREQ_ARW_FIELD                  _MK_FIELD_CONST(0x1, MC_AXI_RWREQ_ARW_SHIFT)
#define MC_AXI_RWREQ_ARW_RANGE                  _MK_SHIFT_CONST(65):_MK_SHIFT_CONST(65)
#define MC_AXI_RWREQ_ARW_ROW                    0

#define MC_AXI_RWREQ_ACT_AADDR_SHIFT                    _MK_SHIFT_CONST(66)
#define MC_AXI_RWREQ_ACT_AADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, MC_AXI_RWREQ_ACT_AADDR_SHIFT)
#define MC_AXI_RWREQ_ACT_AADDR_RANGE                    _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(66)
#define MC_AXI_RWREQ_ACT_AADDR_ROW                      0

#define MC_AXI_RWREQ_ACT_ALEN_SHIFT                     _MK_SHIFT_CONST(98)
#define MC_AXI_RWREQ_ACT_ALEN_FIELD                     _MK_FIELD_CONST(0xf, MC_AXI_RWREQ_ACT_ALEN_SHIFT)
#define MC_AXI_RWREQ_ACT_ALEN_RANGE                     _MK_SHIFT_CONST(101):_MK_SHIFT_CONST(98)
#define MC_AXI_RWREQ_ACT_ALEN_ROW                       0

#define MC_AXI_RWREQ_ACT_ASIZE_SHIFT                    _MK_SHIFT_CONST(102)
#define MC_AXI_RWREQ_ACT_ASIZE_FIELD                    _MK_FIELD_CONST(0x7, MC_AXI_RWREQ_ACT_ASIZE_SHIFT)
#define MC_AXI_RWREQ_ACT_ASIZE_RANGE                    _MK_SHIFT_CONST(104):_MK_SHIFT_CONST(102)
#define MC_AXI_RWREQ_ACT_ASIZE_ROW                      0

#define MC_AXI_RWREQ_DOUBLEREQ_SHIFT                    _MK_SHIFT_CONST(105)
#define MC_AXI_RWREQ_DOUBLEREQ_FIELD                    _MK_FIELD_CONST(0x1, MC_AXI_RWREQ_DOUBLEREQ_SHIFT)
#define MC_AXI_RWREQ_DOUBLEREQ_RANGE                    _MK_SHIFT_CONST(105):_MK_SHIFT_CONST(105)
#define MC_AXI_RWREQ_DOUBLEREQ_ROW                      0

#define MC_AXI_RWREQ_ILLEGALACC_SHIFT                   _MK_SHIFT_CONST(106)
#define MC_AXI_RWREQ_ILLEGALACC_FIELD                   _MK_FIELD_CONST(0x1, MC_AXI_RWREQ_ILLEGALACC_SHIFT)
#define MC_AXI_RWREQ_ILLEGALACC_RANGE                   _MK_SHIFT_CONST(106):_MK_SHIFT_CONST(106)
#define MC_AXI_RWREQ_ILLEGALACC_ROW                     0

#define MC_AXI_RWREQ_TAG_SHIFT                  _MK_SHIFT_CONST(107)
#define MC_AXI_RWREQ_TAG_FIELD                  _MK_FIELD_CONST(0x1ff, MC_AXI_RWREQ_TAG_SHIFT)
#define MC_AXI_RWREQ_TAG_RANGE                  _MK_SHIFT_CONST(115):_MK_SHIFT_CONST(107)
#define MC_AXI_RWREQ_TAG_ROW                    0


// Packet CSR_C2MC_CLKEN
#define CSR_C2MC_CLKEN_SIZE 1

#define CSR_C2MC_CLKEN_CLKEN_SHIFT                      _MK_SHIFT_CONST(0)
#define CSR_C2MC_CLKEN_CLKEN_FIELD                      _MK_FIELD_CONST(0x1, CSR_C2MC_CLKEN_CLKEN_SHIFT)
#define CSR_C2MC_CLKEN_CLKEN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSR_C2MC_CLKEN_CLKEN_ROW                        0


// Packet CSR_C2MC_RESET
#define CSR_C2MC_RESET_SIZE 1

#define CSR_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CSR_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CSR_C2MC_RESET_RSTN_SHIFT)
#define CSR_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSR_C2MC_RESET_RSTN_ROW                 0


// Packet CSR_C2MC_REQ
#define CSR_C2MC_REQ_SIZE 34

#define CSR_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CSR_C2MC_REQ_ADR_SHIFT)
#define CSR_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSR_C2MC_REQ_ADR_ROW                    0

#define CSR_C2MC_REQ_SWID_SHIFT                 _MK_SHIFT_CONST(32)
#define CSR_C2MC_REQ_SWID_FIELD                 _MK_FIELD_CONST(0x1, CSR_C2MC_REQ_SWID_SHIFT)
#define CSR_C2MC_REQ_SWID_RANGE                 _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define CSR_C2MC_REQ_SWID_ROW                   0

#define CSR_C2MC_REQ_VPR_SHIFT                  _MK_SHIFT_CONST(33)
#define CSR_C2MC_REQ_VPR_FIELD                  _MK_FIELD_CONST(0x1, CSR_C2MC_REQ_VPR_SHIFT)
#define CSR_C2MC_REQ_VPR_RANGE                  _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(33)
#define CSR_C2MC_REQ_VPR_ROW                    0


// Packet CSR_C2MC_SIZE
#define CSR_C2MC_SIZE_SIZE 1

#define CSR_C2MC_SIZE_SIZE_SHIFT                        _MK_SHIFT_CONST(0)
#define CSR_C2MC_SIZE_SIZE_FIELD                        _MK_FIELD_CONST(0x1, CSR_C2MC_SIZE_SIZE_SHIFT)
#define CSR_C2MC_SIZE_SIZE_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSR_C2MC_SIZE_SIZE_ROW                  0


// Packet CSR_C2MC_SECURE
#define CSR_C2MC_SECURE_SIZE 1

#define CSR_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CSR_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CSR_C2MC_SECURE_SECURE_SHIFT)
#define CSR_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSR_C2MC_SECURE_SECURE_ROW                      0


// Packet CSR_C2MC_TAG
#define CSR_C2MC_TAG_SIZE 9

#define CSR_C2MC_TAG_TAG_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_TAG_TAG_FIELD                  _MK_FIELD_CONST(0x1ff, CSR_C2MC_TAG_TAG_SHIFT)
#define CSR_C2MC_TAG_TAG_RANGE                  _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(0)
#define CSR_C2MC_TAG_TAG_ROW                    0


// Packet CSR_C2MC_BP_REQ
#define CSR_C2MC_BP_REQ_SIZE 48

#define CSR_C2MC_BP_REQ_BASEADR_SHIFT                   _MK_SHIFT_CONST(0)
#define CSR_C2MC_BP_REQ_BASEADR_FIELD                   _MK_FIELD_CONST(0xffffffff, CSR_C2MC_BP_REQ_BASEADR_SHIFT)
#define CSR_C2MC_BP_REQ_BASEADR_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSR_C2MC_BP_REQ_BASEADR_ROW                     0

#define CSR_C2MC_BP_REQ_PITCH_SHIFT                     _MK_SHIFT_CONST(32)
#define CSR_C2MC_BP_REQ_PITCH_FIELD                     _MK_FIELD_CONST(0xffff, CSR_C2MC_BP_REQ_PITCH_SHIFT)
#define CSR_C2MC_BP_REQ_PITCH_RANGE                     _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(32)
#define CSR_C2MC_BP_REQ_PITCH_ROW                       0


// Packet CSR_C2MC_ADRXY
#define CSR_C2MC_ADRXY_SIZE 30

#define CSR_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CSR_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CSR_C2MC_ADRXY_OFFX_SHIFT)
#define CSR_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CSR_C2MC_ADRXY_OFFX_ROW                 0

#define CSR_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CSR_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CSR_C2MC_ADRXY_OFFY_SHIFT)
#define CSR_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CSR_C2MC_ADRXY_OFFY_ROW                 0


// Packet CSR_C2MC_TILE
#define CSR_C2MC_TILE_SIZE 34

#define CSR_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CSR_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0xffffffff, CSR_C2MC_TILE_LINADR_SHIFT)
#define CSR_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSR_C2MC_TILE_LINADR_ROW                        0

#define CSR_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(32)
#define CSR_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CSR_C2MC_TILE_TMODE_SHIFT)
#define CSR_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define CSR_C2MC_TILE_TMODE_ROW                 0
#define CSR_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CSR_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)

#define CSR_C2MC_TILE_VPR_SHIFT                 _MK_SHIFT_CONST(33)
#define CSR_C2MC_TILE_VPR_FIELD                 _MK_FIELD_CONST(0x1, CSR_C2MC_TILE_VPR_SHIFT)
#define CSR_C2MC_TILE_VPR_RANGE                 _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(33)
#define CSR_C2MC_TILE_VPR_ROW                   0


// Packet CSR_C2MC_RDI
#define CSR_C2MC_RDI_SIZE 257

#define CSR_C2MC_RDI_RDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_RDI_RDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CSR_C2MC_RDI_RDI_SHIFT)
#define CSR_C2MC_RDI_RDI_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define CSR_C2MC_RDI_RDI_ROW                    0

#define CSR_C2MC_RDI_RVPR_SHIFT                 _MK_SHIFT_CONST(256)
#define CSR_C2MC_RDI_RVPR_FIELD                 _MK_FIELD_CONST(0x1, CSR_C2MC_RDI_RVPR_SHIFT)
#define CSR_C2MC_RDI_RVPR_RANGE                 _MK_SHIFT_CONST(256):_MK_SHIFT_CONST(256)
#define CSR_C2MC_RDI_RVPR_ROW                   0


// Packet CSR_C2MC_HP
#define CSR_C2MC_HP_SIZE 38

#define CSR_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CSR_C2MC_HP_HPTH_SHIFT)
#define CSR_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSR_C2MC_HP_HPTH_ROW                    0

#define CSR_C2MC_HP_HPTM_SHIFT                  _MK_SHIFT_CONST(32)
#define CSR_C2MC_HP_HPTM_FIELD                  _MK_FIELD_CONST(0x3f, CSR_C2MC_HP_HPTM_SHIFT)
#define CSR_C2MC_HP_HPTM_RANGE                  _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(32)
#define CSR_C2MC_HP_HPTM_ROW                    0


// Packet CSR_C2MC_HYST
#define CSR_C2MC_HYST_SIZE 32

#define CSR_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CSR_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xff, CSR_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CSR_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CSR_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CSR_C2MC_HYST_DHYST_TM_SHIFT                    _MK_SHIFT_CONST(8)
#define CSR_C2MC_HYST_DHYST_TM_FIELD                    _MK_FIELD_CONST(0xff, CSR_C2MC_HYST_DHYST_TM_SHIFT)
#define CSR_C2MC_HYST_DHYST_TM_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CSR_C2MC_HYST_DHYST_TM_ROW                      0

#define CSR_C2MC_HYST_DHYST_TH_SHIFT                    _MK_SHIFT_CONST(16)
#define CSR_C2MC_HYST_DHYST_TH_FIELD                    _MK_FIELD_CONST(0xff, CSR_C2MC_HYST_DHYST_TH_SHIFT)
#define CSR_C2MC_HYST_DHYST_TH_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define CSR_C2MC_HYST_DHYST_TH_ROW                      0

#define CSR_C2MC_HYST_HYST_TM_SHIFT                     _MK_SHIFT_CONST(24)
#define CSR_C2MC_HYST_HYST_TM_FIELD                     _MK_FIELD_CONST(0xf, CSR_C2MC_HYST_HYST_TM_SHIFT)
#define CSR_C2MC_HYST_HYST_TM_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(24)
#define CSR_C2MC_HYST_HYST_TM_ROW                       0

#define CSR_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CSR_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CSR_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CSR_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CSR_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CSR_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CSR_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CSR_C2MC_HYST_HYST_EN_SHIFT)
#define CSR_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CSR_C2MC_HYST_HYST_EN_ROW                       0


// Packet CSW_C2MC_CLKEN
#define CSW_C2MC_CLKEN_SIZE 1

#define CSW_C2MC_CLKEN_CLKEN_SHIFT                      _MK_SHIFT_CONST(0)
#define CSW_C2MC_CLKEN_CLKEN_FIELD                      _MK_FIELD_CONST(0x1, CSW_C2MC_CLKEN_CLKEN_SHIFT)
#define CSW_C2MC_CLKEN_CLKEN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSW_C2MC_CLKEN_CLKEN_ROW                        0


// Packet CSW_C2MC_RESET
#define CSW_C2MC_RESET_SIZE 1

#define CSW_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CSW_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CSW_C2MC_RESET_RSTN_SHIFT)
#define CSW_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSW_C2MC_RESET_RSTN_ROW                 0


// Packet CSW_C2MC_REQ
#define CSW_C2MC_REQ_SIZE 323

#define CSW_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CSW_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ_ADR_SHIFT)
#define CSW_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_REQ_ADR_ROW                    0

#define CSW_C2MC_REQ_BE_SHIFT                   _MK_SHIFT_CONST(32)
#define CSW_C2MC_REQ_BE_FIELD                   _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ_BE_SHIFT)
#define CSW_C2MC_REQ_BE_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CSW_C2MC_REQ_BE_ROW                     0

#define CSW_C2MC_REQ_WDO_SHIFT                  _MK_SHIFT_CONST(64)
#define CSW_C2MC_REQ_WDO_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ_WDO_SHIFT)
#define CSW_C2MC_REQ_WDO_RANGE                  _MK_SHIFT_CONST(319):_MK_SHIFT_CONST(64)
#define CSW_C2MC_REQ_WDO_ROW                    0

#define CSW_C2MC_REQ_TAG_SHIFT                  _MK_SHIFT_CONST(320)
#define CSW_C2MC_REQ_TAG_FIELD                  _MK_FIELD_CONST(0x1, CSW_C2MC_REQ_TAG_SHIFT)
#define CSW_C2MC_REQ_TAG_RANGE                  _MK_SHIFT_CONST(320):_MK_SHIFT_CONST(320)
#define CSW_C2MC_REQ_TAG_ROW                    0

#define CSW_C2MC_REQ_SWID_SHIFT                 _MK_SHIFT_CONST(321)
#define CSW_C2MC_REQ_SWID_FIELD                 _MK_FIELD_CONST(0x1, CSW_C2MC_REQ_SWID_SHIFT)
#define CSW_C2MC_REQ_SWID_RANGE                 _MK_SHIFT_CONST(321):_MK_SHIFT_CONST(321)
#define CSW_C2MC_REQ_SWID_ROW                   0

#define CSW_C2MC_REQ_VPR_SHIFT                  _MK_SHIFT_CONST(322)
#define CSW_C2MC_REQ_VPR_FIELD                  _MK_FIELD_CONST(0x1, CSW_C2MC_REQ_VPR_SHIFT)
#define CSW_C2MC_REQ_VPR_RANGE                  _MK_SHIFT_CONST(322):_MK_SHIFT_CONST(322)
#define CSW_C2MC_REQ_VPR_ROW                    0


// Packet CSW_C2MC_SECURE
#define CSW_C2MC_SECURE_SIZE 1

#define CSW_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CSW_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CSW_C2MC_SECURE_SECURE_SHIFT)
#define CSW_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSW_C2MC_SECURE_SECURE_ROW                      0


// Packet CSW_C2MC_BP_REQ
#define CSW_C2MC_BP_REQ_SIZE 337

#define CSW_C2MC_BP_REQ_BASEADR_SHIFT                   _MK_SHIFT_CONST(0)
#define CSW_C2MC_BP_REQ_BASEADR_FIELD                   _MK_FIELD_CONST(0xffffffff, CSW_C2MC_BP_REQ_BASEADR_SHIFT)
#define CSW_C2MC_BP_REQ_BASEADR_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_BP_REQ_BASEADR_ROW                     0

#define CSW_C2MC_BP_REQ_PITCH_SHIFT                     _MK_SHIFT_CONST(32)
#define CSW_C2MC_BP_REQ_PITCH_FIELD                     _MK_FIELD_CONST(0xffff, CSW_C2MC_BP_REQ_PITCH_SHIFT)
#define CSW_C2MC_BP_REQ_PITCH_RANGE                     _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(32)
#define CSW_C2MC_BP_REQ_PITCH_ROW                       0

#define CSW_C2MC_BP_REQ_BE_SHIFT                        _MK_SHIFT_CONST(48)
#define CSW_C2MC_BP_REQ_BE_FIELD                        _MK_FIELD_CONST(0xffffffff, CSW_C2MC_BP_REQ_BE_SHIFT)
#define CSW_C2MC_BP_REQ_BE_RANGE                        _MK_SHIFT_CONST(79):_MK_SHIFT_CONST(48)
#define CSW_C2MC_BP_REQ_BE_ROW                  0

#define CSW_C2MC_BP_REQ_WDO_SHIFT                       _MK_SHIFT_CONST(80)
#define CSW_C2MC_BP_REQ_WDO_FIELD                       _MK_FIELD_CONST(0xffffffff, CSW_C2MC_BP_REQ_WDO_SHIFT)
#define CSW_C2MC_BP_REQ_WDO_RANGE                       _MK_SHIFT_CONST(335):_MK_SHIFT_CONST(80)
#define CSW_C2MC_BP_REQ_WDO_ROW                 0

#define CSW_C2MC_BP_REQ_TAG_SHIFT                       _MK_SHIFT_CONST(336)
#define CSW_C2MC_BP_REQ_TAG_FIELD                       _MK_FIELD_CONST(0x1, CSW_C2MC_BP_REQ_TAG_SHIFT)
#define CSW_C2MC_BP_REQ_TAG_RANGE                       _MK_SHIFT_CONST(336):_MK_SHIFT_CONST(336)
#define CSW_C2MC_BP_REQ_TAG_ROW                 0


// Packet CSW_C2MC_ADRXY
#define CSW_C2MC_ADRXY_SIZE 30

#define CSW_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CSW_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CSW_C2MC_ADRXY_OFFX_SHIFT)
#define CSW_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CSW_C2MC_ADRXY_OFFX_ROW                 0

#define CSW_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CSW_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CSW_C2MC_ADRXY_OFFY_SHIFT)
#define CSW_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CSW_C2MC_ADRXY_OFFY_ROW                 0


// Packet CSW_C2MC_TILE
#define CSW_C2MC_TILE_SIZE 33

#define CSW_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CSW_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0xffffffff, CSW_C2MC_TILE_LINADR_SHIFT)
#define CSW_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_TILE_LINADR_ROW                        0

#define CSW_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(32)
#define CSW_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CSW_C2MC_TILE_TMODE_SHIFT)
#define CSW_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define CSW_C2MC_TILE_TMODE_ROW                 0
#define CSW_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CSW_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)


// Packet CSW_C2MC_XDI
#define CSW_C2MC_XDI_SIZE 32

#define CSW_C2MC_XDI_XDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CSW_C2MC_XDI_XDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_XDI_XDI_SHIFT)
#define CSW_C2MC_XDI_XDI_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_XDI_XDI_ROW                    0


// Packet CSW_C2MC_HP
#define CSW_C2MC_HP_SIZE 32

#define CSW_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CSW_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_HP_HPTH_SHIFT)
#define CSW_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_HP_HPTH_ROW                    0


// Packet CSW_C2MC_WCOAL
#define CSW_C2MC_WCOAL_SIZE 32

#define CSW_C2MC_WCOAL_WCOALTM_SHIFT                    _MK_SHIFT_CONST(0)
#define CSW_C2MC_WCOAL_WCOALTM_FIELD                    _MK_FIELD_CONST(0xffffffff, CSW_C2MC_WCOAL_WCOALTM_SHIFT)
#define CSW_C2MC_WCOAL_WCOALTM_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_WCOAL_WCOALTM_ROW                      0


// Packet CSW_C2MC_HYST
#define CSW_C2MC_HYST_SIZE 32

#define CSW_C2MC_HYST_HYST_SHIFT                        _MK_SHIFT_CONST(0)
#define CSW_C2MC_HYST_HYST_FIELD                        _MK_FIELD_CONST(0xffffffff, CSW_C2MC_HYST_HYST_SHIFT)
#define CSW_C2MC_HYST_HYST_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_HYST_HYST_ROW                  0


// Packet CBR_C2MC_CLKEN
#define CBR_C2MC_CLKEN_SIZE 1

#define CBR_C2MC_CLKEN_CLKEN_SHIFT                      _MK_SHIFT_CONST(0)
#define CBR_C2MC_CLKEN_CLKEN_FIELD                      _MK_FIELD_CONST(0x1, CBR_C2MC_CLKEN_CLKEN_SHIFT)
#define CBR_C2MC_CLKEN_CLKEN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_CLKEN_CLKEN_ROW                        0


// Packet CBR_C2MC_RESET
#define CBR_C2MC_RESET_SIZE 1

#define CBR_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CBR_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CBR_C2MC_RESET_RSTN_SHIFT)
#define CBR_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_RESET_RSTN_ROW                 0


// Packet CBR_C2MC_REQP
#define CBR_C2MC_REQP_SIZE 264

#define CBR_C2MC_REQP_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define CBR_C2MC_REQP_ADR_FIELD                 _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_ADR_SHIFT)
#define CBR_C2MC_REQP_ADR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBR_C2MC_REQP_ADR_ROW                   0

#define CBR_C2MC_REQP_ADRU_SHIFT                        _MK_SHIFT_CONST(32)
#define CBR_C2MC_REQP_ADRU_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_ADRU_SHIFT)
#define CBR_C2MC_REQP_ADRU_RANGE                        _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBR_C2MC_REQP_ADRU_ROW                  0

#define CBR_C2MC_REQP_ADRV_SHIFT                        _MK_SHIFT_CONST(64)
#define CBR_C2MC_REQP_ADRV_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_ADRV_SHIFT)
#define CBR_C2MC_REQP_ADRV_RANGE                        _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CBR_C2MC_REQP_ADRV_ROW                  0

#define CBR_C2MC_REQP_LS_SHIFT                  _MK_SHIFT_CONST(96)
#define CBR_C2MC_REQP_LS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_LS_SHIFT)
#define CBR_C2MC_REQP_LS_RANGE                  _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define CBR_C2MC_REQP_LS_ROW                    0

#define CBR_C2MC_REQP_LSUV_SHIFT                        _MK_SHIFT_CONST(128)
#define CBR_C2MC_REQP_LSUV_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_LSUV_SHIFT)
#define CBR_C2MC_REQP_LSUV_RANGE                        _MK_SHIFT_CONST(159):_MK_SHIFT_CONST(128)
#define CBR_C2MC_REQP_LSUV_ROW                  0

#define CBR_C2MC_REQP_HS_SHIFT                  _MK_SHIFT_CONST(160)
#define CBR_C2MC_REQP_HS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_HS_SHIFT)
#define CBR_C2MC_REQP_HS_RANGE                  _MK_SHIFT_CONST(191):_MK_SHIFT_CONST(160)
#define CBR_C2MC_REQP_HS_ROW                    0

#define CBR_C2MC_REQP_VS_SHIFT                  _MK_SHIFT_CONST(192)
#define CBR_C2MC_REQP_VS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_VS_SHIFT)
#define CBR_C2MC_REQP_VS_RANGE                  _MK_SHIFT_CONST(223):_MK_SHIFT_CONST(192)
#define CBR_C2MC_REQP_VS_ROW                    0

#define CBR_C2MC_REQP_DL_SHIFT                  _MK_SHIFT_CONST(224)
#define CBR_C2MC_REQP_DL_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_DL_SHIFT)
#define CBR_C2MC_REQP_DL_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(224)
#define CBR_C2MC_REQP_DL_ROW                    0

#define CBR_C2MC_REQP_HD_SHIFT                  _MK_SHIFT_CONST(256)
#define CBR_C2MC_REQP_HD_FIELD                  _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_HD_SHIFT)
#define CBR_C2MC_REQP_HD_RANGE                  _MK_SHIFT_CONST(256):_MK_SHIFT_CONST(256)
#define CBR_C2MC_REQP_HD_ROW                    0

#define CBR_C2MC_REQP_VD_SHIFT                  _MK_SHIFT_CONST(257)
#define CBR_C2MC_REQP_VD_FIELD                  _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_VD_SHIFT)
#define CBR_C2MC_REQP_VD_RANGE                  _MK_SHIFT_CONST(257):_MK_SHIFT_CONST(257)
#define CBR_C2MC_REQP_VD_ROW                    0

#define CBR_C2MC_REQP_VX2_SHIFT                 _MK_SHIFT_CONST(258)
#define CBR_C2MC_REQP_VX2_FIELD                 _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_VX2_SHIFT)
#define CBR_C2MC_REQP_VX2_RANGE                 _MK_SHIFT_CONST(258):_MK_SHIFT_CONST(258)
#define CBR_C2MC_REQP_VX2_ROW                   0

#define CBR_C2MC_REQP_LP_SHIFT                  _MK_SHIFT_CONST(259)
#define CBR_C2MC_REQP_LP_FIELD                  _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_LP_SHIFT)
#define CBR_C2MC_REQP_LP_RANGE                  _MK_SHIFT_CONST(259):_MK_SHIFT_CONST(259)
#define CBR_C2MC_REQP_LP_ROW                    0

#define CBR_C2MC_REQP_YUV_SHIFT                 _MK_SHIFT_CONST(260)
#define CBR_C2MC_REQP_YUV_FIELD                 _MK_FIELD_CONST(0x7, CBR_C2MC_REQP_YUV_SHIFT)
#define CBR_C2MC_REQP_YUV_RANGE                 _MK_SHIFT_CONST(262):_MK_SHIFT_CONST(260)
#define CBR_C2MC_REQP_YUV_ROW                   0

#define CBR_C2MC_REQP_VPR_SHIFT                 _MK_SHIFT_CONST(263)
#define CBR_C2MC_REQP_VPR_FIELD                 _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_VPR_SHIFT)
#define CBR_C2MC_REQP_VPR_RANGE                 _MK_SHIFT_CONST(263):_MK_SHIFT_CONST(263)
#define CBR_C2MC_REQP_VPR_ROW                   0


// Packet CBR_C2MC_SECURE
#define CBR_C2MC_SECURE_SIZE 1

#define CBR_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CBR_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CBR_C2MC_SECURE_SECURE_SHIFT)
#define CBR_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_SECURE_SECURE_ROW                      0


// Packet CBR_C2MC_ADRXY
#define CBR_C2MC_ADRXY_SIZE 44

#define CBR_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CBR_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CBR_C2MC_ADRXY_OFFX_SHIFT)
#define CBR_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CBR_C2MC_ADRXY_OFFX_ROW                 0

#define CBR_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CBR_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CBR_C2MC_ADRXY_OFFY_SHIFT)
#define CBR_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CBR_C2MC_ADRXY_OFFY_ROW                 0

#define CBR_C2MC_ADRXY_OFFYUV_SHIFT                     _MK_SHIFT_CONST(30)
#define CBR_C2MC_ADRXY_OFFYUV_FIELD                     _MK_FIELD_CONST(0x3fff, CBR_C2MC_ADRXY_OFFYUV_SHIFT)
#define CBR_C2MC_ADRXY_OFFYUV_RANGE                     _MK_SHIFT_CONST(43):_MK_SHIFT_CONST(30)
#define CBR_C2MC_ADRXY_OFFYUV_ROW                       0


// Packet CBR_C2MC_TILE
#define CBR_C2MC_TILE_SIZE 98

#define CBR_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CBR_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0xffffffff, CBR_C2MC_TILE_LINADR_SHIFT)
#define CBR_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBR_C2MC_TILE_LINADR_ROW                        0

#define CBR_C2MC_TILE_LINADRU_SHIFT                     _MK_SHIFT_CONST(32)
#define CBR_C2MC_TILE_LINADRU_FIELD                     _MK_FIELD_CONST(0xffffffff, CBR_C2MC_TILE_LINADRU_SHIFT)
#define CBR_C2MC_TILE_LINADRU_RANGE                     _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBR_C2MC_TILE_LINADRU_ROW                       0

#define CBR_C2MC_TILE_LINADRV_SHIFT                     _MK_SHIFT_CONST(64)
#define CBR_C2MC_TILE_LINADRV_FIELD                     _MK_FIELD_CONST(0xffffffff, CBR_C2MC_TILE_LINADRV_SHIFT)
#define CBR_C2MC_TILE_LINADRV_RANGE                     _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CBR_C2MC_TILE_LINADRV_ROW                       0

#define CBR_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(96)
#define CBR_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CBR_C2MC_TILE_TMODE_SHIFT)
#define CBR_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(96):_MK_SHIFT_CONST(96)
#define CBR_C2MC_TILE_TMODE_ROW                 0
#define CBR_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CBR_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)

#define CBR_C2MC_TILE_TMODEUV_SHIFT                     _MK_SHIFT_CONST(97)
#define CBR_C2MC_TILE_TMODEUV_FIELD                     _MK_FIELD_CONST(0x1, CBR_C2MC_TILE_TMODEUV_SHIFT)
#define CBR_C2MC_TILE_TMODEUV_RANGE                     _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(97)
#define CBR_C2MC_TILE_TMODEUV_ROW                       0
#define CBR_C2MC_TILE_TMODEUV_LINEAR                    _MK_ENUM_CONST(0)
#define CBR_C2MC_TILE_TMODEUV_TILED                     _MK_ENUM_CONST(1)


// Packet CBR_C2MC_RDYP
#define CBR_C2MC_RDYP_SIZE 1

#define CBR_C2MC_RDYP_RDYP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBR_C2MC_RDYP_RDYP_FIELD                        _MK_FIELD_CONST(0x1, CBR_C2MC_RDYP_RDYP_SHIFT)
#define CBR_C2MC_RDYP_RDYP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_RDYP_RDYP_ROW                  0


// Packet CBR_C2MC_OUTSTD
#define CBR_C2MC_OUTSTD_SIZE 1

#define CBR_C2MC_OUTSTD_OUTSTD_SHIFT                    _MK_SHIFT_CONST(0)
#define CBR_C2MC_OUTSTD_OUTSTD_FIELD                    _MK_FIELD_CONST(0x1, CBR_C2MC_OUTSTD_OUTSTD_SHIFT)
#define CBR_C2MC_OUTSTD_OUTSTD_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_OUTSTD_OUTSTD_ROW                      0


// Packet CBR_C2MC_STOP
#define CBR_C2MC_STOP_SIZE 1

#define CBR_C2MC_STOP_STOP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBR_C2MC_STOP_STOP_FIELD                        _MK_FIELD_CONST(0x1, CBR_C2MC_STOP_STOP_SHIFT)
#define CBR_C2MC_STOP_STOP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_STOP_STOP_ROW                  0


// Packet CBR_C2MC_RDI
#define CBR_C2MC_RDI_SIZE 263

#define CBR_C2MC_RDI_RDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CBR_C2MC_RDI_RDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_RDI_RDI_SHIFT)
#define CBR_C2MC_RDI_RDI_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define CBR_C2MC_RDI_RDI_ROW                    0

#define CBR_C2MC_RDI_RDILST_SHIFT                       _MK_SHIFT_CONST(256)
#define CBR_C2MC_RDI_RDILST_FIELD                       _MK_FIELD_CONST(0x1, CBR_C2MC_RDI_RDILST_SHIFT)
#define CBR_C2MC_RDI_RDILST_RANGE                       _MK_SHIFT_CONST(256):_MK_SHIFT_CONST(256)
#define CBR_C2MC_RDI_RDILST_ROW                 0

#define CBR_C2MC_RDI_RDINB_SHIFT                        _MK_SHIFT_CONST(257)
#define CBR_C2MC_RDI_RDINB_FIELD                        _MK_FIELD_CONST(0x1f, CBR_C2MC_RDI_RDINB_SHIFT)
#define CBR_C2MC_RDI_RDINB_RANGE                        _MK_SHIFT_CONST(261):_MK_SHIFT_CONST(257)
#define CBR_C2MC_RDI_RDINB_ROW                  0

#define CBR_C2MC_RDI_RVPR_SHIFT                 _MK_SHIFT_CONST(262)
#define CBR_C2MC_RDI_RVPR_FIELD                 _MK_FIELD_CONST(0x1, CBR_C2MC_RDI_RVPR_SHIFT)
#define CBR_C2MC_RDI_RVPR_RANGE                 _MK_SHIFT_CONST(262):_MK_SHIFT_CONST(262)
#define CBR_C2MC_RDI_RVPR_ROW                   0


// Packet CBR_C2MC_DOREQ
#define CBR_C2MC_DOREQ_SIZE 65

#define CBR_C2MC_DOREQ_ADR_SHIFT                        _MK_SHIFT_CONST(0)
#define CBR_C2MC_DOREQ_ADR_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_DOREQ_ADR_SHIFT)
#define CBR_C2MC_DOREQ_ADR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBR_C2MC_DOREQ_ADR_ROW                  0

#define CBR_C2MC_DOREQ_LS_SHIFT                 _MK_SHIFT_CONST(32)
#define CBR_C2MC_DOREQ_LS_FIELD                 _MK_FIELD_CONST(0xffffffff, CBR_C2MC_DOREQ_LS_SHIFT)
#define CBR_C2MC_DOREQ_LS_RANGE                 _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBR_C2MC_DOREQ_LS_ROW                   0

#define CBR_C2MC_DOREQ_VPR_SHIFT                        _MK_SHIFT_CONST(64)
#define CBR_C2MC_DOREQ_VPR_FIELD                        _MK_FIELD_CONST(0x1, CBR_C2MC_DOREQ_VPR_SHIFT)
#define CBR_C2MC_DOREQ_VPR_RANGE                        _MK_SHIFT_CONST(64):_MK_SHIFT_CONST(64)
#define CBR_C2MC_DOREQ_VPR_ROW                  0


// Packet CBR_C2MC_HP
#define CBR_C2MC_HP_SIZE 71

#define CBR_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CBR_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_HP_HPTH_SHIFT)
#define CBR_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBR_C2MC_HP_HPTH_ROW                    0

#define CBR_C2MC_HP_HPTM_SHIFT                  _MK_SHIFT_CONST(32)
#define CBR_C2MC_HP_HPTM_FIELD                  _MK_FIELD_CONST(0x3f, CBR_C2MC_HP_HPTM_SHIFT)
#define CBR_C2MC_HP_HPTM_RANGE                  _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(32)
#define CBR_C2MC_HP_HPTM_ROW                    0

#define CBR_C2MC_HP_HPSOF_SHIFT                 _MK_SHIFT_CONST(38)
#define CBR_C2MC_HP_HPSOF_FIELD                 _MK_FIELD_CONST(0x1, CBR_C2MC_HP_HPSOF_SHIFT)
#define CBR_C2MC_HP_HPSOF_RANGE                 _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(38)
#define CBR_C2MC_HP_HPSOF_ROW                   0

#define CBR_C2MC_HP_HPCPW_SHIFT                 _MK_SHIFT_CONST(39)
#define CBR_C2MC_HP_HPCPW_FIELD                 _MK_FIELD_CONST(0xffff, CBR_C2MC_HP_HPCPW_SHIFT)
#define CBR_C2MC_HP_HPCPW_RANGE                 _MK_SHIFT_CONST(54):_MK_SHIFT_CONST(39)
#define CBR_C2MC_HP_HPCPW_ROW                   0

#define CBR_C2MC_HP_HPCBNPW_SHIFT                       _MK_SHIFT_CONST(55)
#define CBR_C2MC_HP_HPCBNPW_FIELD                       _MK_FIELD_CONST(0xffff, CBR_C2MC_HP_HPCBNPW_SHIFT)
#define CBR_C2MC_HP_HPCBNPW_RANGE                       _MK_SHIFT_CONST(70):_MK_SHIFT_CONST(55)
#define CBR_C2MC_HP_HPCBNPW_ROW                 0


// Packet CBR_C2MC_HYST
#define CBR_C2MC_HYST_SIZE 32

#define CBR_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CBR_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xff, CBR_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CBR_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CBR_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CBR_C2MC_HYST_DHYST_TM_SHIFT                    _MK_SHIFT_CONST(8)
#define CBR_C2MC_HYST_DHYST_TM_FIELD                    _MK_FIELD_CONST(0xff, CBR_C2MC_HYST_DHYST_TM_SHIFT)
#define CBR_C2MC_HYST_DHYST_TM_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CBR_C2MC_HYST_DHYST_TM_ROW                      0

#define CBR_C2MC_HYST_DHYST_TH_SHIFT                    _MK_SHIFT_CONST(16)
#define CBR_C2MC_HYST_DHYST_TH_FIELD                    _MK_FIELD_CONST(0xff, CBR_C2MC_HYST_DHYST_TH_SHIFT)
#define CBR_C2MC_HYST_DHYST_TH_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define CBR_C2MC_HYST_DHYST_TH_ROW                      0

#define CBR_C2MC_HYST_HYST_TM_SHIFT                     _MK_SHIFT_CONST(24)
#define CBR_C2MC_HYST_HYST_TM_FIELD                     _MK_FIELD_CONST(0xf, CBR_C2MC_HYST_HYST_TM_SHIFT)
#define CBR_C2MC_HYST_HYST_TM_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(24)
#define CBR_C2MC_HYST_HYST_TM_ROW                       0

#define CBR_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CBR_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CBR_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CBR_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CBR_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CBR_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CBR_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CBR_C2MC_HYST_HYST_EN_SHIFT)
#define CBR_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CBR_C2MC_HYST_HYST_EN_ROW                       0


// Packet CBW_C2MC_CLKEN
#define CBW_C2MC_CLKEN_SIZE 1

#define CBW_C2MC_CLKEN_CLKEN_SHIFT                      _MK_SHIFT_CONST(0)
#define CBW_C2MC_CLKEN_CLKEN_FIELD                      _MK_FIELD_CONST(0x1, CBW_C2MC_CLKEN_CLKEN_SHIFT)
#define CBW_C2MC_CLKEN_CLKEN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_CLKEN_CLKEN_ROW                        0


// Packet CBW_C2MC_RESET
#define CBW_C2MC_RESET_SIZE 1

#define CBW_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CBW_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CBW_C2MC_RESET_RSTN_SHIFT)
#define CBW_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_RESET_RSTN_ROW                 0


// Packet CBW_C2MC_REQP
#define CBW_C2MC_REQP_SIZE 135

#define CBW_C2MC_REQP_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define CBW_C2MC_REQP_ADR_FIELD                 _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_ADR_SHIFT)
#define CBW_C2MC_REQP_ADR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_REQP_ADR_ROW                   0

#define CBW_C2MC_REQP_LS_SHIFT                  _MK_SHIFT_CONST(32)
#define CBW_C2MC_REQP_LS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_LS_SHIFT)
#define CBW_C2MC_REQP_LS_RANGE                  _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBW_C2MC_REQP_LS_ROW                    0

#define CBW_C2MC_REQP_HS_SHIFT                  _MK_SHIFT_CONST(64)
#define CBW_C2MC_REQP_HS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_HS_SHIFT)
#define CBW_C2MC_REQP_HS_RANGE                  _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CBW_C2MC_REQP_HS_ROW                    0

#define CBW_C2MC_REQP_VS_SHIFT                  _MK_SHIFT_CONST(96)
#define CBW_C2MC_REQP_VS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_VS_SHIFT)
#define CBW_C2MC_REQP_VS_RANGE                  _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define CBW_C2MC_REQP_VS_ROW                    0

#define CBW_C2MC_REQP_HD_SHIFT                  _MK_SHIFT_CONST(128)
#define CBW_C2MC_REQP_HD_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_HD_SHIFT)
#define CBW_C2MC_REQP_HD_RANGE                  _MK_SHIFT_CONST(128):_MK_SHIFT_CONST(128)
#define CBW_C2MC_REQP_HD_ROW                    0

#define CBW_C2MC_REQP_VD_SHIFT                  _MK_SHIFT_CONST(129)
#define CBW_C2MC_REQP_VD_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_VD_SHIFT)
#define CBW_C2MC_REQP_VD_RANGE                  _MK_SHIFT_CONST(129):_MK_SHIFT_CONST(129)
#define CBW_C2MC_REQP_VD_ROW                    0

#define CBW_C2MC_REQP_BPP_SHIFT                 _MK_SHIFT_CONST(130)
#define CBW_C2MC_REQP_BPP_FIELD                 _MK_FIELD_CONST(0x3, CBW_C2MC_REQP_BPP_SHIFT)
#define CBW_C2MC_REQP_BPP_RANGE                 _MK_SHIFT_CONST(131):_MK_SHIFT_CONST(130)
#define CBW_C2MC_REQP_BPP_ROW                   0

#define CBW_C2MC_REQP_XY_SHIFT                  _MK_SHIFT_CONST(132)
#define CBW_C2MC_REQP_XY_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_XY_SHIFT)
#define CBW_C2MC_REQP_XY_RANGE                  _MK_SHIFT_CONST(132):_MK_SHIFT_CONST(132)
#define CBW_C2MC_REQP_XY_ROW                    0

#define CBW_C2MC_REQP_PK_SHIFT                  _MK_SHIFT_CONST(133)
#define CBW_C2MC_REQP_PK_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_PK_SHIFT)
#define CBW_C2MC_REQP_PK_RANGE                  _MK_SHIFT_CONST(133):_MK_SHIFT_CONST(133)
#define CBW_C2MC_REQP_PK_ROW                    0

#define CBW_C2MC_REQP_VPR_SHIFT                 _MK_SHIFT_CONST(134)
#define CBW_C2MC_REQP_VPR_FIELD                 _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_VPR_SHIFT)
#define CBW_C2MC_REQP_VPR_RANGE                 _MK_SHIFT_CONST(134):_MK_SHIFT_CONST(134)
#define CBW_C2MC_REQP_VPR_ROW                   0


// Packet CBW_C2MC_SECURE
#define CBW_C2MC_SECURE_SIZE 1

#define CBW_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CBW_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CBW_C2MC_SECURE_SECURE_SHIFT)
#define CBW_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_SECURE_SECURE_ROW                      0


// Packet CBW_C2MC_ADRXY
#define CBW_C2MC_ADRXY_SIZE 30

#define CBW_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CBW_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CBW_C2MC_ADRXY_OFFX_SHIFT)
#define CBW_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CBW_C2MC_ADRXY_OFFX_ROW                 0

#define CBW_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CBW_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CBW_C2MC_ADRXY_OFFY_SHIFT)
#define CBW_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CBW_C2MC_ADRXY_OFFY_ROW                 0


// Packet CBW_C2MC_TILE
#define CBW_C2MC_TILE_SIZE 33

#define CBW_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CBW_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0xffffffff, CBW_C2MC_TILE_LINADR_SHIFT)
#define CBW_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_TILE_LINADR_ROW                        0

#define CBW_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(32)
#define CBW_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CBW_C2MC_TILE_TMODE_SHIFT)
#define CBW_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define CBW_C2MC_TILE_TMODE_ROW                 0
#define CBW_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CBW_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)


// Packet CBW_C2MC_RDYP
#define CBW_C2MC_RDYP_SIZE 1

#define CBW_C2MC_RDYP_RDYP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBW_C2MC_RDYP_RDYP_FIELD                        _MK_FIELD_CONST(0x1, CBW_C2MC_RDYP_RDYP_SHIFT)
#define CBW_C2MC_RDYP_RDYP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_RDYP_RDYP_ROW                  0


// Packet CBW_C2MC_STOP
#define CBW_C2MC_STOP_SIZE 1

#define CBW_C2MC_STOP_STOP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBW_C2MC_STOP_STOP_FIELD                        _MK_FIELD_CONST(0x1, CBW_C2MC_STOP_STOP_SHIFT)
#define CBW_C2MC_STOP_STOP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_STOP_STOP_ROW                  0


// Packet CBW_C2MC_XDI
#define CBW_C2MC_XDI_SIZE 1

#define CBW_C2MC_XDI_XDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CBW_C2MC_XDI_XDI_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_XDI_XDI_SHIFT)
#define CBW_C2MC_XDI_XDI_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_XDI_XDI_ROW                    0


// Packet CBW_C2MC_DOREQ
#define CBW_C2MC_DOREQ_SIZE 322

#define CBW_C2MC_DOREQ_ADR_SHIFT                        _MK_SHIFT_CONST(0)
#define CBW_C2MC_DOREQ_ADR_FIELD                        _MK_FIELD_CONST(0xffffffff, CBW_C2MC_DOREQ_ADR_SHIFT)
#define CBW_C2MC_DOREQ_ADR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_DOREQ_ADR_ROW                  0

#define CBW_C2MC_DOREQ_BE_SHIFT                 _MK_SHIFT_CONST(32)
#define CBW_C2MC_DOREQ_BE_FIELD                 _MK_FIELD_CONST(0xffffffff, CBW_C2MC_DOREQ_BE_SHIFT)
#define CBW_C2MC_DOREQ_BE_RANGE                 _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBW_C2MC_DOREQ_BE_ROW                   0

#define CBW_C2MC_DOREQ_WDO_SHIFT                        _MK_SHIFT_CONST(64)
#define CBW_C2MC_DOREQ_WDO_FIELD                        _MK_FIELD_CONST(0xffffffff, CBW_C2MC_DOREQ_WDO_SHIFT)
#define CBW_C2MC_DOREQ_WDO_RANGE                        _MK_SHIFT_CONST(319):_MK_SHIFT_CONST(64)
#define CBW_C2MC_DOREQ_WDO_ROW                  0

#define CBW_C2MC_DOREQ_TAG_SHIFT                        _MK_SHIFT_CONST(320)
#define CBW_C2MC_DOREQ_TAG_FIELD                        _MK_FIELD_CONST(0x1, CBW_C2MC_DOREQ_TAG_SHIFT)
#define CBW_C2MC_DOREQ_TAG_RANGE                        _MK_SHIFT_CONST(320):_MK_SHIFT_CONST(320)
#define CBW_C2MC_DOREQ_TAG_ROW                  0

#define CBW_C2MC_DOREQ_VPR_SHIFT                        _MK_SHIFT_CONST(321)
#define CBW_C2MC_DOREQ_VPR_FIELD                        _MK_FIELD_CONST(0x1, CBW_C2MC_DOREQ_VPR_SHIFT)
#define CBW_C2MC_DOREQ_VPR_RANGE                        _MK_SHIFT_CONST(321):_MK_SHIFT_CONST(321)
#define CBW_C2MC_DOREQ_VPR_ROW                  0


// Packet CBW_C2MC_HP
#define CBW_C2MC_HP_SIZE 32

#define CBW_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CBW_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_HP_HPTH_SHIFT)
#define CBW_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_HP_HPTH_ROW                    0


// Packet CBW_C2MC_WCOAL
#define CBW_C2MC_WCOAL_SIZE 32

#define CBW_C2MC_WCOAL_WCOALTM_SHIFT                    _MK_SHIFT_CONST(0)
#define CBW_C2MC_WCOAL_WCOALTM_FIELD                    _MK_FIELD_CONST(0xffffffff, CBW_C2MC_WCOAL_WCOALTM_SHIFT)
#define CBW_C2MC_WCOAL_WCOALTM_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_WCOAL_WCOALTM_ROW                      0


// Packet CBW_C2MC_HYST
#define CBW_C2MC_HYST_SIZE 32

#define CBW_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CBW_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xfff, CBW_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CBW_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define CBW_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CBW_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CBW_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CBW_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CBW_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CBW_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CBW_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CBW_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CBW_C2MC_HYST_HYST_EN_SHIFT)
#define CBW_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CBW_C2MC_HYST_HYST_EN_ROW                       0


// Packet CCR_C2MC_CLKEN
#define CCR_C2MC_CLKEN_SIZE 1

#define CCR_C2MC_CLKEN_CLKEN_SHIFT                      _MK_SHIFT_CONST(0)
#define CCR_C2MC_CLKEN_CLKEN_FIELD                      _MK_FIELD_CONST(0x1, CCR_C2MC_CLKEN_CLKEN_SHIFT)
#define CCR_C2MC_CLKEN_CLKEN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCR_C2MC_CLKEN_CLKEN_ROW                        0


// Packet CCR_C2MC_RESET
#define CCR_C2MC_RESET_SIZE 1

#define CCR_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CCR_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CCR_C2MC_RESET_RSTN_SHIFT)
#define CCR_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCR_C2MC_RESET_RSTN_ROW                 0


// Packet CCR_C2MC_REQ
#define CCR_C2MC_REQ_SIZE 101

#define CCR_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CCR_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CCR_C2MC_REQ_ADR_SHIFT)
#define CCR_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCR_C2MC_REQ_ADR_ROW                    0

#define CCR_C2MC_REQ_LS_SHIFT                   _MK_SHIFT_CONST(32)
#define CCR_C2MC_REQ_LS_FIELD                   _MK_FIELD_CONST(0xffffffff, CCR_C2MC_REQ_LS_SHIFT)
#define CCR_C2MC_REQ_LS_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CCR_C2MC_REQ_LS_ROW                     0

#define CCR_C2MC_REQ_HINC_SHIFT                 _MK_SHIFT_CONST(64)
#define CCR_C2MC_REQ_HINC_FIELD                 _MK_FIELD_CONST(0xffffffff, CCR_C2MC_REQ_HINC_SHIFT)
#define CCR_C2MC_REQ_HINC_RANGE                 _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CCR_C2MC_REQ_HINC_ROW                   0

#define CCR_C2MC_REQ_ACMD_SHIFT                 _MK_SHIFT_CONST(96)
#define CCR_C2MC_REQ_ACMD_FIELD                 _MK_FIELD_CONST(0x3, CCR_C2MC_REQ_ACMD_SHIFT)
#define CCR_C2MC_REQ_ACMD_RANGE                 _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(96)
#define CCR_C2MC_REQ_ACMD_ROW                   0

#define CCR_C2MC_REQ_LN_SHIFT                   _MK_SHIFT_CONST(98)
#define CCR_C2MC_REQ_LN_FIELD                   _MK_FIELD_CONST(0x1, CCR_C2MC_REQ_LN_SHIFT)
#define CCR_C2MC_REQ_LN_RANGE                   _MK_SHIFT_CONST(98):_MK_SHIFT_CONST(98)
#define CCR_C2MC_REQ_LN_ROW                     0

#define CCR_C2MC_REQ_HD_SHIFT                   _MK_SHIFT_CONST(99)
#define CCR_C2MC_REQ_HD_FIELD                   _MK_FIELD_CONST(0x1, CCR_C2MC_REQ_HD_SHIFT)
#define CCR_C2MC_REQ_HD_RANGE                   _MK_SHIFT_CONST(99):_MK_SHIFT_CONST(99)
#define CCR_C2MC_REQ_HD_ROW                     0

#define CCR_C2MC_REQ_VD_SHIFT                   _MK_SHIFT_CONST(100)
#define CCR_C2MC_REQ_VD_FIELD                   _MK_FIELD_CONST(0x1, CCR_C2MC_REQ_VD_SHIFT)
#define CCR_C2MC_REQ_VD_RANGE                   _MK_SHIFT_CONST(100):_MK_SHIFT_CONST(100)
#define CCR_C2MC_REQ_VD_ROW                     0


// Packet CCR_C2MC_SECURE
#define CCR_C2MC_SECURE_SIZE 1

#define CCR_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CCR_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CCR_C2MC_SECURE_SECURE_SHIFT)
#define CCR_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCR_C2MC_SECURE_SECURE_ROW                      0


// Packet CCR_C2MC_RDI
#define CCR_C2MC_RDI_SIZE 256

#define CCR_C2MC_RDI_RDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CCR_C2MC_RDI_RDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CCR_C2MC_RDI_RDI_SHIFT)
#define CCR_C2MC_RDI_RDI_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define CCR_C2MC_RDI_RDI_ROW                    0


// Packet CCR_C2MC_HP
#define CCR_C2MC_HP_SIZE 38

#define CCR_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CCR_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CCR_C2MC_HP_HPTH_SHIFT)
#define CCR_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCR_C2MC_HP_HPTH_ROW                    0

#define CCR_C2MC_HP_HPTM_SHIFT                  _MK_SHIFT_CONST(32)
#define CCR_C2MC_HP_HPTM_FIELD                  _MK_FIELD_CONST(0x3f, CCR_C2MC_HP_HPTM_SHIFT)
#define CCR_C2MC_HP_HPTM_RANGE                  _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(32)
#define CCR_C2MC_HP_HPTM_ROW                    0


// Packet CCR_C2MC_HYST
#define CCR_C2MC_HYST_SIZE 32

#define CCR_C2MC_HYST_HYST_SHIFT                        _MK_SHIFT_CONST(0)
#define CCR_C2MC_HYST_HYST_FIELD                        _MK_FIELD_CONST(0xffffffff, CCR_C2MC_HYST_HYST_SHIFT)
#define CCR_C2MC_HYST_HYST_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCR_C2MC_HYST_HYST_ROW                  0


// Packet CCW_C2MC_CLKEN
#define CCW_C2MC_CLKEN_SIZE 1

#define CCW_C2MC_CLKEN_CLKEN_SHIFT                      _MK_SHIFT_CONST(0)
#define CCW_C2MC_CLKEN_CLKEN_FIELD                      _MK_FIELD_CONST(0x1, CCW_C2MC_CLKEN_CLKEN_SHIFT)
#define CCW_C2MC_CLKEN_CLKEN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCW_C2MC_CLKEN_CLKEN_ROW                        0


// Packet CCW_C2MC_RESET
#define CCW_C2MC_RESET_SIZE 1

#define CCW_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CCW_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CCW_C2MC_RESET_RSTN_SHIFT)
#define CCW_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCW_C2MC_RESET_RSTN_ROW                 0


// Packet CCW_C2MC_REQ
#define CCW_C2MC_REQ_SIZE 418

#define CCW_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CCW_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_ADR_SHIFT)
#define CCW_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCW_C2MC_REQ_ADR_ROW                    0

#define CCW_C2MC_REQ_LS_SHIFT                   _MK_SHIFT_CONST(32)
#define CCW_C2MC_REQ_LS_FIELD                   _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_LS_SHIFT)
#define CCW_C2MC_REQ_LS_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CCW_C2MC_REQ_LS_ROW                     0

#define CCW_C2MC_REQ_HINC_SHIFT                 _MK_SHIFT_CONST(64)
#define CCW_C2MC_REQ_HINC_FIELD                 _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_HINC_SHIFT)
#define CCW_C2MC_REQ_HINC_RANGE                 _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CCW_C2MC_REQ_HINC_ROW                   0

#define CCW_C2MC_REQ_ACMD_SHIFT                 _MK_SHIFT_CONST(96)
#define CCW_C2MC_REQ_ACMD_FIELD                 _MK_FIELD_CONST(0x3, CCW_C2MC_REQ_ACMD_SHIFT)
#define CCW_C2MC_REQ_ACMD_RANGE                 _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(96)
#define CCW_C2MC_REQ_ACMD_ROW                   0

#define CCW_C2MC_REQ_LN_SHIFT                   _MK_SHIFT_CONST(98)
#define CCW_C2MC_REQ_LN_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_LN_SHIFT)
#define CCW_C2MC_REQ_LN_RANGE                   _MK_SHIFT_CONST(98):_MK_SHIFT_CONST(98)
#define CCW_C2MC_REQ_LN_ROW                     0

#define CCW_C2MC_REQ_HD_SHIFT                   _MK_SHIFT_CONST(99)
#define CCW_C2MC_REQ_HD_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_HD_SHIFT)
#define CCW_C2MC_REQ_HD_RANGE                   _MK_SHIFT_CONST(99):_MK_SHIFT_CONST(99)
#define CCW_C2MC_REQ_HD_ROW                     0

#define CCW_C2MC_REQ_VD_SHIFT                   _MK_SHIFT_CONST(100)
#define CCW_C2MC_REQ_VD_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_VD_SHIFT)
#define CCW_C2MC_REQ_VD_RANGE                   _MK_SHIFT_CONST(100):_MK_SHIFT_CONST(100)
#define CCW_C2MC_REQ_VD_ROW                     0

#define CCW_C2MC_REQ_BPP_SHIFT                  _MK_SHIFT_CONST(101)
#define CCW_C2MC_REQ_BPP_FIELD                  _MK_FIELD_CONST(0x3, CCW_C2MC_REQ_BPP_SHIFT)
#define CCW_C2MC_REQ_BPP_RANGE                  _MK_SHIFT_CONST(102):_MK_SHIFT_CONST(101)
#define CCW_C2MC_REQ_BPP_ROW                    0

#define CCW_C2MC_REQ_XY_SHIFT                   _MK_SHIFT_CONST(103)
#define CCW_C2MC_REQ_XY_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_XY_SHIFT)
#define CCW_C2MC_REQ_XY_RANGE                   _MK_SHIFT_CONST(103):_MK_SHIFT_CONST(103)
#define CCW_C2MC_REQ_XY_ROW                     0

#define CCW_C2MC_REQ_BE_SHIFT                   _MK_SHIFT_CONST(128)
#define CCW_C2MC_REQ_BE_FIELD                   _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_BE_SHIFT)
#define CCW_C2MC_REQ_BE_RANGE                   _MK_SHIFT_CONST(159):_MK_SHIFT_CONST(128)
#define CCW_C2MC_REQ_BE_ROW                     0

#define CCW_C2MC_REQ_WDO_SHIFT                  _MK_SHIFT_CONST(160)
#define CCW_C2MC_REQ_WDO_FIELD                  _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_WDO_SHIFT)
#define CCW_C2MC_REQ_WDO_RANGE                  _MK_SHIFT_CONST(415):_MK_SHIFT_CONST(160)
#define CCW_C2MC_REQ_WDO_ROW                    0

#define CCW_C2MC_REQ_TAG_SHIFT                  _MK_SHIFT_CONST(416)
#define CCW_C2MC_REQ_TAG_FIELD                  _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_TAG_SHIFT)
#define CCW_C2MC_REQ_TAG_RANGE                  _MK_SHIFT_CONST(416):_MK_SHIFT_CONST(416)
#define CCW_C2MC_REQ_TAG_ROW                    0

#define CCW_C2MC_REQ_VPR_SHIFT                  _MK_SHIFT_CONST(417)
#define CCW_C2MC_REQ_VPR_FIELD                  _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_VPR_SHIFT)
#define CCW_C2MC_REQ_VPR_RANGE                  _MK_SHIFT_CONST(417):_MK_SHIFT_CONST(417)
#define CCW_C2MC_REQ_VPR_ROW                    0


// Packet CCW_C2MC_SECURE
#define CCW_C2MC_SECURE_SIZE 1

#define CCW_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CCW_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CCW_C2MC_SECURE_SECURE_SHIFT)
#define CCW_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCW_C2MC_SECURE_SECURE_ROW                      0


// Packet CCW_C2MC_ADRXY
#define CCW_C2MC_ADRXY_SIZE 30

#define CCW_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CCW_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CCW_C2MC_ADRXY_OFFX_SHIFT)
#define CCW_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CCW_C2MC_ADRXY_OFFX_ROW                 0

#define CCW_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CCW_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CCW_C2MC_ADRXY_OFFY_SHIFT)
#define CCW_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CCW_C2MC_ADRXY_OFFY_ROW                 0


// Packet CCW_C2MC_TILE
#define CCW_C2MC_TILE_SIZE 33

#define CCW_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CCW_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0xffffffff, CCW_C2MC_TILE_LINADR_SHIFT)
#define CCW_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCW_C2MC_TILE_LINADR_ROW                        0

#define CCW_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(32)
#define CCW_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CCW_C2MC_TILE_TMODE_SHIFT)
#define CCW_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define CCW_C2MC_TILE_TMODE_ROW                 0
#define CCW_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CCW_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)


// Packet CCW_C2MC_XDI
#define CCW_C2MC_XDI_SIZE 1

#define CCW_C2MC_XDI_XDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CCW_C2MC_XDI_XDI_FIELD                  _MK_FIELD_CONST(0x1, CCW_C2MC_XDI_XDI_SHIFT)
#define CCW_C2MC_XDI_XDI_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCW_C2MC_XDI_XDI_ROW                    0


// Packet CCW_C2MC_HP
#define CCW_C2MC_HP_SIZE 32

#define CCW_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CCW_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CCW_C2MC_HP_HPTH_SHIFT)
#define CCW_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCW_C2MC_HP_HPTH_ROW                    0


// Packet CCW_C2MC_WCOAL
#define CCW_C2MC_WCOAL_SIZE 32

#define CCW_C2MC_WCOAL_WCOALTM_SHIFT                    _MK_SHIFT_CONST(0)
#define CCW_C2MC_WCOAL_WCOALTM_FIELD                    _MK_FIELD_CONST(0xffffffff, CCW_C2MC_WCOAL_WCOALTM_SHIFT)
#define CCW_C2MC_WCOAL_WCOALTM_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCW_C2MC_WCOAL_WCOALTM_ROW                      0


// Packet CCW_C2MC_HYST
#define CCW_C2MC_HYST_SIZE 32

#define CCW_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CCW_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xfff, CCW_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CCW_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define CCW_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CCW_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CCW_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CCW_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CCW_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CCW_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CCW_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CCW_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CCW_C2MC_HYST_HYST_EN_SHIFT)
#define CCW_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CCW_C2MC_HYST_HYST_EN_ROW                       0


// Packet SC_MCCIF_ASYNC
#define SC_MCCIF_ASYNC_SIZE 4

#define SC_MCCIF_ASYNC_RDCL_RDFAST_SHIFT                        _MK_SHIFT_CONST(0)
#define SC_MCCIF_ASYNC_RDCL_RDFAST_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_RDCL_RDFAST_SHIFT)
#define SC_MCCIF_ASYNC_RDCL_RDFAST_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define SC_MCCIF_ASYNC_RDCL_RDFAST_ROW                  0

#define SC_MCCIF_ASYNC_RDMC_RDFAST_SHIFT                        _MK_SHIFT_CONST(1)
#define SC_MCCIF_ASYNC_RDMC_RDFAST_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_RDMC_RDFAST_SHIFT)
#define SC_MCCIF_ASYNC_RDMC_RDFAST_RANGE                        _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define SC_MCCIF_ASYNC_RDMC_RDFAST_ROW                  0

#define SC_MCCIF_ASYNC_WRCL_MCLE2X_SHIFT                        _MK_SHIFT_CONST(2)
#define SC_MCCIF_ASYNC_WRCL_MCLE2X_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_WRCL_MCLE2X_SHIFT)
#define SC_MCCIF_ASYNC_WRCL_MCLE2X_RANGE                        _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define SC_MCCIF_ASYNC_WRCL_MCLE2X_ROW                  0

#define SC_MCCIF_ASYNC_WRMC_CLLE2X_SHIFT                        _MK_SHIFT_CONST(3)
#define SC_MCCIF_ASYNC_WRMC_CLLE2X_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_WRMC_CLLE2X_SHIFT)
#define SC_MCCIF_ASYNC_WRMC_CLLE2X_RANGE                        _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define SC_MCCIF_ASYNC_WRMC_CLLE2X_ROW                  0


// Packet SMMU_PTE
#define SMMU_PTE_SIZE 32

#define SMMU_PTE_PA_SHIFT                       _MK_SHIFT_CONST(0)
#define SMMU_PTE_PA_FIELD                       _MK_FIELD_CONST(0xfffff, SMMU_PTE_PA_SHIFT)
#define SMMU_PTE_PA_RANGE                       _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(0)
#define SMMU_PTE_PA_ROW                 0

#define SMMU_PTE_RESERVED_SHIFT                 _MK_SHIFT_CONST(20)
#define SMMU_PTE_RESERVED_FIELD                 _MK_FIELD_CONST(0xff, SMMU_PTE_RESERVED_SHIFT)
#define SMMU_PTE_RESERVED_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(20)
#define SMMU_PTE_RESERVED_ROW                   0

#define SMMU_PTE_NONSECURE_SHIFT                        _MK_SHIFT_CONST(29)
#define SMMU_PTE_NONSECURE_FIELD                        _MK_FIELD_CONST(0x1, SMMU_PTE_NONSECURE_SHIFT)
#define SMMU_PTE_NONSECURE_RANGE                        _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define SMMU_PTE_NONSECURE_ROW                  0

#define SMMU_PTE_WRITABLE_SHIFT                 _MK_SHIFT_CONST(30)
#define SMMU_PTE_WRITABLE_FIELD                 _MK_FIELD_CONST(0x1, SMMU_PTE_WRITABLE_SHIFT)
#define SMMU_PTE_WRITABLE_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define SMMU_PTE_WRITABLE_ROW                   0

#define SMMU_PTE_READABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define SMMU_PTE_READABLE_FIELD                 _MK_FIELD_CONST(0x1, SMMU_PTE_READABLE_SHIFT)
#define SMMU_PTE_READABLE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define SMMU_PTE_READABLE_ROW                   0


// Packet SMMU_PDE
#define SMMU_PDE_SIZE 32

#define SMMU_PDE_PTE_BASE_SHIFT                 _MK_SHIFT_CONST(0)
#define SMMU_PDE_PTE_BASE_FIELD                 _MK_FIELD_CONST(0xfffff, SMMU_PDE_PTE_BASE_SHIFT)
#define SMMU_PDE_PTE_BASE_RANGE                 _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(0)
#define SMMU_PDE_PTE_BASE_ROW                   0

#define SMMU_PDE_PA_SHIFT                       _MK_SHIFT_CONST(10)
#define SMMU_PDE_PA_FIELD                       _MK_FIELD_CONST(0x3ff, SMMU_PDE_PA_SHIFT)
#define SMMU_PDE_PA_RANGE                       _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(10)
#define SMMU_PDE_PA_ROW                 0

#define SMMU_PDE_RESERVED_SHIFT                 _MK_SHIFT_CONST(20)
#define SMMU_PDE_RESERVED_FIELD                 _MK_FIELD_CONST(0xff, SMMU_PDE_RESERVED_SHIFT)
#define SMMU_PDE_RESERVED_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(20)
#define SMMU_PDE_RESERVED_ROW                   0

#define SMMU_PDE_NEXT_SHIFT                     _MK_SHIFT_CONST(28)
#define SMMU_PDE_NEXT_FIELD                     _MK_FIELD_CONST(0x1, SMMU_PDE_NEXT_SHIFT)
#define SMMU_PDE_NEXT_RANGE                     _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define SMMU_PDE_NEXT_ROW                       0

#define SMMU_PDE_NONSECURE_SHIFT                        _MK_SHIFT_CONST(29)
#define SMMU_PDE_NONSECURE_FIELD                        _MK_FIELD_CONST(0x1, SMMU_PDE_NONSECURE_SHIFT)
#define SMMU_PDE_NONSECURE_RANGE                        _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define SMMU_PDE_NONSECURE_ROW                  0

#define SMMU_PDE_WRITABLE_SHIFT                 _MK_SHIFT_CONST(30)
#define SMMU_PDE_WRITABLE_FIELD                 _MK_FIELD_CONST(0x1, SMMU_PDE_WRITABLE_SHIFT)
#define SMMU_PDE_WRITABLE_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define SMMU_PDE_WRITABLE_ROW                   0

#define SMMU_PDE_READABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define SMMU_PDE_READABLE_FIELD                 _MK_FIELD_CONST(0x1, SMMU_PDE_READABLE_SHIFT)
#define SMMU_PDE_READABLE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define SMMU_PDE_READABLE_ROW                   0


// Packet SMMU_HW_PTE
#define SMMU_HW_PTE_SIZE 23

#define SMMU_HW_PTE_PA_SHIFT                    _MK_SHIFT_CONST(0)
#define SMMU_HW_PTE_PA_FIELD                    _MK_FIELD_CONST(0xfffff, SMMU_HW_PTE_PA_SHIFT)
#define SMMU_HW_PTE_PA_RANGE                    _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(0)
#define SMMU_HW_PTE_PA_ROW                      0

#define SMMU_HW_PTE_NONSECURE_SHIFT                     _MK_SHIFT_CONST(20)
#define SMMU_HW_PTE_NONSECURE_FIELD                     _MK_FIELD_CONST(0x1, SMMU_HW_PTE_NONSECURE_SHIFT)
#define SMMU_HW_PTE_NONSECURE_RANGE                     _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define SMMU_HW_PTE_NONSECURE_ROW                       0

#define SMMU_HW_PTE_WRITABLE_SHIFT                      _MK_SHIFT_CONST(21)
#define SMMU_HW_PTE_WRITABLE_FIELD                      _MK_FIELD_CONST(0x1, SMMU_HW_PTE_WRITABLE_SHIFT)
#define SMMU_HW_PTE_WRITABLE_RANGE                      _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define SMMU_HW_PTE_WRITABLE_ROW                        0

#define SMMU_HW_PTE_READABLE_SHIFT                      _MK_SHIFT_CONST(22)
#define SMMU_HW_PTE_READABLE_FIELD                      _MK_FIELD_CONST(0x1, SMMU_HW_PTE_READABLE_SHIFT)
#define SMMU_HW_PTE_READABLE_RANGE                      _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define SMMU_HW_PTE_READABLE_ROW                        0


// Packet SMMU_HW_PDE
#define SMMU_HW_PDE_SIZE 24

#define SMMU_HW_PDE_PTE_BASE_SHIFT                      _MK_SHIFT_CONST(0)
#define SMMU_HW_PDE_PTE_BASE_FIELD                      _MK_FIELD_CONST(0xfffff, SMMU_HW_PDE_PTE_BASE_SHIFT)
#define SMMU_HW_PDE_PTE_BASE_RANGE                      _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(0)
#define SMMU_HW_PDE_PTE_BASE_ROW                        0

#define SMMU_HW_PDE_PA_SHIFT                    _MK_SHIFT_CONST(10)
#define SMMU_HW_PDE_PA_FIELD                    _MK_FIELD_CONST(0x3ff, SMMU_HW_PDE_PA_SHIFT)
#define SMMU_HW_PDE_PA_RANGE                    _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(10)
#define SMMU_HW_PDE_PA_ROW                      0

#define SMMU_HW_PDE_NEXT_SHIFT                  _MK_SHIFT_CONST(20)
#define SMMU_HW_PDE_NEXT_FIELD                  _MK_FIELD_CONST(0x1, SMMU_HW_PDE_NEXT_SHIFT)
#define SMMU_HW_PDE_NEXT_RANGE                  _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define SMMU_HW_PDE_NEXT_ROW                    0

#define SMMU_HW_PDE_NONSECURE_SHIFT                     _MK_SHIFT_CONST(21)
#define SMMU_HW_PDE_NONSECURE_FIELD                     _MK_FIELD_CONST(0x1, SMMU_HW_PDE_NONSECURE_SHIFT)
#define SMMU_HW_PDE_NONSECURE_RANGE                     _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define SMMU_HW_PDE_NONSECURE_ROW                       0

#define SMMU_HW_PDE_WRITABLE_SHIFT                      _MK_SHIFT_CONST(22)
#define SMMU_HW_PDE_WRITABLE_FIELD                      _MK_FIELD_CONST(0x1, SMMU_HW_PDE_WRITABLE_SHIFT)
#define SMMU_HW_PDE_WRITABLE_RANGE                      _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define SMMU_HW_PDE_WRITABLE_ROW                        0

#define SMMU_HW_PDE_READABLE_SHIFT                      _MK_SHIFT_CONST(23)
#define SMMU_HW_PDE_READABLE_FIELD                      _MK_FIELD_CONST(0x1, SMMU_HW_PDE_READABLE_SHIFT)
#define SMMU_HW_PDE_READABLE_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define SMMU_HW_PDE_READABLE_ROW                        0


//
// REGISTER LIST
//
#define LIST_ARMC_REGS(_op_) \
_op_(MC_INTSTATUS_0) \
_op_(MC_INTMASK_0) \
_op_(MC_ERR_STATUS_0) \
_op_(MC_ERR_ADR_0) \
_op_(MC_SMMU_CONFIG_0) \
_op_(MC_SMMU_TLB_CONFIG_0) \
_op_(MC_SMMU_PTC_CONFIG_0) \
_op_(MC_SMMU_PTB_ASID_0) \
_op_(MC_SMMU_PTB_DATA_0) \
_op_(MC_SMMU_TLB_FLUSH_0) \
_op_(MC_SMMU_PTC_FLUSH_0) \
_op_(MC_SMMU_ASID_SECURITY_0) \
_op_(MC_EMEM_CFG_0) \
_op_(MC_EMEM_ADR_CFG_0) \
_op_(MC_EMEM_ADR_CFG_DEV0_0) \
_op_(MC_EMEM_ADR_CFG_DEV1_0) \
_op_(MC_EMEM_ADR_CFG_CHANNEL_MASK_0) \
_op_(MC_EMEM_ADR_CFG_BANK_MASK_0_0) \
_op_(MC_EMEM_ADR_CFG_BANK_MASK_1_0) \
_op_(MC_EMEM_ADR_CFG_BANK_MASK_2_0) \
_op_(MC_SECURITY_CFG0_0) \
_op_(MC_SECURITY_CFG1_0) \
_op_(MC_SECURITY_CFG2_0) \
_op_(MC_SECURITY_RSV_0) \
_op_(MC_EMEM_ARB_CFG_0) \
_op_(MC_EMEM_ARB_OUTSTANDING_REQ_0) \
_op_(MC_EMEM_ARB_TIMING_RCD_0) \
_op_(MC_EMEM_ARB_TIMING_RP_0) \
_op_(MC_EMEM_ARB_TIMING_RC_0) \
_op_(MC_EMEM_ARB_TIMING_RAS_0) \
_op_(MC_EMEM_ARB_TIMING_FAW_0) \
_op_(MC_EMEM_ARB_TIMING_RRD_0) \
_op_(MC_EMEM_ARB_TIMING_RAP2PRE_0) \
_op_(MC_EMEM_ARB_TIMING_WAP2PRE_0) \
_op_(MC_EMEM_ARB_TIMING_R2R_0) \
_op_(MC_EMEM_ARB_TIMING_W2W_0) \
_op_(MC_EMEM_ARB_TIMING_R2W_0) \
_op_(MC_EMEM_ARB_TIMING_W2R_0) \
_op_(MC_EMEM_ARB_DA_TURNS_0) \
_op_(MC_EMEM_ARB_DA_COVERS_0) \
_op_(MC_EMEM_ARB_MISC0_0) \
_op_(MC_EMEM_ARB_MISC1_0) \
_op_(MC_EMEM_ARB_RING1_THROTTLE_0) \
_op_(MC_EMEM_ARB_RING3_THROTTLE_0) \
_op_(MC_EMEM_ARB_OVERRIDE_0) \
_op_(MC_EMEM_ARB_RSV_0) \
_op_(MC_CLKEN_OVERRIDE_0) \
_op_(MC_TIMING_CONTROL_DBG_0) \
_op_(MC_TIMING_CONTROL_0) \
_op_(MC_STAT_CONTROL_0) \
_op_(MC_STAT_STATUS_0) \
_op_(MC_STAT_EMC_CLOCK_LIMIT_0) \
_op_(MC_STAT_EMC_CLOCK_LIMIT_MSBS_0) \
_op_(MC_STAT_EMC_CLOCKS_0) \
_op_(MC_STAT_EMC_CLOCKS_MSBS_0) \
_op_(MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0) \
_op_(MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0) \
_op_(MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0) \
_op_(MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0) \
_op_(MC_STAT_EMC_FILTER_SET0_CLIENT_0_0) \
_op_(MC_STAT_EMC_FILTER_SET0_CLIENT_1_0) \
_op_(MC_STAT_EMC_FILTER_SET0_CLIENT_2_0) \
_op_(MC_STAT_EMC_SET0_COUNT_0) \
_op_(MC_STAT_EMC_SET0_COUNT_MSBS_0) \
_op_(MC_STAT_EMC_SET0_SLACK_ACCUM_0) \
_op_(MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0) \
_op_(MC_STAT_EMC_SET0_HISTO_COUNT_0) \
_op_(MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0) \
_op_(MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0) \
_op_(MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0) \
_op_(MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0) \
_op_(MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0) \
_op_(MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0) \
_op_(MC_STAT_EMC_FILTER_SET1_CLIENT_0_0) \
_op_(MC_STAT_EMC_FILTER_SET1_CLIENT_1_0) \
_op_(MC_STAT_EMC_FILTER_SET1_CLIENT_2_0) \
_op_(MC_STAT_EMC_SET1_COUNT_0) \
_op_(MC_STAT_EMC_SET1_COUNT_MSBS_0) \
_op_(MC_STAT_EMC_SET1_SLACK_ACCUM_0) \
_op_(MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0) \
_op_(MC_STAT_EMC_SET1_HISTO_COUNT_0) \
_op_(MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0) \
_op_(MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0) \
_op_(MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0) \
_op_(MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_HI_0) \
_op_(MC_STAT_EMC_FILTER_SET0_ASID_0) \
_op_(MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0) \
_op_(MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_HI_0) \
_op_(MC_STAT_EMC_FILTER_SET1_ASID_0) \
_op_(MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0) \
_op_(MC_STAT_EMC_SET0_IDLE_CYCL_COUNT_MSBS_0) \
_op_(MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0) \
_op_(MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0) \
_op_(MC_STAT_EMC_SET1_IDLE_CYCL_COUNT_MSBS_0) \
_op_(MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0) \
_op_(MC_SMMU_STATS_TLB_HIT_COUNT_0) \
_op_(MC_SMMU_STATS_TLB_MISS_COUNT_0) \
_op_(MC_SMMU_STATS_PTC_HIT_COUNT_0) \
_op_(MC_SMMU_STATS_PTC_MISS_COUNT_0) \
_op_(MC_CLIENT_HOTRESET_CTRL_0) \
_op_(MC_CLIENT_HOTRESET_STATUS_0) \
_op_(MC_EMEM_ARB_ISOCHRONOUS_0_0) \
_op_(MC_EMEM_ARB_ISOCHRONOUS_1_0) \
_op_(MC_EMEM_ARB_ISOCHRONOUS_2_0) \
_op_(MC_EMEM_ARB_HYSTERESIS_0_0) \
_op_(MC_EMEM_ARB_HYSTERESIS_1_0) \
_op_(MC_EMEM_ARB_HYSTERESIS_2_0) \
_op_(MC_SMMU_TRANSLATION_ENABLE_0_0) \
_op_(MC_SMMU_TRANSLATION_ENABLE_1_0) \
_op_(MC_SMMU_TRANSLATION_ENABLE_2_0) \
_op_(MC_SMMU_AVPC_ASID_0) \
_op_(MC_SMMU_DC_ASID_0) \
_op_(MC_SMMU_DCB_ASID_0) \
_op_(MC_SMMU_EPP_ASID_0) \
_op_(MC_SMMU_G2_ASID_0) \
_op_(MC_SMMU_HC_ASID_0) \
_op_(MC_SMMU_HDA_ASID_0) \
_op_(MC_SMMU_ISP_ASID_0) \
_op_(MC_SMMU_MSENC_ASID_0) \
_op_(MC_SMMU_NV_ASID_0) \
_op_(MC_SMMU_PPCS_ASID_0) \
_op_(MC_SMMU_VDE_ASID_0) \
_op_(MC_SMMU_VI_ASID_0) \
_op_(MC_SMMU_XUSB_HOST_ASID_0) \
_op_(MC_SMMU_XUSB_DEV_ASID_0) \
_op_(MC_SMMU_TSEC_ASID_0) \
_op_(MC_SMMU_PPCS1_ASID_0) \
_op_(MC_STOP_EXTRA_SNAP_LEVELS_0) \
_op_(MC_AHB_EXTRA_SNAP_LEVELS_0) \
_op_(MC_APB_EXTRA_SNAP_LEVELS_0) \
_op_(MC_AVP_EXTRA_SNAP_LEVELS_0) \
_op_(MC_DIS_EXTRA_SNAP_LEVELS_0) \
_op_(MC_HEG_EXTRA_SNAP_LEVELS_0) \
_op_(MC_ME_EXTRA_SNAP_LEVELS_0) \
_op_(MC_FTOP_EXTRA_SNAP_LEVELS_0) \
_op_(MC_TDA_EXTRA_SNAP_LEVELS_0) \
_op_(MC_TDB_EXTRA_SNAP_LEVELS_0) \
_op_(MC_VD_EXTRA_SNAP_LEVELS_0) \
_op_(MC_VE_EXTRA_SNAP_LEVELS_0) \
_op_(MC_LATENCY_ALLOWANCE_AVPC_0_0) \
_op_(MC_LATENCY_ALLOWANCE_DC_0_0) \
_op_(MC_LATENCY_ALLOWANCE_DC_1_0) \
_op_(MC_LATENCY_ALLOWANCE_DC_2_0) \
_op_(MC_LATENCY_ALLOWANCE_DCB_0_0) \
_op_(MC_LATENCY_ALLOWANCE_DCB_1_0) \
_op_(MC_LATENCY_ALLOWANCE_DCB_2_0) \
_op_(MC_LATENCY_ALLOWANCE_EPP_0_0) \
_op_(MC_LATENCY_ALLOWANCE_EPP_1_0) \
_op_(MC_LATENCY_ALLOWANCE_G2_0_0) \
_op_(MC_LATENCY_ALLOWANCE_G2_1_0) \
_op_(MC_LATENCY_ALLOWANCE_HC_0_0) \
_op_(MC_LATENCY_ALLOWANCE_HC_1_0) \
_op_(MC_LATENCY_ALLOWANCE_HDA_0_0) \
_op_(MC_LATENCY_ALLOWANCE_ISP_0_0) \
_op_(MC_LATENCY_ALLOWANCE_MPCORE_0_0) \
_op_(MC_LATENCY_ALLOWANCE_MPCORELP_0_0) \
_op_(MC_LATENCY_ALLOWANCE_MSENC_0_0) \
_op_(MC_LATENCY_ALLOWANCE_NV_0_0) \
_op_(MC_LATENCY_ALLOWANCE_NV_1_0) \
_op_(MC_LATENCY_ALLOWANCE_NV2_0_0) \
_op_(MC_LATENCY_ALLOWANCE_NV2_1_0) \
_op_(MC_LATENCY_ALLOWANCE_PPCS_0_0) \
_op_(MC_LATENCY_ALLOWANCE_PPCS_1_0) \
_op_(MC_LATENCY_ALLOWANCE_PTC_0_0) \
_op_(MC_LATENCY_ALLOWANCE_VDE_0_0) \
_op_(MC_LATENCY_ALLOWANCE_VDE_1_0) \
_op_(MC_LATENCY_ALLOWANCE_VDE_2_0) \
_op_(MC_LATENCY_ALLOWANCE_VDE_3_0) \
_op_(MC_LATENCY_ALLOWANCE_VI_0_0) \
_op_(MC_LATENCY_ALLOWANCE_VI_1_0) \
_op_(MC_LATENCY_ALLOWANCE_VI_2_0) \
_op_(MC_LATENCY_ALLOWANCE_XUSB_0_0) \
_op_(MC_LATENCY_ALLOWANCE_XUSB_1_0) \
_op_(MC_LATENCY_ALLOWANCE_NV_2_0) \
_op_(MC_LATENCY_ALLOWANCE_NV_3_0) \
_op_(MC_LATENCY_ALLOWANCE_EMUCIF_0_0) \
_op_(MC_LATENCY_ALLOWANCE_TSEC_0_0) \
_op_(MC_RESERVED_RSV_0) \
_op_(MC_GR_EXTRA_SNAP_LEVELS_0) \
_op_(MC_USBX_EXTRA_SNAP_LEVELS_0) \
_op_(MC_DISB_EXTRA_SNAP_LEVELS_0) \
_op_(MC_TDC_EXTRA_SNAP_LEVELS_0) \
_op_(MC_TDF_EXTRA_SNAP_LEVELS_0) \
_op_(MC_XUSBC_EXTRA_SNAP_LEVELS_0) \
_op_(MC_VIDEO_PROTECT_VPR_OVERRIDE_0) \
_op_(MC_DIS_PTSA_RATE_0) \
_op_(MC_DIS_PTSA_MIN_0) \
_op_(MC_DIS_PTSA_MAX_0) \
_op_(MC_DISB_PTSA_RATE_0) \
_op_(MC_DISB_PTSA_MIN_0) \
_op_(MC_DISB_PTSA_MAX_0) \
_op_(MC_VE_PTSA_RATE_0) \
_op_(MC_VE_PTSA_MIN_0) \
_op_(MC_VE_PTSA_MAX_0) \
_op_(MC_RING2_PTSA_RATE_0) \
_op_(MC_RING2_PTSA_MIN_0) \
_op_(MC_RING2_PTSA_MAX_0) \
_op_(MC_MLL_MPCORER_PTSA_RATE_0) \
_op_(MC_MLL_MPCORER_PTSA_MIN_0) \
_op_(MC_MLL_MPCORER_PTSA_MAX_0) \
_op_(MC_SMMU_SMMU_PTSA_RATE_0) \
_op_(MC_SMMU_SMMU_PTSA_MIN_0) \
_op_(MC_SMMU_SMMU_PTSA_MAX_0) \
_op_(MC_R0_DIS_PTSA_RATE_0) \
_op_(MC_R0_DIS_PTSA_MIN_0) \
_op_(MC_R0_DIS_PTSA_MAX_0) \
_op_(MC_R0_DISB_PTSA_RATE_0) \
_op_(MC_R0_DISB_PTSA_MIN_0) \
_op_(MC_R0_DISB_PTSA_MAX_0) \
_op_(MC_RING1_PTSA_RATE_0) \
_op_(MC_RING1_PTSA_MIN_0) \
_op_(MC_RING1_PTSA_MAX_0) \
_op_(MC_SMMU_TLB_SET_SELECTION_MASK_0_0) \
_op_(MC_DISPLAY_SNAP_RING_0) \
_op_(MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0) \
_op_(MC_VIDEO_PROTECT_BOM_0) \
_op_(MC_VIDEO_PROTECT_SIZE_MB_0) \
_op_(MC_VIDEO_PROTECT_REG_CTRL_0) \
_op_(MC_ERR_VPR_STATUS_0) \
_op_(MC_ERR_VPR_ADR_0) \
_op_(MC_IRAM_BOM_0) \
_op_(MC_IRAM_TOM_0) \
_op_(MC_EMEM_CFG_ACCESS_CTRL_0) \
_op_(MC_TZ_SECURITY_CTRL_0) \
_op_(MC_EMEM_ARB_OUTSTANDING_REQ_RING3_0) \
_op_(MC_SEC_CARVEOUT_BOM_0) \
_op_(MC_SEC_CARVEOUT_SIZE_MB_0) \
_op_(MC_SEC_CARVEOUT_REG_CTRL_0) \
_op_(MC_ERR_SEC_STATUS_0) \
_op_(MC_ERR_SEC_ADR_0) \
_op_(MC_PC_IDLE_CLOCK_GATE_CONFIG_0) \
_op_(MC_STUTTER_CONTROL_0) \
_op_(MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0) \
_op_(MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0AB_0) \
_op_(MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0B_0) \
_op_(MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0BB_0) \
_op_(MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0C_0) \
_op_(MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0) \
_op_(MC_MIN_LENGTH_AVPC_0_0) \
_op_(MC_MIN_LENGTH_DC_0_0) \
_op_(MC_MIN_LENGTH_DC_1_0) \
_op_(MC_MIN_LENGTH_DC_2_0) \
_op_(MC_MIN_LENGTH_DCB_0_0) \
_op_(MC_MIN_LENGTH_DCB_1_0) \
_op_(MC_MIN_LENGTH_DCB_2_0) \
_op_(MC_MIN_LENGTH_EPP_0_0) \
_op_(MC_MIN_LENGTH_EPP_1_0) \
_op_(MC_MIN_LENGTH_G2_0_0) \
_op_(MC_MIN_LENGTH_G2_1_0) \
_op_(MC_MIN_LENGTH_HC_0_0) \
_op_(MC_MIN_LENGTH_HC_1_0) \
_op_(MC_MIN_LENGTH_HDA_0_0) \
_op_(MC_MIN_LENGTH_ISP_0_0) \
_op_(MC_MIN_LENGTH_MPCORE_0_0) \
_op_(MC_MIN_LENGTH_MPCORELP_0_0) \
_op_(MC_MIN_LENGTH_MSENC_0_0) \
_op_(MC_MIN_LENGTH_NV_0_0) \
_op_(MC_MIN_LENGTH_NV_1_0) \
_op_(MC_MIN_LENGTH_NV2_0_0) \
_op_(MC_MIN_LENGTH_NV2_1_0) \
_op_(MC_MIN_LENGTH_PPCS_0_0) \
_op_(MC_MIN_LENGTH_PPCS_1_0) \
_op_(MC_MIN_LENGTH_PTC_0_0) \
_op_(MC_MIN_LENGTH_VDE_0_0) \
_op_(MC_MIN_LENGTH_VDE_1_0) \
_op_(MC_MIN_LENGTH_VDE_2_0) \
_op_(MC_MIN_LENGTH_VDE_3_0) \
_op_(MC_MIN_LENGTH_VI_0_0) \
_op_(MC_MIN_LENGTH_VI_1_0) \
_op_(MC_MIN_LENGTH_VI_2_0) \
_op_(MC_MIN_LENGTH_XUSB_0_0) \
_op_(MC_MIN_LENGTH_XUSB_1_0) \
_op_(MC_MIN_LENGTH_NV_2_0) \
_op_(MC_MIN_LENGTH_NV_3_0) \
_op_(MC_MIN_LENGTH_EMUCIF_0_0) \
_op_(MC_MIN_LENGTH_TSEC_0_0) \
_op_(MC_PC_IDLE_CLOCK_GATE_0) \
_op_(MC_RESERVED_RSV_1_0) \
_op_(MC_DVFS_PIPE_SELECT_0) \
_op_(MC_PTSA_GRANT_DECREMENT_0) \
_op_(MC_IRAM_REG_CTRL_0) \
_op_(MC_EMEM_ARB_OVERRIDE_1_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_MC 0x00000000

//
// ARMC REGISTER BANKS
//

#define MC0_FIRST_REG 0x0000 // MC_INTSTATUS_0
#define MC0_LAST_REG 0x0020 // MC_SMMU_PTB_DATA_0
#define MC1_FIRST_REG 0x0030 // MC_SMMU_TLB_FLUSH_0
#define MC1_LAST_REG 0x0038 // MC_SMMU_ASID_SECURITY_0
#define MC2_FIRST_REG 0x0050 // MC_EMEM_CFG_0
#define MC2_LAST_REG 0x007c // MC_SECURITY_RSV_0
#define MC3_FIRST_REG 0x0090 // MC_EMEM_ARB_CFG_0
#define MC3_LAST_REG 0x00c4 // MC_EMEM_ARB_TIMING_W2R_0
#define MC4_FIRST_REG 0x00d0 // MC_EMEM_ARB_DA_TURNS_0
#define MC4_LAST_REG 0x00ec // MC_EMEM_ARB_RSV_0
#define MC5_FIRST_REG 0x00f4 // MC_CLKEN_OVERRIDE_0
#define MC5_LAST_REG 0x0130 // MC_STAT_EMC_FILTER_SET0_CLIENT_2_0
#define MC6_FIRST_REG 0x0138 // MC_STAT_EMC_SET0_COUNT_0
#define MC6_LAST_REG 0x0150 // MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0
#define MC7_FIRST_REG 0x0158 // MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0
#define MC7_LAST_REG 0x0170 // MC_STAT_EMC_FILTER_SET1_CLIENT_2_0
#define MC8_FIRST_REG 0x0178 // MC_STAT_EMC_SET1_COUNT_0
#define MC8_LAST_REG 0x0190 // MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0
#define MC9_FIRST_REG 0x0198 // MC_STAT_EMC_FILTER_SET0_VIRTUAL_ADR_LIMIT_LO_0
#define MC9_LAST_REG 0x01a0 // MC_STAT_EMC_FILTER_SET0_ASID_0
#define MC10_FIRST_REG 0x01a8 // MC_STAT_EMC_FILTER_SET1_VIRTUAL_ADR_LIMIT_LO_0
#define MC10_LAST_REG 0x01b0 // MC_STAT_EMC_FILTER_SET1_ASID_0
#define MC11_FIRST_REG 0x01b8 // MC_STAT_EMC_SET0_IDLE_CYCLE_COUNT_0
#define MC11_LAST_REG 0x01c0 // MC_STAT_EMC_SET0_IDLE_CYCLE_PARTITION_SELECT_0
#define MC12_FIRST_REG 0x01c8 // MC_STAT_EMC_SET1_IDLE_CYCLE_COUNT_0
#define MC12_LAST_REG 0x01d0 // MC_STAT_EMC_SET1_IDLE_CYCLE_PARTITION_SELECT_0
#define MC13_FIRST_REG 0x01f0 // MC_SMMU_STATS_TLB_HIT_COUNT_0
#define MC13_LAST_REG 0x0210 // MC_EMEM_ARB_ISOCHRONOUS_2_0
#define MC14_FIRST_REG 0x0218 // MC_EMEM_ARB_HYSTERESIS_0_0
#define MC14_LAST_REG 0x0220 // MC_EMEM_ARB_HYSTERESIS_2_0
#define MC15_FIRST_REG 0x0228 // MC_SMMU_TRANSLATION_ENABLE_0_0
#define MC15_LAST_REG 0x0230 // MC_SMMU_TRANSLATION_ENABLE_2_0
#define MC16_FIRST_REG 0x023c // MC_SMMU_AVPC_ASID_0
#define MC16_LAST_REG 0x0258 // MC_SMMU_ISP_ASID_0
#define MC17_FIRST_REG 0x0264 // MC_SMMU_MSENC_ASID_0
#define MC17_LAST_REG 0x0268 // MC_SMMU_NV_ASID_0
#define MC18_FIRST_REG 0x0270 // MC_SMMU_PPCS_ASID_0
#define MC18_LAST_REG 0x0270 // MC_SMMU_PPCS_ASID_0
#define MC19_FIRST_REG 0x027c // MC_SMMU_VDE_ASID_0
#define MC19_LAST_REG 0x0280 // MC_SMMU_VI_ASID_0
#define MC20_FIRST_REG 0x0288 // MC_SMMU_XUSB_HOST_ASID_0
#define MC20_LAST_REG 0x028c // MC_SMMU_XUSB_DEV_ASID_0
#define MC21_FIRST_REG 0x0294 // MC_SMMU_TSEC_ASID_0
#define MC21_LAST_REG 0x02b4 // MC_ME_EXTRA_SNAP_LEVELS_0
#define MC22_FIRST_REG 0x02bc // MC_FTOP_EXTRA_SNAP_LEVELS_0
#define MC22_LAST_REG 0x02bc // MC_FTOP_EXTRA_SNAP_LEVELS_0
#define MC23_FIRST_REG 0x02c4 // MC_TDA_EXTRA_SNAP_LEVELS_0
#define MC23_LAST_REG 0x02c4 // MC_TDA_EXTRA_SNAP_LEVELS_0
#define MC24_FIRST_REG 0x02cc // MC_TDB_EXTRA_SNAP_LEVELS_0
#define MC24_LAST_REG 0x02cc // MC_TDB_EXTRA_SNAP_LEVELS_0
#define MC25_FIRST_REG 0x02d4 // MC_VD_EXTRA_SNAP_LEVELS_0
#define MC25_LAST_REG 0x02d8 // MC_VE_EXTRA_SNAP_LEVELS_0
#define MC26_FIRST_REG 0x02e4 // MC_LATENCY_ALLOWANCE_AVPC_0_0
#define MC26_LAST_REG 0x0328 // MC_LATENCY_ALLOWANCE_MSENC_0_0
#define MC27_FIRST_REG 0x0334 // MC_LATENCY_ALLOWANCE_NV_0_0
#define MC27_LAST_REG 0x034c // MC_LATENCY_ALLOWANCE_PTC_0_0
#define MC28_FIRST_REG 0x0354 // MC_LATENCY_ALLOWANCE_VDE_0_0
#define MC28_LAST_REG 0x036c // MC_LATENCY_ALLOWANCE_VI_2_0
#define MC29_FIRST_REG 0x037c // MC_LATENCY_ALLOWANCE_XUSB_0_0
#define MC29_LAST_REG 0x0390 // MC_LATENCY_ALLOWANCE_TSEC_0_0
#define MC30_FIRST_REG 0x03fc // MC_RESERVED_RSV_0
#define MC30_LAST_REG 0x0484 // MC_RING1_PTSA_MAX_0
#define MC31_FIRST_REG 0x0600 // MC_SMMU_TLB_SET_SELECTION_MASK_0_0
#define MC31_LAST_REG 0x0600 // MC_SMMU_TLB_SET_SELECTION_MASK_0_0
#define MC32_FIRST_REG 0x0608 // MC_DISPLAY_SNAP_RING_0
#define MC32_LAST_REG 0x0608 // MC_DISPLAY_SNAP_RING_0
#define MC33_FIRST_REG 0x0644 // MC_EMEM_ADR_CFG_CHANNEL_MASK_PROPAGATION_COUNT_0
#define MC33_LAST_REG 0x0688 // MC_STUTTER_CONTROL_0
#define MC34_FIRST_REG 0x0690 // MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0A_0
#define MC34_LAST_REG 0x06a4 // MC_SCALED_LATENCY_ALLOWANCE_DISPLAY0CB_0
#define MC35_FIRST_REG 0x0890 // MC_MIN_LENGTH_AVPC_0_0
#define MC35_LAST_REG 0x08d4 // MC_MIN_LENGTH_MSENC_0_0
#define MC36_FIRST_REG 0x08e0 // MC_MIN_LENGTH_NV_0_0
#define MC36_LAST_REG 0x08f8 // MC_MIN_LENGTH_PTC_0_0
#define MC37_FIRST_REG 0x0900 // MC_MIN_LENGTH_VDE_0_0
#define MC37_LAST_REG 0x0918 // MC_MIN_LENGTH_VI_2_0
#define MC38_FIRST_REG 0x0928 // MC_MIN_LENGTH_XUSB_0_0
#define MC38_LAST_REG 0x093c // MC_MIN_LENGTH_TSEC_0_0
#define MC39_FIRST_REG 0x0954 // MC_PC_IDLE_CLOCK_GATE_0
#define MC39_LAST_REG 0x0968 // MC_EMEM_ARB_OVERRIDE_1_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARMC_H_INC_
