MIG: 09:40:36 : xml_input_file: mig_a.prj
MIG: 09:40:36 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 09:40:36 : xml_input_file: mig_a.prj
MIG: 09:40:36 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 09:46:53 : xml_input_file: mig_a.prj
MIG: 09:46:53 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 09:46:53 : xml_input_file: mig_a.prj
MIG: 09:46:53 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 13:01:58 : xml_input_file: mig_a.prj
MIG: 13:01:58 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 13:01:58 : xml_input_file: mig_a.prj
MIG: 13:01:58 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:30:37 : xml_input_file: mig_a.prj
MIG: 16:30:37 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:30:37 : xml_input_file: mig_a.prj
MIG: 16:30:37 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:30:42 : xml_input_file: mig_a.prj
MIG: 16:30:42 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:30:42 : In updateAllModelParams
MIG: 16:30:42 : XGUI hdlLanguage: Verilog
MIG: 16:30:42 : xgui vivado_mode: xpg_bd
MIG: 16:30:42 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:30:42 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:30:42 : xml_input_file: mig_a.prj
MIG: 16:30:42 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:30:43 : xml_input_file: mig_a.prj
MIG: 16:30:43 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:30:43 : In updateAllModelParams
MIG: 16:30:43 : XGUI hdlLanguage: Verilog
MIG: 16:30:43 : xgui vivado_mode: xpg_bd
MIG: 16:30:43 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:30:43 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:30:43 : xml_input_file: mig_a.prj
MIG: 16:30:43 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:30:48 : xml_input_file: mig_a.prj
MIG: 16:30:48 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:30:48 : In updateAllModelParams
MIG: 16:30:48 : XGUI hdlLanguage: Verilog
MIG: 16:30:48 : xgui vivado_mode: xpg_bd
MIG: 16:30:48 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:30:48 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:30:48 : xml_input_file: mig_a.prj
MIG: 16:30:48 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:31:06 : xml_input_file: mig_a.prj
MIG: 16:31:06 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:31:06 : In updateAllModelParams
MIG: 16:31:06 : XGUI hdlLanguage: Verilog
MIG: 16:31:06 : xgui vivado_mode: xpg_bd
MIG: 16:31:06 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:31:06 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:31:06 : xml_input_file: mig_a.prj
MIG: 16:31:06 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:31:10 : xml_input_file: mig_a.prj
MIG: 16:31:10 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:31:10 : In updateAllModelParams
MIG: 16:31:10 : XGUI hdlLanguage: Verilog
MIG: 16:31:10 : xgui vivado_mode: xpg_bd
MIG: 16:31:10 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:31:10 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:31:10 : xml_input_file: mig_a.prj
MIG: 16:31:10 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:31:30 : xml_input_file: mig_a.prj
MIG: 16:31:30 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:31:30 : In updateAllModelParams
MIG: 16:31:30 : XGUI hdlLanguage: Verilog
MIG: 16:31:30 : xgui vivado_mode: xpg_bd
MIG: 16:31:30 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:31:30 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:31:30 : xml_input_file: mig_a.prj
MIG: 16:31:30 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:31:38 : xml_input_file: mig_a.prj
MIG: 16:31:38 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:31:38 : In updateAllModelParams
MIG: 16:31:38 : XGUI hdlLanguage: Verilog
MIG: 16:31:38 : xgui vivado_mode: xpg_bd
MIG: 16:31:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:31:38 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:31:39 : xml_input_file: mig_a.prj
MIG: 16:31:39 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:03 : xml_input_file: mig_a.prj
MIG: 16:33:03 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:03 : In updateAllModelParams
MIG: 16:33:03 : XGUI hdlLanguage: Verilog
MIG: 16:33:03 : xgui vivado_mode: xpg_bd
MIG: 16:33:03 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:33:03 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:33:03 : xml_input_file: mig_a.prj
MIG: 16:33:03 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:07 : xml_input_file: mig_a.prj
MIG: 16:33:07 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:07 : In updateAllModelParams
MIG: 16:33:07 : XGUI hdlLanguage: Verilog
MIG: 16:33:07 : xgui vivado_mode: xpg_bd
MIG: 16:33:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:33:07 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:33:07 : xml_input_file: mig_a.prj
MIG: 16:33:07 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:11 : xml_input_file: mig_a.prj
MIG: 16:33:11 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:11 : In updateAllModelParams
MIG: 16:33:11 : XGUI hdlLanguage: Verilog
MIG: 16:33:11 : xgui vivado_mode: xpg_bd
MIG: 16:33:11 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:33:11 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:33:11 : xml_input_file: mig_a.prj
MIG: 16:33:11 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:15 : xml_input_file: mig_a.prj
MIG: 16:33:15 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:15 : In updateAllModelParams
MIG: 16:33:15 : XGUI hdlLanguage: Verilog
MIG: 16:33:15 : xgui vivado_mode: xpg_bd
MIG: 16:33:15 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:33:15 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:33:15 : xml_input_file: mig_a.prj
MIG: 16:33:15 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:19 : xml_input_file: mig_a.prj
MIG: 16:33:19 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:19 : In updateAllModelParams
MIG: 16:33:19 : XGUI hdlLanguage: Verilog
MIG: 16:33:19 : xgui vivado_mode: xpg_bd
MIG: 16:33:19 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:33:19 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:33:19 : xml_input_file: mig_a.prj
MIG: 16:33:19 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:23 : xml_input_file: mig_a.prj
MIG: 16:33:23 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
MIG: 16:33:23 : In updateAllModelParams
MIG: 16:33:23 : XGUI hdlLanguage: Verilog
MIG: 16:33:23 : xgui vivado_mode: xpg_bd
MIG: 16:33:23 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:33:23 : Unreadable C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/node_mig_7series_0_1/user_design/rtl/node_mig_7series_0_1_mig.v ...
MIG: 16:33:23 : xml_input_file: mig_a.prj
MIG: 16:33:23 : Absolute path of xml_input_file: c:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj
