// Seed: 1612263087
module module_0;
  wire id_1, id_2, id_3;
  logic id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd31,
    parameter id_7 = 32'd8
) (
    inout  tri0 _id_0,
    output wor  id_1
);
  assign id_1 = 1;
  logic [7:0][id_0 : 1] id_3, id_4;
  logic id_5;
  logic id_6;
  ;
  wire _id_7;
  union {
    logic id_8;
    id_9  id_10;
  }
      id_11, id_12;
  logic id_13;
  ;
  for (id_14 = id_3[1&-1 : 1]; id_5[id_7 : id_0]; id_11.id_10 = id_12) logic id_15;
  module_0 modCall_1 ();
endmodule
