----------------------------------------------------------------------------------
-- Company: INSA Toulouse
-- Engineer: Sarah Mousset & Valentin Guittard
-- 
-- Create Date: 16.05.2023 09:48:23
-- Design Name: 
-- Module Name: REG - Behavioral
-- Project Name: PSI
-- Target Devices: FPGA Basys 3
-- Tool Versions: 
-- Description: This source gives the code corresponding to the design of a register bench.
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL; 

entity REG is
    Port ( AddrA : in STD_LOGIC_VECTOR (3 downto 0); -- 
           AddrB : in STD_LOGIC_VECTOR (3 downto 0);
           AddrW : in STD_LOGIC_VECTOR (3 downto 0);
           W : in STD_LOGIC; -- 1 if writing 
           DATA : in STD_LOGIC_VECTOR (7 downto 0);
           RST : in STD_LOGIC;
           CLK : in STD_LOGIC;
           QA : out STD_LOGIC_VECTOR (7 downto 0);
           QB : out STD_LOGIC_VECTOR (7 downto 0));
end REG;

architecture Behavioral of REG is
    type reg_bank is array (0 to 15) of STD_LOGIC_VECTOR (7 downto 0); -- 16 registers of 8 bits each;
    signal reg: reg_bank;
begin
    process
        begin
        wait until CLK'event and CLK = '1';
        if (RST='1') then 
            reg <= (others => x"00");
        elsif (W='1') then
            reg(to_integer(unsigned(AddrW))) <= DATA;
        end if;
    end process;
    QA <= DATA when (AddrW /= "UUUU" and AddrA=AddrW and RST = '0' and W = '1') else reg(to_integer(unsigned(AddrA))); 
    QB <= DATA when (AddrW /= "UUUU" and AddrB=AddrW and RST = '0' and W = '1') else reg(to_integer(unsigned(AddrB)));

end Behavioral;
