================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Jan 20 09:49:59 EST 2026
    * Version:         2025.1 (Build 6135595 on May 21 2025)
    * Project:         riscv_hls
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              1280
FF:               480
DSP:              0
BRAM:             2
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 5.698       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------------------+------+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                         | LUT  | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------------------+------+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                         | 1280 | 480 |     | 2    |      |     |        |      |         |          |        |
|   grp_cpu_Pipeline_PROGRAM_LOOP_fu_38        | 1112 | 463 |     |      |      |     |        |      |         |          |        |
|   grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_32     |      |     |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U |      |     |     |      |      |     |        |      |         |          |        |
|   reg_file_U                                 | 176  |     |     | 2    |      |     |        |      |         |          |        |
+----------------------------------------------+------+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.41%  | OK     |
| FD                                                        | 50%       | 0.45%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.01%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.71%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.71%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 16     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 3.74   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                             | ENDPOINT PIN                                                  | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                            |                                                               |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 4.302 | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep/C | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[0]/R  |            4 |         72 |          5.090 |          1.185 |        3.905 |
| Path2 | 4.302 | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep/C | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[10]/R |            4 |         72 |          5.090 |          1.185 |        3.905 |
| Path3 | 4.302 | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep/C | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[11]/R |            4 |         72 |          5.090 |          1.185 |        3.905 |
| Path4 | 4.302 | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep/C | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[12]/R |            4 |         72 |          5.090 |          1.185 |        3.905 |
| Path5 | 4.302 | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep/C | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[13]/R |            4 |         72 |          5.090 |          1.185 |        3.905 |
+-------+-------+------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------------------------------+----------------------+
    | Path1 Cells                                                  | Primitive Type       |
    +--------------------------------------------------------------+----------------------+
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[0]   | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[10]  | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[11]  | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[12]  | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[13]  | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------+----------------------+
    | Path2 Cells                                                  | Primitive Type       |
    +--------------------------------------------------------------+----------------------+
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[0]   | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[10]  | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[11]  | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[12]  | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[13]  | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------+----------------------+
    | Path3 Cells                                                  | Primitive Type       |
    +--------------------------------------------------------------+----------------------+
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[0]   | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[10]  | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[11]  | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[12]  | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[13]  | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------+----------------------+
    | Path4 Cells                                                  | Primitive Type       |
    +--------------------------------------------------------------+----------------------+
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[0]   | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[10]  | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[11]  | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[12]  | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[13]  | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------+----------------------+
    | Path5 Cells                                                  | Primitive Type       |
    +--------------------------------------------------------------+----------------------+
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[0]   | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[10]  | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[11]  | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[12]  | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep     | FLOP_LATCH.flop.FDRE |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20 | LUT.others.LUT2      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4  | LUT.others.LUT4      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1  | LUT.others.LUT6      |
    | grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[13]  | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------+
| Report Type              | Report Location                                            |
+--------------------------+------------------------------------------------------------+
| design_analysis          | impl/verilog/report/cpu_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/cpu_failfast_synth.rpt                 |
| power                    | impl/verilog/report/cpu_power_synth.rpt                    |
| timing                   | impl/verilog/report/cpu_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/cpu_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/cpu_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/cpu_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------+


