Begin main!
Start time: Sun Jun 27 14:44:29 2021

Give 1 to resetn___#1
Give 1 to resetn___#2
Give 1 to resetn___#3
Give 1 to resetn___#6
Replace \u0.decoder_trigger___#8 with 1'b0
Replace \u0.decoder_pseudo_trigger___#8 with 1'b0
Replace \u0.instr_ecall_ebreak___#8 with 1'bx
Give 1 to resetn___#7
Replace \u0.decoder_trigger_q___#8 with 1'b0
Replace \u0.decoder_pseudo_trigger_q___#8 with 1'b0
Give 1 to resetn___#8
Replace \u0.cpu_state___#8 with 8'b01000000
Replace \u0.instr_jal___#8 with 1'bx
Replace \u0.instr_rdinstrh___#8 with 1'bx
Replace \u0.instr_rdinstr___#8 with 1'bx
Replace \u0.instr_rdcycleh___#8 with 1'bx
Replace \u0.instr_rdcycle___#8 with 1'bx
Replace \u0.is_lb_lh_lw_lbu_lhu___#8 with 1'bx
Replace \u0.is_sb_sh_sw___#8 with 1'bx
Replace \u0.is_beq_bne_blt_bge_bltu_bgeu___#8 with 1'b0
Replace \u0.mem_valid___#8 with 1'b0
Give 1 to mem_ready___#8
Replace \u0.mem_state___#8 with 2'b00
Replace \u0.mem_do_rinst___#8 with 1'b0
Replace \u0.mem_do_rdata___#8 with 1'b0
Replace \u0.mem_do_wdata___#8 with 1'b0
Replace \u0.mem_do_prefetch___#8 with 1'b0
Replace \u0.instr_beq___#8 with 1'b0
Replace \u0.instr_bne___#8 with 1'b0
Replace \u0.instr_bge___#8 with 1'b0
Replace \u0.instr_bgeu___#8 with 1'b0
Give 12'hx+5'hx+3'h0+5'h1+5'h4+2'b11 to mem_rdata___#8
Replace \u0.instr_jalr___#8 with 1'bx
Replace \u0.trap___#8 with 1'b0
Give 1 to mem_ready___#7
Replace \u0.cpuregs[0]___#8 with 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Replace \u0.instr_retirq___#8 with 1'bx
Give 12'hx+5'hx+3'h0+5'h1+5'h4+2'b11 to mem_rdata___#7
Replace \u0.is_alu_reg_reg___#8 with 1'bx
Replace \u0.instr_slt___#8 with 1'b0
Replace \u0.instr_blt___#8 with 1'b0
Replace \u0.instr_sltu___#8 with 1'b0
Replace \u0.instr_bltu___#8 with 1'b0
Replace \u0.latched_branch___#8 with 1'b0
Replace \u0.latched_store___#8 with 1'b0
Replace \u0.latched_stalu___#8 with 1'b0
Replace \u0.latched_compr___#8 with 1'bx
Replace \u0.instr_sll___#8 with 1'b0
Replace \u0.instr_srl___#8 with 1'b0
Replace \u0.instr_sra___#8 with 1'b0
Give 1 to mem_ready___#6
Give 12'hx+5'hx+3'h0+5'h1+5'h4+2'b11 to mem_rdata___#6
Give 1 to resetn___#4
Give 1 to resetn___#5
Give 1 to mem_ready___#5
Replace \u0.compressed_instr___#8 with 1'bx
Replace \u0.instr_xor___#8 with 1'b0
Replace \u0.instr_or___#8 with 1'b0
Replace \u0.instr_and___#8 with 1'b0
Replace \u0.instr_sub___#8 with 1'b0
Replace \u0.latched_is_lu___#8 with 1'b0
Replace \u0.latched_is_lh___#8 with 1'b0
Replace \u0.mem_wordsize___#8 with 2'bxx
Give 25'b0+5'b00100+2'b11 to mem_rdata___#5
Give 1 to mem_ready___#4
Replace \u0.instr_add___#8 with 1'b0
Replace \u0.is_lbu_lhu_lw___#8 with 1'bx
Replace \u0.instr_lh___#8 with 1'bx
Replace \u0.instr_lb___#8 with 1'bx
Replace \u0.instr_sb___#8 with 1'bx
Replace \u0.instr_sh___#8 with 1'bx
Replace \u0.instr_lbu___#8 with 1'bx
Replace \u0.instr_lhu___#8 with 1'bx
Replace \u0.instr_lw___#8 with 1'bx
Give 1 to mem_ready___#2
Give 1 to mem_ready___#3
Give 25'b0+5'b00100+2'b11 to mem_rdata___#4
Give 25'b0+5'b00100+2'b11 to mem_rdata___#3
