if { [info exists CHIPNAME] } {
   set _CHIPNAME $CHIPNAME
} else {
   set _CHIPNAME ml67q4051
}

if { [info exists ENDIAN] } {
   set _ENDIAN $ENDIAN
} else {
   set _ENDIAN little
}

if { [info exists CPUTAPID] } {
   set _CPUTAPID $CPUTAPID
} else {
   set _CPUTAPID 0x3f0f0f0f
}

adapter_nsrst_delay 200
jtag_ntrst_delay 200

## JTAG scan chain
#format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID

## Target configuration
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME

# Allocate half the RAM as working area
$_TARGETNAME configure -work-area-phys 0x10000000 -work-area-size 0x2000

## Only one Bank,
# flash bank <driver> <base> <size> <chip_width> <bus_width>
flash bank ML67Q4051 ml67q40xx 0x08000000 0x00020000 0 0 $_TARGETNAME

#reset_config [none|trst_only|srst_only|trst_and_srst]
#          [srst_pulls_trst|trst_pulls_srst|combined|separate]
#          [srst_gates_jtag|srst_nogate] [trst_push_pull|trst_open_drain]
#          [srst_push_pull|srst_open_drain]
#          [connect_deassert_srst|connect_assert_srst]

reset_config trst_and_srst srst_nogate srst_push_pull connect_assert_srst

gdb_breakpoint_override hard
#arm7_9 dbgrq enable
arm7_9 dcc_downloads enable
arm7_9 fast_memory_access enable

gdb_memory_map enable
#~ gdb_flash_program enable

