INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Carlton/PDC_Lab/Verilog/TCL_Scripts/FPGA/EdgeA7_UART/EdgeA7_UART.srcs/sources_1/new/d_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Carlton/PDC_Lab/Verilog/TCL_Scripts/FPGA/EdgeA7_UART/EdgeA7_UART.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Carlton/PDC_Lab/Verilog/TCL_Scripts/FPGA/EdgeA7_UART/EdgeA7_UART.srcs/sources_1/new/shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Carlton/PDC_Lab/Verilog/TCL_Scripts/FPGA/EdgeA7_UART/EdgeA7_UART.srcs/sim_1/new/shift_reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_tb
