# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Mar 10 2024 13:13:27

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: 5K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.85965 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_3mhz
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_3mhz:R vs. clk_3mhz:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_dn:in
			6.1.2::Path details for port: usb_dp:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_dn:out
			6.2.2::Path details for port: usb_dp:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_dn:in
			6.4.2::Path details for port: usb_dp:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_dn:out
			6.5.2::Path details for port: usb_dp:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk_3mhz  | Frequency: 57.11 MHz  | Target: 3.00 MHz   | 
Clock: clk_app   | Frequency: 53.93 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb   | Frequency: 51.36 MHz  | Target: 48.01 MHz  | 
Clock: clki      | N/A                   | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_3mhz      clk_3mhz       333330           315821      N/A              N/A         N/A              N/A         N/A              N/A         
clk_3mhz      clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_3mhz      clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_3mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        83330            64788       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_3mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            1361        N/A              N/A         N/A              N/A         N/A              N/A         
clki          clk_3mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clki          clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clki          clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                 Setup Times  Clock Reference:Phase  
---------  -------------------------  -----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  3967         clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  3463         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port                 Clock to Out  Clock Reference:Phase  
----------  -------------------------  ------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  16277         clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  16277         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                 Hold Times  Clock Reference:Phase  
---------  -------------------------  ----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  -2275       clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  -2275       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port                 Minimum Clock to Out  Clock Reference:Phase  
----------  -------------------------  --------------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  11013                 clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  11145                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_3mhz
**************************************
Clock: clk_3mhz
Frequency: 57.11 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_21_LC_18_12_5/lcout
Path End         : up_cnt_20_LC_17_12_1/in1
Capture Clock    : up_cnt_20_LC_17_12_1/clk
Setup Constraint : 333330p
Path slack       : 315820p

Capture Clock Arrival Time (clk_3mhz:R#2)   333330
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    8715
- Setup Time                                 -1060
-----------------------------------------   ------ 
End-of-path required time (ps)              340985

Launch Clock Arrival Time (clk_3mhz:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   8715
+ Clock To Q                                1391
+ Data Path Delay                          15059
----------------------------------------   ----- 
End-of-path arrival time (ps)              25165
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_3_LC_13_19_0/lcout    LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5269/I                                       Odrv12                         0                 0  RISE       1
I__5269/O                                       Odrv12                      1073              1073  RISE       1
I__5271/I                                       Span12Mux_v                    0              1073  RISE       1
I__5271/O                                       Span12Mux_v                  980              2053  RISE       1
I__5272/I                                       Sp12to4                        0              2053  RISE       1
I__5272/O                                       Sp12to4                      596              2649  RISE       1
I__5273/I                                       Span4Mux_h                     0              2649  RISE       1
I__5273/O                                       Span4Mux_h                   517              3165  RISE       1
I__5274/I                                       Span4Mux_s2_v                  0              3165  RISE       1
I__5274/O                                       Span4Mux_s2_v                437              3603  RISE       1
I__5275/I                                       IoSpan4Mux                     0              3603  RISE       1
I__5275/O                                       IoSpan4Mux                   622              4225  RISE       1
I__5276/I                                       LocalMux                       0              4225  RISE       1
I__5276/O                                       LocalMux                    1099              5324  RISE       1
I__5277/I                                       IoInMux                        0              5324  RISE       1
I__5277/O                                       IoInMux                      662              5987  RISE       1
clk_3mhz_keep_RNIV6O6/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5987  RISE       1
clk_3mhz_keep_RNIV6O6/GLOBALBUFFEROUTPUT        ICE_GB                      1589              7576  RISE      24
I__10348/I                                      gio2CtrlBuf                    0              7576  RISE       1
I__10348/O                                      gio2CtrlBuf                    0              7576  RISE       1
I__10349/I                                      GlobalMux                      0              7576  RISE       1
I__10349/O                                      GlobalMux                    252              7828  RISE       1
I__10352/I                                      ClkMux                         0              7828  RISE       1
I__10352/O                                      ClkMux                       887              8715  RISE       1
up_cnt_21_LC_18_12_5/clk                        LogicCell40_SEQ_MODE_1000      0              8715  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_21_LC_18_12_5/lcout                      LogicCell40_SEQ_MODE_1000   1391             10106  315821  RISE      24
I__10356/I                                      LocalMux                       0             10106  315821  RISE       1
I__10356/O                                      LocalMux                    1099             11205  315821  RISE       1
I__10361/I                                      InMux                          0             11205  315821  RISE       1
I__10361/O                                      InMux                        662             11867  315821  RISE       1
up_cnt_RNI71AQ_20_LC_17_11_7/in0                LogicCell40_SEQ_MODE_0000      0             11867  315821  RISE       1
up_cnt_RNI71AQ_20_LC_17_11_7/lcout              LogicCell40_SEQ_MODE_0000   1245             13112  315821  RISE       2
I__9961/I                                       LocalMux                       0             13112  315821  RISE       1
I__9961/O                                       LocalMux                    1099             14211  315821  RISE       1
I__9963/I                                       InMux                          0             14211  315821  RISE       1
I__9963/O                                       InMux                        662             14874  315821  RISE       1
I__9965/I                                       CascadeMux                     0             14874  315821  RISE       1
I__9965/O                                       CascadeMux                     0             14874  315821  RISE       1
up_cnt_RNO_0_0_LC_18_10_0/in2                   LogicCell40_SEQ_MODE_0000      0             14874  315821  RISE       1
up_cnt_RNO_0_0_LC_18_10_0/carryout              LogicCell40_SEQ_MODE_0000    609             15483  315821  RISE       2
up_cnt_RNO_0_1_LC_18_10_1/carryin               LogicCell40_SEQ_MODE_0000      0             15483  315821  RISE       1
up_cnt_RNO_0_1_LC_18_10_1/carryout              LogicCell40_SEQ_MODE_0000    278             15761  315821  RISE       2
up_cnt_RNO_0_2_LC_18_10_2/carryin               LogicCell40_SEQ_MODE_0000      0             15761  315821  RISE       1
up_cnt_RNO_0_2_LC_18_10_2/carryout              LogicCell40_SEQ_MODE_0000    278             16039  315821  RISE       2
up_cnt_RNO_0_3_LC_18_10_3/carryin               LogicCell40_SEQ_MODE_0000      0             16039  315821  RISE       1
up_cnt_RNO_0_3_LC_18_10_3/carryout              LogicCell40_SEQ_MODE_0000    278             16317  315821  RISE       2
up_cnt_RNO_0_4_LC_18_10_4/carryin               LogicCell40_SEQ_MODE_0000      0             16317  315821  RISE       1
up_cnt_RNO_0_4_LC_18_10_4/carryout              LogicCell40_SEQ_MODE_0000    278             16595  315821  RISE       2
up_cnt_RNO_0_5_LC_18_10_5/carryin               LogicCell40_SEQ_MODE_0000      0             16595  315821  RISE       1
up_cnt_RNO_0_5_LC_18_10_5/carryout              LogicCell40_SEQ_MODE_0000    278             16874  315821  RISE       2
up_cnt_RNO_0_6_LC_18_10_6/carryin               LogicCell40_SEQ_MODE_0000      0             16874  315821  RISE       1
up_cnt_RNO_0_6_LC_18_10_6/carryout              LogicCell40_SEQ_MODE_0000    278             17152  315821  RISE       2
up_cnt_RNO_0_7_LC_18_10_7/carryin               LogicCell40_SEQ_MODE_0000      0             17152  315821  RISE       1
up_cnt_RNO_0_7_LC_18_10_7/carryout              LogicCell40_SEQ_MODE_0000    278             17430  315821  RISE       1
IN_MUX_bfv_18_11_0_/carryinitin                 ICE_CARRY_IN_MUX               0             17430  315821  RISE       1
IN_MUX_bfv_18_11_0_/carryinitout                ICE_CARRY_IN_MUX             556             17986  315821  RISE       2
up_cnt_RNO_0_8_LC_18_11_0/carryin               LogicCell40_SEQ_MODE_0000      0             17986  315821  RISE       1
up_cnt_RNO_0_8_LC_18_11_0/carryout              LogicCell40_SEQ_MODE_0000    278             18264  315821  RISE       2
up_cnt_RNO_0_9_LC_18_11_1/carryin               LogicCell40_SEQ_MODE_0000      0             18264  315821  RISE       1
up_cnt_RNO_0_9_LC_18_11_1/carryout              LogicCell40_SEQ_MODE_0000    278             18542  315821  RISE       2
up_cnt_RNO_0_10_LC_18_11_2/carryin              LogicCell40_SEQ_MODE_0000      0             18542  315821  RISE       1
up_cnt_RNO_0_10_LC_18_11_2/carryout             LogicCell40_SEQ_MODE_0000    278             18820  315821  RISE       2
up_cnt_RNO_0_11_LC_18_11_3/carryin              LogicCell40_SEQ_MODE_0000      0             18820  315821  RISE       1
up_cnt_RNO_0_11_LC_18_11_3/carryout             LogicCell40_SEQ_MODE_0000    278             19099  315821  RISE       2
up_cnt_RNO_0_12_LC_18_11_4/carryin              LogicCell40_SEQ_MODE_0000      0             19099  315821  RISE       1
up_cnt_RNO_0_12_LC_18_11_4/carryout             LogicCell40_SEQ_MODE_0000    278             19377  315821  RISE       2
up_cnt_RNO_0_13_LC_18_11_5/carryin              LogicCell40_SEQ_MODE_0000      0             19377  315821  RISE       1
up_cnt_RNO_0_13_LC_18_11_5/carryout             LogicCell40_SEQ_MODE_0000    278             19655  315821  RISE       2
up_cnt_RNO_0_14_LC_18_11_6/carryin              LogicCell40_SEQ_MODE_0000      0             19655  315821  RISE       1
up_cnt_RNO_0_14_LC_18_11_6/carryout             LogicCell40_SEQ_MODE_0000    278             19933  315821  RISE       2
up_cnt_RNO_0_15_LC_18_11_7/carryin              LogicCell40_SEQ_MODE_0000      0             19933  315821  RISE       1
up_cnt_RNO_0_15_LC_18_11_7/carryout             LogicCell40_SEQ_MODE_0000    278             20211  315821  RISE       1
IN_MUX_bfv_18_12_0_/carryinitin                 ICE_CARRY_IN_MUX               0             20211  315821  RISE       1
IN_MUX_bfv_18_12_0_/carryinitout                ICE_CARRY_IN_MUX             556             20767  315821  RISE       2
up_cnt_RNO_0_16_LC_18_12_0/carryin              LogicCell40_SEQ_MODE_0000      0             20767  315821  RISE       1
up_cnt_RNO_0_16_LC_18_12_0/carryout             LogicCell40_SEQ_MODE_0000    278             21046  315821  RISE       2
up_cnt_RNO_0_17_LC_18_12_1/carryin              LogicCell40_SEQ_MODE_0000      0             21046  315821  RISE       1
up_cnt_RNO_0_17_LC_18_12_1/carryout             LogicCell40_SEQ_MODE_0000    278             21324  315821  RISE       2
up_cnt_RNO_0_18_LC_18_12_2/carryin              LogicCell40_SEQ_MODE_0000      0             21324  315821  RISE       1
up_cnt_RNO_0_18_LC_18_12_2/carryout             LogicCell40_SEQ_MODE_0000    278             21602  315821  RISE       2
up_cnt_RNO_0_19_LC_18_12_3/carryin              LogicCell40_SEQ_MODE_0000      0             21602  315821  RISE       1
up_cnt_RNO_0_19_LC_18_12_3/carryout             LogicCell40_SEQ_MODE_0000    278             21880  315821  RISE       2
I__10108/I                                      InMux                          0             21880  315821  RISE       1
I__10108/O                                      InMux                        662             22542  315821  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_18_12_4/in3    LogicCell40_SEQ_MODE_0000      0             22542  315821  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_18_12_4/lcout  LogicCell40_SEQ_MODE_0000    861             23403  315821  RISE       1
I__10109/I                                      LocalMux                       0             23403  315821  RISE       1
I__10109/O                                      LocalMux                    1099             24502  315821  RISE       1
I__10110/I                                      InMux                          0             24502  315821  RISE       1
I__10110/O                                      InMux                        662             25165  315821  RISE       1
up_cnt_20_LC_17_12_1/in1                        LogicCell40_SEQ_MODE_1000      0             25165  315821  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_3_LC_13_19_0/lcout    LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5269/I                                       Odrv12                         0                 0  RISE       1
I__5269/O                                       Odrv12                      1073              1073  RISE       1
I__5271/I                                       Span12Mux_v                    0              1073  RISE       1
I__5271/O                                       Span12Mux_v                  980              2053  RISE       1
I__5272/I                                       Sp12to4                        0              2053  RISE       1
I__5272/O                                       Sp12to4                      596              2649  RISE       1
I__5273/I                                       Span4Mux_h                     0              2649  RISE       1
I__5273/O                                       Span4Mux_h                   517              3165  RISE       1
I__5274/I                                       Span4Mux_s2_v                  0              3165  RISE       1
I__5274/O                                       Span4Mux_s2_v                437              3603  RISE       1
I__5275/I                                       IoSpan4Mux                     0              3603  RISE       1
I__5275/O                                       IoSpan4Mux                   622              4225  RISE       1
I__5276/I                                       LocalMux                       0              4225  RISE       1
I__5276/O                                       LocalMux                    1099              5324  RISE       1
I__5277/I                                       IoInMux                        0              5324  RISE       1
I__5277/O                                       IoInMux                      662              5987  RISE       1
clk_3mhz_keep_RNIV6O6/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5987  RISE       1
clk_3mhz_keep_RNIV6O6/GLOBALBUFFEROUTPUT        ICE_GB                      1589              7576  RISE      24
I__10348/I                                      gio2CtrlBuf                    0              7576  RISE       1
I__10348/O                                      gio2CtrlBuf                    0              7576  RISE       1
I__10349/I                                      GlobalMux                      0              7576  RISE       1
I__10349/O                                      GlobalMux                    252              7828  RISE       1
I__10353/I                                      ClkMux                         0              7828  RISE       1
I__10353/O                                      ClkMux                       887              8715  RISE       1
up_cnt_20_LC_17_12_1/clk                        LogicCell40_SEQ_MODE_1000      0              8715  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 53.93 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_5_LC_17_20_3/lcout
Path End         : u_app.data_q_7_LC_18_19_6/in3
Capture Clock    : u_app.data_q_7_LC_18_19_6/clk
Setup Constraint : 83330p
Path slack       : 64787p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6159
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             88760

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6159
+ Clock To Q                               1391
+ Data Path Delay                         16424
---------------------------------------   ----- 
End-of-path arrival time (ps)             23973
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_13_19_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       4
I__5252/I                                        Odrv12                         0                 0  RISE       1
I__5252/O                                        Odrv12                      1073              1073  RISE       1
I__5256/I                                        Sp12to4                        0              1073  RISE       1
I__5256/O                                        Sp12to4                      596              1669  RISE       1
I__5258/I                                        LocalMux                       0              1669  RISE       1
I__5258/O                                        LocalMux                    1099              2768  RISE       1
I__5259/I                                        IoInMux                        0              2768  RISE       1
I__5259/O                                        IoInMux                      662              3430  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3430  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              5020  RISE      64
I__11472/I                                       gio2CtrlBuf                    0              5020  RISE       1
I__11472/O                                       gio2CtrlBuf                    0              5020  RISE       1
I__11473/I                                       GlobalMux                      0              5020  RISE       1
I__11473/O                                       GlobalMux                    252              5271  RISE       1
I__11480/I                                       ClkMux                         0              5271  RISE       1
I__11480/O                                       ClkMux                       887              6159  RISE       1
u_app.data_q_5_LC_17_20_3/clk                    LogicCell40_SEQ_MODE_1000      0              6159  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_5_LC_17_20_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7549  64788  RISE       4
I__11828/I                                  LocalMux                       0              7549  64788  RISE       1
I__11828/O                                  LocalMux                    1099              8649  64788  RISE       1
I__11831/I                                  InMux                          0              8649  64788  RISE       1
I__11831/O                                  InMux                        662              9311  64788  RISE       1
u_app.data_q_RNIJQPU_5_LC_17_20_7/in1       LogicCell40_SEQ_MODE_0000      0              9311  64788  RISE       1
u_app.data_q_RNIJQPU_5_LC_17_20_7/lcout     LogicCell40_SEQ_MODE_0000   1179             10490  64788  RISE       2
I__9909/I                                   Odrv4                          0             10490  64788  RISE       1
I__9909/O                                   Odrv4                        596             11086  64788  RISE       1
I__9911/I                                   LocalMux                       0             11086  64788  RISE       1
I__9911/O                                   LocalMux                    1099             12185  64788  RISE       1
I__9913/I                                   InMux                          0             12185  64788  RISE       1
I__9913/O                                   InMux                        662             12847  64788  RISE       1
I__9915/I                                   CascadeMux                     0             12847  64788  RISE       1
I__9915/O                                   CascadeMux                     0             12847  64788  RISE       1
u_app.data_q_RNIF9QB3_3_LC_17_19_0/in2      LogicCell40_SEQ_MODE_0000      0             12847  64788  RISE       1
u_app.data_q_RNIF9QB3_3_LC_17_19_0/lcout    LogicCell40_SEQ_MODE_0000   1179             14026  64788  RISE       1
I__9821/I                                   LocalMux                       0             14026  64788  RISE       1
I__9821/O                                   LocalMux                    1099             15125  64788  RISE       1
I__9822/I                                   InMux                          0             15125  64788  RISE       1
I__9822/O                                   InMux                        662             15787  64788  RISE       1
u_app.status_q_RNI5NIEB_6_LC_17_19_4/in3    LogicCell40_SEQ_MODE_0000      0             15787  64788  RISE       1
u_app.status_q_RNI5NIEB_6_LC_17_19_4/lcout  LogicCell40_SEQ_MODE_0000    861             16648  64788  RISE       3
I__11253/I                                  LocalMux                       0             16648  64788  RISE       1
I__11253/O                                  LocalMux                    1099             17748  64788  RISE       1
I__11256/I                                  InMux                          0             17748  64788  RISE       1
I__11256/O                                  InMux                        662             18410  64788  RISE       1
I__11259/I                                  CascadeMux                     0             18410  64788  RISE       1
I__11259/O                                  CascadeMux                     0             18410  64788  RISE       1
u_app.data_q_RNIDKPU_0_LC_18_20_0/in2       LogicCell40_SEQ_MODE_0000      0             18410  64788  RISE       1
u_app.data_q_RNIDKPU_0_LC_18_20_0/carryout  LogicCell40_SEQ_MODE_0000    609             19019  64788  RISE       2
u_app.data_q_RNO_1_1_LC_18_20_1/carryin     LogicCell40_SEQ_MODE_0000      0             19019  64788  RISE       1
u_app.data_q_RNO_1_1_LC_18_20_1/carryout    LogicCell40_SEQ_MODE_0000    278             19297  64788  RISE       2
u_app.data_q_RNO_1_2_LC_18_20_2/carryin     LogicCell40_SEQ_MODE_0000      0             19297  64788  RISE       1
u_app.data_q_RNO_1_2_LC_18_20_2/carryout    LogicCell40_SEQ_MODE_0000    278             19575  64788  RISE       2
u_app.data_q_RNO_1_3_LC_18_20_3/carryin     LogicCell40_SEQ_MODE_0000      0             19575  64788  RISE       1
u_app.data_q_RNO_1_3_LC_18_20_3/carryout    LogicCell40_SEQ_MODE_0000    278             19854  64788  RISE       2
u_app.data_q_RNO_1_4_LC_18_20_4/carryin     LogicCell40_SEQ_MODE_0000      0             19854  64788  RISE       1
u_app.data_q_RNO_1_4_LC_18_20_4/carryout    LogicCell40_SEQ_MODE_0000    278             20132  64788  RISE       2
u_app.data_q_RNO_1_5_LC_18_20_5/carryin     LogicCell40_SEQ_MODE_0000      0             20132  64788  RISE       1
u_app.data_q_RNO_1_5_LC_18_20_5/carryout    LogicCell40_SEQ_MODE_0000    278             20410  64788  RISE       2
u_app.data_q_RNO_1_6_LC_18_20_6/carryin     LogicCell40_SEQ_MODE_0000      0             20410  64788  RISE       1
u_app.data_q_RNO_1_6_LC_18_20_6/carryout    LogicCell40_SEQ_MODE_0000    278             20688  64788  RISE       1
I__11801/I                                  InMux                          0             20688  64788  RISE       1
I__11801/O                                  InMux                        662             21350  64788  RISE       1
u_app.data_q_RNO_1_7_LC_18_20_7/in3         LogicCell40_SEQ_MODE_0000      0             21350  64788  RISE       1
u_app.data_q_RNO_1_7_LC_18_20_7/lcout       LogicCell40_SEQ_MODE_0000    861             22211  64788  RISE       1
I__11799/I                                  LocalMux                       0             22211  64788  RISE       1
I__11799/O                                  LocalMux                    1099             23310  64788  RISE       1
I__11800/I                                  InMux                          0             23310  64788  RISE       1
I__11800/O                                  InMux                        662             23973  64788  RISE       1
u_app.data_q_7_LC_18_19_6/in3               LogicCell40_SEQ_MODE_1000      0             23973  64788  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_13_19_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       4
I__5252/I                                        Odrv12                         0                 0  RISE       1
I__5252/O                                        Odrv12                      1073              1073  RISE       1
I__5256/I                                        Sp12to4                        0              1073  RISE       1
I__5256/O                                        Sp12to4                      596              1669  RISE       1
I__5258/I                                        LocalMux                       0              1669  RISE       1
I__5258/O                                        LocalMux                    1099              2768  RISE       1
I__5259/I                                        IoInMux                        0              2768  RISE       1
I__5259/O                                        IoInMux                      662              3430  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3430  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              5020  RISE      64
I__11472/I                                       gio2CtrlBuf                    0              5020  RISE       1
I__11472/O                                       gio2CtrlBuf                    0              5020  RISE       1
I__11473/I                                       GlobalMux                      0              5020  RISE       1
I__11473/O                                       GlobalMux                    252              5271  RISE       1
I__11485/I                                       ClkMux                         0              5271  RISE       1
I__11485/O                                       ClkMux                       887              6159  RISE       1
u_app.data_q_7_LC_18_19_6/clk                    LogicCell40_SEQ_MODE_1000      0              6159  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 51.36 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.clk_gate_q_LC_7_30_1/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_0_LC_12_21_2/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_0_LC_12_21_2/clk
Setup Constraint : 20830p
Path slack       : 1361p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         17350
---------------------------------------   ----- 
End-of-path arrival time (ps)             19880
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE     436
I__11569/I                          gio2CtrlBuf                    0                 0  RISE       1
I__11569/O                          gio2CtrlBuf                    0                 0  RISE       1
I__11570/I                          GlobalMux                      0                 0  RISE       1
I__11570/O                          GlobalMux                    252               252  RISE       1
I__11586/I                          ClkMux                         0               252  RISE       1
I__11586/O                          ClkMux                       887              1139  RISE       1
u_usb_cdc.clk_gate_q_LC_7_30_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.clk_gate_q_LC_7_30_1/lcout                                                                                  LogicCell40_SEQ_MODE_1000   1391              2530   1361  RISE       1
I__1572/I                                                                                                             LocalMux                       0              2530   1361  RISE       1
I__1572/O                                                                                                             LocalMux                    1099              3629   1361  RISE       1
I__1573/I                                                                                                             IoInMux                        0              3629   1361  RISE       1
I__1573/O                                                                                                             IoInMux                      662              4291   1361  RISE       1
u_usb_cdc.clk_gate_q_RNIAEIC/USERSIGNALTOGLOBALBUFFER                                                                 ICE_GB                         0              4291   1361  RISE       1
u_usb_cdc.clk_gate_q_RNIAEIC/GLOBALBUFFEROUTPUT                                                                       ICE_GB                      1589              5881   1361  RISE      97
I__10837/I                                                                                                            gio2CtrlBuf                    0              5881   1361  RISE       1
I__10837/O                                                                                                            gio2CtrlBuf                    0              5881   1361  RISE       1
I__10838/I                                                                                                            GlobalMux                      0              5881   1361  RISE       1
I__10838/O                                                                                                            GlobalMux                    252              6132   1361  RISE       1
I__10839/I                                                                                                            Glb2LocalMux                   0              6132   1361  RISE       1
I__10839/O                                                                                                            Glb2LocalMux                 583              6715   1361  RISE       1
I__10881/I                                                                                                            LocalMux                       0              6715   1361  RISE       1
I__10881/O                                                                                                            LocalMux                    1099              7814   1361  RISE       1
I__10903/I                                                                                                            InMux                          0              7814   1361  RISE       1
I__10903/O                                                                                                            InMux                        662              8477   1361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_RNIQS3N2_0_LC_10_22_3/in3                                 LogicCell40_SEQ_MODE_0000      0              8477   1361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_RNIQS3N2_0_LC_10_22_3/lcout                               LogicCell40_SEQ_MODE_0000    861              9337   1361  RISE       5
I__3201/I                                                                                                             Odrv4                          0              9337   1361  RISE       1
I__3201/O                                                                                                             Odrv4                        596              9933   1361  RISE       1
I__3202/I                                                                                                             LocalMux                       0              9933   1361  RISE       1
I__3202/O                                                                                                             LocalMux                    1099             11033   1361  RISE       1
I__3204/I                                                                                                             InMux                          0             11033   1361  RISE       1
I__3204/O                                                                                                             InMux                        662             11695   1361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNI6H1A4_0_0_LC_11_20_6/in3    LogicCell40_SEQ_MODE_0000      0             11695   1361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNI6H1A4_0_0_LC_11_20_6/lcout  LogicCell40_SEQ_MODE_0000    861             12556   1361  RISE      10
I__4209/I                                                                                                             LocalMux                       0             12556   1361  RISE       1
I__4209/O                                                                                                             LocalMux                    1099             13655   1361  RISE       1
I__4214/I                                                                                                             InMux                          0             13655   1361  RISE       1
I__4214/O                                                                                                             InMux                        662             14317   1361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_RNIGVFE4_0_LC_11_21_0/in3          LogicCell40_SEQ_MODE_0000      0             14317   1361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_RNIGVFE4_0_LC_11_21_0/lcout        LogicCell40_SEQ_MODE_0000    861             15178   1361  RISE       4
I__4159/I                                                                                                             LocalMux                       0             15178   1361  RISE       1
I__4159/O                                                                                                             LocalMux                    1099             16278   1361  RISE       1
I__4162/I                                                                                                             InMux                          0             16278   1361  RISE       1
I__4162/O                                                                                                             InMux                        662             16940   1361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_RNO_1_0_LC_11_20_3/in1          LogicCell40_SEQ_MODE_0000      0             16940   1361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_RNO_1_0_LC_11_20_3/lcout        LogicCell40_SEQ_MODE_0000   1179             18119   1361  RISE       1
I__4080/I                                                                                                             LocalMux                       0             18119   1361  RISE       1
I__4080/O                                                                                                             LocalMux                    1099             19218   1361  RISE       1
I__4081/I                                                                                                             InMux                          0             19218   1361  RISE       1
I__4081/O                                                                                                             InMux                        662             19880   1361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_0_LC_12_21_2/in3                LogicCell40_SEQ_MODE_1010      0             19880   1361  RISE       1

Capture Clock Path
pin name                                                                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                                                               ICE_GB                         0                 0  RISE     436
I__11569/I                                                                                              gio2CtrlBuf                    0                 0  RISE       1
I__11569/O                                                                                              gio2CtrlBuf                    0                 0  RISE       1
I__11570/I                                                                                              GlobalMux                      0                 0  RISE       1
I__11570/O                                                                                              GlobalMux                    252               252  RISE       1
I__11605/I                                                                                              ClkMux                         0               252  RISE       1
I__11605/O                                                                                              ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_0_LC_12_21_2/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.clk_gate_q_LC_7_30_1/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_0_LC_12_21_2/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_0_LC_12_21_2/clk
Setup Constraint : 20830p
Path slack       : 1361p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         17350
---------------------------------------   ----- 
End-of-path arrival time (ps)             19880
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE     436
I__11569/I                          gio2CtrlBuf                    0                 0  RISE       1
I__11569/O                          gio2CtrlBuf                    0                 0  RISE       1
I__11570/I                          GlobalMux                      0                 0  RISE       1
I__11570/O                          GlobalMux                    252               252  RISE       1
I__11586/I                          ClkMux                         0               252  RISE       1
I__11586/O                          ClkMux                       887              1139  RISE       1
u_usb_cdc.clk_gate_q_LC_7_30_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                                                              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.clk_gate_q_LC_7_30_1/lcout                                                                                  LogicCell40_SEQ_MODE_1000   1391              2530   1361  RISE       1
I__1572/I                                                                                                             LocalMux                       0              2530   1361  RISE       1
I__1572/O                                                                                                             LocalMux                    1099              3629   1361  RISE       1
I__1573/I                                                                                                             IoInMux                        0              3629   1361  RISE       1
I__1573/O                                                                                                             IoInMux                      662              4291   1361  RISE       1
u_usb_cdc.clk_gate_q_RNIAEIC/USERSIGNALTOGLOBALBUFFER                                                                 ICE_GB                         0              4291   1361  RISE       1
u_usb_cdc.clk_gate_q_RNIAEIC/GLOBALBUFFEROUTPUT                                                                       ICE_GB                      1589              5881   1361  RISE      97
I__10837/I                                                                                                            gio2CtrlBuf                    0              5881   1361  RISE       1
I__10837/O                                                                                                            gio2CtrlBuf                    0              5881   1361  RISE       1
I__10838/I                                                                                                            GlobalMux                      0              5881   1361  RISE       1
I__10838/O                                                                                                            GlobalMux                    252              6132   1361  RISE       1
I__10839/I                                                                                                            Glb2LocalMux                   0              6132   1361  RISE       1
I__10839/O                                                                                                            Glb2LocalMux                 583              6715   1361  RISE       1
I__10881/I                                                                                                            LocalMux                       0              6715   1361  RISE       1
I__10881/O                                                                                                            LocalMux                    1099              7814   1361  RISE       1
I__10903/I                                                                                                            InMux                          0              7814   1361  RISE       1
I__10903/O                                                                                                            InMux                        662              8477   1361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_RNIQS3N2_0_LC_10_22_3/in3                                 LogicCell40_SEQ_MODE_0000      0              8477   1361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_RNIQS3N2_0_LC_10_22_3/lcout                               LogicCell40_SEQ_MODE_0000    861              9337   1361  RISE       5
I__3201/I                                                                                                             Odrv4                          0              9337   1361  RISE       1
I__3201/O                                                                                                             Odrv4                        596              9933   1361  RISE       1
I__3202/I                                                                                                             LocalMux                       0              9933   1361  RISE       1
I__3202/O                                                                                                             LocalMux                    1099             11033   1361  RISE       1
I__3204/I                                                                                                             InMux                          0             11033   1361  RISE       1
I__3204/O                                                                                                             InMux                        662             11695   1361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNI6H1A4_0_0_LC_11_20_6/in3    LogicCell40_SEQ_MODE_0000      0             11695   1361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNI6H1A4_0_0_LC_11_20_6/lcout  LogicCell40_SEQ_MODE_0000    861             12556   1361  RISE      10
I__4209/I                                                                                                             LocalMux                       0             12556   1361  RISE       1
I__4209/O                                                                                                             LocalMux                    1099             13655   1361  RISE       1
I__4214/I                                                                                                             InMux                          0             13655   1361  RISE       1
I__4214/O                                                                                                             InMux                        662             14317   1361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_RNIGVFE4_0_LC_11_21_0/in3          LogicCell40_SEQ_MODE_0000      0             14317   1361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_RNIGVFE4_0_LC_11_21_0/lcout        LogicCell40_SEQ_MODE_0000    861             15178   1361  RISE       4
I__4159/I                                                                                                             LocalMux                       0             15178   1361  RISE       1
I__4159/O                                                                                                             LocalMux                    1099             16278   1361  RISE       1
I__4162/I                                                                                                             InMux                          0             16278   1361  RISE       1
I__4162/O                                                                                                             InMux                        662             16940   1361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_RNO_1_0_LC_11_20_3/in1          LogicCell40_SEQ_MODE_0000      0             16940   1361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_RNO_1_0_LC_11_20_3/lcout        LogicCell40_SEQ_MODE_0000   1179             18119   1361  RISE       1
I__4080/I                                                                                                             LocalMux                       0             18119   1361  RISE       1
I__4080/O                                                                                                             LocalMux                    1099             19218   1361  RISE       1
I__4081/I                                                                                                             InMux                          0             19218   1361  RISE       1
I__4081/O                                                                                                             InMux                        662             19880   1361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_0_LC_12_21_2/in3                LogicCell40_SEQ_MODE_1010      0             19880   1361  RISE       1

Capture Clock Path
pin name                                                                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                                                               ICE_GB                         0                 0  RISE     436
I__11569/I                                                                                              gio2CtrlBuf                    0                 0  RISE       1
I__11569/O                                                                                              gio2CtrlBuf                    0                 0  RISE       1
I__11570/I                                                                                              GlobalMux                      0                 0  RISE       1
I__11570/O                                                                                              GlobalMux                    252               252  RISE       1
I__11605/I                                                                                              ClkMux                         0               252  RISE       1
I__11605/O                                                                                              ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_0_LC_12_21_2/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.2::Critical Path Report for (clk_3mhz:R vs. clk_3mhz:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_21_LC_18_12_5/lcout
Path End         : up_cnt_20_LC_17_12_1/in1
Capture Clock    : up_cnt_20_LC_17_12_1/clk
Setup Constraint : 333330p
Path slack       : 315820p

Capture Clock Arrival Time (clk_3mhz:R#2)   333330
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    8715
- Setup Time                                 -1060
-----------------------------------------   ------ 
End-of-path required time (ps)              340985

Launch Clock Arrival Time (clk_3mhz:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   8715
+ Clock To Q                                1391
+ Data Path Delay                          15059
----------------------------------------   ----- 
End-of-path arrival time (ps)              25165
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_3_LC_13_19_0/lcout    LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5269/I                                       Odrv12                         0                 0  RISE       1
I__5269/O                                       Odrv12                      1073              1073  RISE       1
I__5271/I                                       Span12Mux_v                    0              1073  RISE       1
I__5271/O                                       Span12Mux_v                  980              2053  RISE       1
I__5272/I                                       Sp12to4                        0              2053  RISE       1
I__5272/O                                       Sp12to4                      596              2649  RISE       1
I__5273/I                                       Span4Mux_h                     0              2649  RISE       1
I__5273/O                                       Span4Mux_h                   517              3165  RISE       1
I__5274/I                                       Span4Mux_s2_v                  0              3165  RISE       1
I__5274/O                                       Span4Mux_s2_v                437              3603  RISE       1
I__5275/I                                       IoSpan4Mux                     0              3603  RISE       1
I__5275/O                                       IoSpan4Mux                   622              4225  RISE       1
I__5276/I                                       LocalMux                       0              4225  RISE       1
I__5276/O                                       LocalMux                    1099              5324  RISE       1
I__5277/I                                       IoInMux                        0              5324  RISE       1
I__5277/O                                       IoInMux                      662              5987  RISE       1
clk_3mhz_keep_RNIV6O6/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5987  RISE       1
clk_3mhz_keep_RNIV6O6/GLOBALBUFFEROUTPUT        ICE_GB                      1589              7576  RISE      24
I__10348/I                                      gio2CtrlBuf                    0              7576  RISE       1
I__10348/O                                      gio2CtrlBuf                    0              7576  RISE       1
I__10349/I                                      GlobalMux                      0              7576  RISE       1
I__10349/O                                      GlobalMux                    252              7828  RISE       1
I__10352/I                                      ClkMux                         0              7828  RISE       1
I__10352/O                                      ClkMux                       887              8715  RISE       1
up_cnt_21_LC_18_12_5/clk                        LogicCell40_SEQ_MODE_1000      0              8715  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_21_LC_18_12_5/lcout                      LogicCell40_SEQ_MODE_1000   1391             10106  315821  RISE      24
I__10356/I                                      LocalMux                       0             10106  315821  RISE       1
I__10356/O                                      LocalMux                    1099             11205  315821  RISE       1
I__10361/I                                      InMux                          0             11205  315821  RISE       1
I__10361/O                                      InMux                        662             11867  315821  RISE       1
up_cnt_RNI71AQ_20_LC_17_11_7/in0                LogicCell40_SEQ_MODE_0000      0             11867  315821  RISE       1
up_cnt_RNI71AQ_20_LC_17_11_7/lcout              LogicCell40_SEQ_MODE_0000   1245             13112  315821  RISE       2
I__9961/I                                       LocalMux                       0             13112  315821  RISE       1
I__9961/O                                       LocalMux                    1099             14211  315821  RISE       1
I__9963/I                                       InMux                          0             14211  315821  RISE       1
I__9963/O                                       InMux                        662             14874  315821  RISE       1
I__9965/I                                       CascadeMux                     0             14874  315821  RISE       1
I__9965/O                                       CascadeMux                     0             14874  315821  RISE       1
up_cnt_RNO_0_0_LC_18_10_0/in2                   LogicCell40_SEQ_MODE_0000      0             14874  315821  RISE       1
up_cnt_RNO_0_0_LC_18_10_0/carryout              LogicCell40_SEQ_MODE_0000    609             15483  315821  RISE       2
up_cnt_RNO_0_1_LC_18_10_1/carryin               LogicCell40_SEQ_MODE_0000      0             15483  315821  RISE       1
up_cnt_RNO_0_1_LC_18_10_1/carryout              LogicCell40_SEQ_MODE_0000    278             15761  315821  RISE       2
up_cnt_RNO_0_2_LC_18_10_2/carryin               LogicCell40_SEQ_MODE_0000      0             15761  315821  RISE       1
up_cnt_RNO_0_2_LC_18_10_2/carryout              LogicCell40_SEQ_MODE_0000    278             16039  315821  RISE       2
up_cnt_RNO_0_3_LC_18_10_3/carryin               LogicCell40_SEQ_MODE_0000      0             16039  315821  RISE       1
up_cnt_RNO_0_3_LC_18_10_3/carryout              LogicCell40_SEQ_MODE_0000    278             16317  315821  RISE       2
up_cnt_RNO_0_4_LC_18_10_4/carryin               LogicCell40_SEQ_MODE_0000      0             16317  315821  RISE       1
up_cnt_RNO_0_4_LC_18_10_4/carryout              LogicCell40_SEQ_MODE_0000    278             16595  315821  RISE       2
up_cnt_RNO_0_5_LC_18_10_5/carryin               LogicCell40_SEQ_MODE_0000      0             16595  315821  RISE       1
up_cnt_RNO_0_5_LC_18_10_5/carryout              LogicCell40_SEQ_MODE_0000    278             16874  315821  RISE       2
up_cnt_RNO_0_6_LC_18_10_6/carryin               LogicCell40_SEQ_MODE_0000      0             16874  315821  RISE       1
up_cnt_RNO_0_6_LC_18_10_6/carryout              LogicCell40_SEQ_MODE_0000    278             17152  315821  RISE       2
up_cnt_RNO_0_7_LC_18_10_7/carryin               LogicCell40_SEQ_MODE_0000      0             17152  315821  RISE       1
up_cnt_RNO_0_7_LC_18_10_7/carryout              LogicCell40_SEQ_MODE_0000    278             17430  315821  RISE       1
IN_MUX_bfv_18_11_0_/carryinitin                 ICE_CARRY_IN_MUX               0             17430  315821  RISE       1
IN_MUX_bfv_18_11_0_/carryinitout                ICE_CARRY_IN_MUX             556             17986  315821  RISE       2
up_cnt_RNO_0_8_LC_18_11_0/carryin               LogicCell40_SEQ_MODE_0000      0             17986  315821  RISE       1
up_cnt_RNO_0_8_LC_18_11_0/carryout              LogicCell40_SEQ_MODE_0000    278             18264  315821  RISE       2
up_cnt_RNO_0_9_LC_18_11_1/carryin               LogicCell40_SEQ_MODE_0000      0             18264  315821  RISE       1
up_cnt_RNO_0_9_LC_18_11_1/carryout              LogicCell40_SEQ_MODE_0000    278             18542  315821  RISE       2
up_cnt_RNO_0_10_LC_18_11_2/carryin              LogicCell40_SEQ_MODE_0000      0             18542  315821  RISE       1
up_cnt_RNO_0_10_LC_18_11_2/carryout             LogicCell40_SEQ_MODE_0000    278             18820  315821  RISE       2
up_cnt_RNO_0_11_LC_18_11_3/carryin              LogicCell40_SEQ_MODE_0000      0             18820  315821  RISE       1
up_cnt_RNO_0_11_LC_18_11_3/carryout             LogicCell40_SEQ_MODE_0000    278             19099  315821  RISE       2
up_cnt_RNO_0_12_LC_18_11_4/carryin              LogicCell40_SEQ_MODE_0000      0             19099  315821  RISE       1
up_cnt_RNO_0_12_LC_18_11_4/carryout             LogicCell40_SEQ_MODE_0000    278             19377  315821  RISE       2
up_cnt_RNO_0_13_LC_18_11_5/carryin              LogicCell40_SEQ_MODE_0000      0             19377  315821  RISE       1
up_cnt_RNO_0_13_LC_18_11_5/carryout             LogicCell40_SEQ_MODE_0000    278             19655  315821  RISE       2
up_cnt_RNO_0_14_LC_18_11_6/carryin              LogicCell40_SEQ_MODE_0000      0             19655  315821  RISE       1
up_cnt_RNO_0_14_LC_18_11_6/carryout             LogicCell40_SEQ_MODE_0000    278             19933  315821  RISE       2
up_cnt_RNO_0_15_LC_18_11_7/carryin              LogicCell40_SEQ_MODE_0000      0             19933  315821  RISE       1
up_cnt_RNO_0_15_LC_18_11_7/carryout             LogicCell40_SEQ_MODE_0000    278             20211  315821  RISE       1
IN_MUX_bfv_18_12_0_/carryinitin                 ICE_CARRY_IN_MUX               0             20211  315821  RISE       1
IN_MUX_bfv_18_12_0_/carryinitout                ICE_CARRY_IN_MUX             556             20767  315821  RISE       2
up_cnt_RNO_0_16_LC_18_12_0/carryin              LogicCell40_SEQ_MODE_0000      0             20767  315821  RISE       1
up_cnt_RNO_0_16_LC_18_12_0/carryout             LogicCell40_SEQ_MODE_0000    278             21046  315821  RISE       2
up_cnt_RNO_0_17_LC_18_12_1/carryin              LogicCell40_SEQ_MODE_0000      0             21046  315821  RISE       1
up_cnt_RNO_0_17_LC_18_12_1/carryout             LogicCell40_SEQ_MODE_0000    278             21324  315821  RISE       2
up_cnt_RNO_0_18_LC_18_12_2/carryin              LogicCell40_SEQ_MODE_0000      0             21324  315821  RISE       1
up_cnt_RNO_0_18_LC_18_12_2/carryout             LogicCell40_SEQ_MODE_0000    278             21602  315821  RISE       2
up_cnt_RNO_0_19_LC_18_12_3/carryin              LogicCell40_SEQ_MODE_0000      0             21602  315821  RISE       1
up_cnt_RNO_0_19_LC_18_12_3/carryout             LogicCell40_SEQ_MODE_0000    278             21880  315821  RISE       2
I__10108/I                                      InMux                          0             21880  315821  RISE       1
I__10108/O                                      InMux                        662             22542  315821  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_18_12_4/in3    LogicCell40_SEQ_MODE_0000      0             22542  315821  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_18_12_4/lcout  LogicCell40_SEQ_MODE_0000    861             23403  315821  RISE       1
I__10109/I                                      LocalMux                       0             23403  315821  RISE       1
I__10109/O                                      LocalMux                    1099             24502  315821  RISE       1
I__10110/I                                      InMux                          0             24502  315821  RISE       1
I__10110/O                                      InMux                        662             25165  315821  RISE       1
up_cnt_20_LC_17_12_1/in1                        LogicCell40_SEQ_MODE_1000      0             25165  315821  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_3_LC_13_19_0/lcout    LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5269/I                                       Odrv12                         0                 0  RISE       1
I__5269/O                                       Odrv12                      1073              1073  RISE       1
I__5271/I                                       Span12Mux_v                    0              1073  RISE       1
I__5271/O                                       Span12Mux_v                  980              2053  RISE       1
I__5272/I                                       Sp12to4                        0              2053  RISE       1
I__5272/O                                       Sp12to4                      596              2649  RISE       1
I__5273/I                                       Span4Mux_h                     0              2649  RISE       1
I__5273/O                                       Span4Mux_h                   517              3165  RISE       1
I__5274/I                                       Span4Mux_s2_v                  0              3165  RISE       1
I__5274/O                                       Span4Mux_s2_v                437              3603  RISE       1
I__5275/I                                       IoSpan4Mux                     0              3603  RISE       1
I__5275/O                                       IoSpan4Mux                   622              4225  RISE       1
I__5276/I                                       LocalMux                       0              4225  RISE       1
I__5276/O                                       LocalMux                    1099              5324  RISE       1
I__5277/I                                       IoInMux                        0              5324  RISE       1
I__5277/O                                       IoInMux                      662              5987  RISE       1
clk_3mhz_keep_RNIV6O6/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5987  RISE       1
clk_3mhz_keep_RNIV6O6/GLOBALBUFFEROUTPUT        ICE_GB                      1589              7576  RISE      24
I__10348/I                                      gio2CtrlBuf                    0              7576  RISE       1
I__10348/O                                      gio2CtrlBuf                    0              7576  RISE       1
I__10349/I                                      GlobalMux                      0              7576  RISE       1
I__10349/O                                      GlobalMux                    252              7828  RISE       1
I__10353/I                                      ClkMux                         0              7828  RISE       1
I__10353/O                                      ClkMux                       887              8715  RISE       1
up_cnt_20_LC_17_12_1/clk                        LogicCell40_SEQ_MODE_1000      0              8715  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_5_LC_17_20_3/lcout
Path End         : u_app.data_q_7_LC_18_19_6/in3
Capture Clock    : u_app.data_q_7_LC_18_19_6/clk
Setup Constraint : 83330p
Path slack       : 64787p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6159
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             88760

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6159
+ Clock To Q                               1391
+ Data Path Delay                         16424
---------------------------------------   ----- 
End-of-path arrival time (ps)             23973
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_13_19_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       4
I__5252/I                                        Odrv12                         0                 0  RISE       1
I__5252/O                                        Odrv12                      1073              1073  RISE       1
I__5256/I                                        Sp12to4                        0              1073  RISE       1
I__5256/O                                        Sp12to4                      596              1669  RISE       1
I__5258/I                                        LocalMux                       0              1669  RISE       1
I__5258/O                                        LocalMux                    1099              2768  RISE       1
I__5259/I                                        IoInMux                        0              2768  RISE       1
I__5259/O                                        IoInMux                      662              3430  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3430  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              5020  RISE      64
I__11472/I                                       gio2CtrlBuf                    0              5020  RISE       1
I__11472/O                                       gio2CtrlBuf                    0              5020  RISE       1
I__11473/I                                       GlobalMux                      0              5020  RISE       1
I__11473/O                                       GlobalMux                    252              5271  RISE       1
I__11480/I                                       ClkMux                         0              5271  RISE       1
I__11480/O                                       ClkMux                       887              6159  RISE       1
u_app.data_q_5_LC_17_20_3/clk                    LogicCell40_SEQ_MODE_1000      0              6159  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_5_LC_17_20_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7549  64788  RISE       4
I__11828/I                                  LocalMux                       0              7549  64788  RISE       1
I__11828/O                                  LocalMux                    1099              8649  64788  RISE       1
I__11831/I                                  InMux                          0              8649  64788  RISE       1
I__11831/O                                  InMux                        662              9311  64788  RISE       1
u_app.data_q_RNIJQPU_5_LC_17_20_7/in1       LogicCell40_SEQ_MODE_0000      0              9311  64788  RISE       1
u_app.data_q_RNIJQPU_5_LC_17_20_7/lcout     LogicCell40_SEQ_MODE_0000   1179             10490  64788  RISE       2
I__9909/I                                   Odrv4                          0             10490  64788  RISE       1
I__9909/O                                   Odrv4                        596             11086  64788  RISE       1
I__9911/I                                   LocalMux                       0             11086  64788  RISE       1
I__9911/O                                   LocalMux                    1099             12185  64788  RISE       1
I__9913/I                                   InMux                          0             12185  64788  RISE       1
I__9913/O                                   InMux                        662             12847  64788  RISE       1
I__9915/I                                   CascadeMux                     0             12847  64788  RISE       1
I__9915/O                                   CascadeMux                     0             12847  64788  RISE       1
u_app.data_q_RNIF9QB3_3_LC_17_19_0/in2      LogicCell40_SEQ_MODE_0000      0             12847  64788  RISE       1
u_app.data_q_RNIF9QB3_3_LC_17_19_0/lcout    LogicCell40_SEQ_MODE_0000   1179             14026  64788  RISE       1
I__9821/I                                   LocalMux                       0             14026  64788  RISE       1
I__9821/O                                   LocalMux                    1099             15125  64788  RISE       1
I__9822/I                                   InMux                          0             15125  64788  RISE       1
I__9822/O                                   InMux                        662             15787  64788  RISE       1
u_app.status_q_RNI5NIEB_6_LC_17_19_4/in3    LogicCell40_SEQ_MODE_0000      0             15787  64788  RISE       1
u_app.status_q_RNI5NIEB_6_LC_17_19_4/lcout  LogicCell40_SEQ_MODE_0000    861             16648  64788  RISE       3
I__11253/I                                  LocalMux                       0             16648  64788  RISE       1
I__11253/O                                  LocalMux                    1099             17748  64788  RISE       1
I__11256/I                                  InMux                          0             17748  64788  RISE       1
I__11256/O                                  InMux                        662             18410  64788  RISE       1
I__11259/I                                  CascadeMux                     0             18410  64788  RISE       1
I__11259/O                                  CascadeMux                     0             18410  64788  RISE       1
u_app.data_q_RNIDKPU_0_LC_18_20_0/in2       LogicCell40_SEQ_MODE_0000      0             18410  64788  RISE       1
u_app.data_q_RNIDKPU_0_LC_18_20_0/carryout  LogicCell40_SEQ_MODE_0000    609             19019  64788  RISE       2
u_app.data_q_RNO_1_1_LC_18_20_1/carryin     LogicCell40_SEQ_MODE_0000      0             19019  64788  RISE       1
u_app.data_q_RNO_1_1_LC_18_20_1/carryout    LogicCell40_SEQ_MODE_0000    278             19297  64788  RISE       2
u_app.data_q_RNO_1_2_LC_18_20_2/carryin     LogicCell40_SEQ_MODE_0000      0             19297  64788  RISE       1
u_app.data_q_RNO_1_2_LC_18_20_2/carryout    LogicCell40_SEQ_MODE_0000    278             19575  64788  RISE       2
u_app.data_q_RNO_1_3_LC_18_20_3/carryin     LogicCell40_SEQ_MODE_0000      0             19575  64788  RISE       1
u_app.data_q_RNO_1_3_LC_18_20_3/carryout    LogicCell40_SEQ_MODE_0000    278             19854  64788  RISE       2
u_app.data_q_RNO_1_4_LC_18_20_4/carryin     LogicCell40_SEQ_MODE_0000      0             19854  64788  RISE       1
u_app.data_q_RNO_1_4_LC_18_20_4/carryout    LogicCell40_SEQ_MODE_0000    278             20132  64788  RISE       2
u_app.data_q_RNO_1_5_LC_18_20_5/carryin     LogicCell40_SEQ_MODE_0000      0             20132  64788  RISE       1
u_app.data_q_RNO_1_5_LC_18_20_5/carryout    LogicCell40_SEQ_MODE_0000    278             20410  64788  RISE       2
u_app.data_q_RNO_1_6_LC_18_20_6/carryin     LogicCell40_SEQ_MODE_0000      0             20410  64788  RISE       1
u_app.data_q_RNO_1_6_LC_18_20_6/carryout    LogicCell40_SEQ_MODE_0000    278             20688  64788  RISE       1
I__11801/I                                  InMux                          0             20688  64788  RISE       1
I__11801/O                                  InMux                        662             21350  64788  RISE       1
u_app.data_q_RNO_1_7_LC_18_20_7/in3         LogicCell40_SEQ_MODE_0000      0             21350  64788  RISE       1
u_app.data_q_RNO_1_7_LC_18_20_7/lcout       LogicCell40_SEQ_MODE_0000    861             22211  64788  RISE       1
I__11799/I                                  LocalMux                       0             22211  64788  RISE       1
I__11799/O                                  LocalMux                    1099             23310  64788  RISE       1
I__11800/I                                  InMux                          0             23310  64788  RISE       1
I__11800/O                                  InMux                        662             23973  64788  RISE       1
u_app.data_q_7_LC_18_19_6/in3               LogicCell40_SEQ_MODE_1000      0             23973  64788  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_13_19_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       4
I__5252/I                                        Odrv12                         0                 0  RISE       1
I__5252/O                                        Odrv12                      1073              1073  RISE       1
I__5256/I                                        Sp12to4                        0              1073  RISE       1
I__5256/O                                        Sp12to4                      596              1669  RISE       1
I__5258/I                                        LocalMux                       0              1669  RISE       1
I__5258/O                                        LocalMux                    1099              2768  RISE       1
I__5259/I                                        IoInMux                        0              2768  RISE       1
I__5259/O                                        IoInMux                      662              3430  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3430  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              5020  RISE      64
I__11472/I                                       gio2CtrlBuf                    0              5020  RISE       1
I__11472/O                                       gio2CtrlBuf                    0              5020  RISE       1
I__11473/I                                       GlobalMux                      0              5020  RISE       1
I__11473/O                                       GlobalMux                    252              5271  RISE       1
I__11485/I                                       ClkMux                         0              5271  RISE       1
I__11485/O                                       ClkMux                       887              6159  RISE       1
u_app.data_q_7_LC_18_19_6/clk                    LogicCell40_SEQ_MODE_1000      0              6159  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 3967


Data Path Delay                3874
+ Setup Time                   1232
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 3967

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       soc                        0      0                  RISE  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__9097/I                                       Odrv4                      0      1000               RISE  1       
I__9097/O                                       Odrv4                      596    1596               RISE  1       
I__9098/I                                       Span4Mux_h                 0      1596               RISE  1       
I__9098/O                                       Span4Mux_h                 517    2113               RISE  1       
I__9099/I                                       LocalMux                   0      2113               RISE  1       
I__9099/O                                       LocalMux                   1099   3212               RISE  1       
I__9100/I                                       InMux                      0      3212               RISE  1       
I__9100/O                                       InMux                      662    3874               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_27_0/in0  LogicCell40_SEQ_MODE_1000  0      3874               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  436     
I__11569/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__11569/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__11570/I                                      GlobalMux                  0      0                  RISE  1       
I__11570/O                                      GlobalMux                  252    252                RISE  1       
I__11571/I                                      ClkMux                     0      252                RISE  1       
I__11571/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_27_0/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.1.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 3463


Data Path Delay                3874
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 3463

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       soc                        0      0                  RISE  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__9090/I                                       Odrv4                      0      1000               RISE  1       
I__9090/O                                       Odrv4                      596    1596               RISE  1       
I__9091/I                                       Span4Mux_h                 0      1596               RISE  1       
I__9091/O                                       Span4Mux_h                 517    2113               RISE  1       
I__9092/I                                       LocalMux                   0      2113               RISE  1       
I__9092/O                                       LocalMux                   1099   3212               RISE  1       
I__9093/I                                       InMux                      0      3212               RISE  1       
I__9093/O                                       InMux                      662    3874               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_16_27_1/in3  LogicCell40_SEQ_MODE_1000  0      3874               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  436     
I__11569/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__11569/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__11570/I                                      GlobalMux                  0      0                  RISE  1       
I__11570/O                                      GlobalMux                  252    252                RISE  1       
I__11571/I                                      ClkMux                     0      252                RISE  1       
I__11571/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_16_27_1/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 16277


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             13747
---------------------------- ------
Clock To Out Delay            16277

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  436     
I__11569/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__11569/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__11570/I                                            GlobalMux                  0      0                  RISE  1       
I__11570/O                                            GlobalMux                  252    252                RISE  1       
I__11591/I                                            ClkMux                     0      252                RISE  1       
I__11591/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_16_20_5/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_16_20_5/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  12      
I__8632/I                                                         Odrv12                     0      2530               RISE  1       
I__8632/O                                                         Odrv12                     1073   3603               RISE  1       
I__8637/I                                                         LocalMux                   0      3603               RISE  1       
I__8637/O                                                         LocalMux                   1099   4702               RISE  1       
I__8646/I                                                         InMux                      0      4702               RISE  1       
I__8646/O                                                         InMux                      662    5364               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_16_22_2/in1      LogicCell40_SEQ_MODE_0000  0      5364               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_16_22_2/lcout    LogicCell40_SEQ_MODE_0000  1179   6543               RISE  2       
I__9084/I                                                         Odrv12                     0      6543               RISE  1       
I__9084/O                                                         Odrv12                     1073   7616               RISE  1       
I__9086/I                                                         LocalMux                   0      7616               RISE  1       
I__9086/O                                                         LocalMux                   1099   8715               RISE  1       
I__9087/I                                                         InMux                      0      8715               RISE  1       
I__9087/O                                                         InMux                      662    9377               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_16_27_3/in3    LogicCell40_SEQ_MODE_0000  0      9377               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_16_27_3/lcout  LogicCell40_SEQ_MODE_0000  861    10238              RISE  2       
I__9076/I                                                         Odrv4                      0      10238              RISE  1       
I__9076/O                                                         Odrv4                      596    10834              RISE  1       
I__9077/I                                                         Span4Mux_h                 0      10834              RISE  1       
I__9077/O                                                         Span4Mux_h                 517    11351              RISE  1       
I__9078/I                                                         Span4Mux_s3_v              0      11351              RISE  1       
I__9078/O                                                         Span4Mux_s3_v              543    11894              RISE  1       
I__9079/I                                                         LocalMux                   0      11894              RISE  1       
I__9079/O                                                         LocalMux                   1099   12993              RISE  1       
I__9081/I                                                         IoInMux                    0      12993              RISE  1       
I__9081/O                                                         IoInMux                    662    13655              RISE  1       
u_usb_dn_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      13655              RISE  1       
u_usb_dn_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    14189              FALL  1       
u_usb_dn_iopad/OE                                                 IO_PAD                     0      14189              FALL  1       
u_usb_dn_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   16277              FALL  1       
usb_dn:out                                                        soc                        0      16277              FALL  1       

6.2.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 16277


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             13747
---------------------------- ------
Clock To Out Delay            16277

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  436     
I__11569/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__11569/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__11570/I                                            GlobalMux                  0      0                  RISE  1       
I__11570/O                                            GlobalMux                  252    252                RISE  1       
I__11591/I                                            ClkMux                     0      252                RISE  1       
I__11591/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_16_20_5/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_16_20_5/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  12      
I__8632/I                                                         Odrv12                     0      2530               RISE  1       
I__8632/O                                                         Odrv12                     1073   3603               RISE  1       
I__8637/I                                                         LocalMux                   0      3603               RISE  1       
I__8637/O                                                         LocalMux                   1099   4702               RISE  1       
I__8646/I                                                         InMux                      0      4702               RISE  1       
I__8646/O                                                         InMux                      662    5364               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_16_22_2/in1      LogicCell40_SEQ_MODE_0000  0      5364               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_16_22_2/lcout    LogicCell40_SEQ_MODE_0000  1179   6543               RISE  2       
I__9084/I                                                         Odrv12                     0      6543               RISE  1       
I__9084/O                                                         Odrv12                     1073   7616               RISE  1       
I__9086/I                                                         LocalMux                   0      7616               RISE  1       
I__9086/O                                                         LocalMux                   1099   8715               RISE  1       
I__9087/I                                                         InMux                      0      8715               RISE  1       
I__9087/O                                                         InMux                      662    9377               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_16_27_3/in3    LogicCell40_SEQ_MODE_0000  0      9377               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_16_27_3/lcout  LogicCell40_SEQ_MODE_0000  861    10238              RISE  2       
I__9076/I                                                         Odrv4                      0      10238              RISE  1       
I__9076/O                                                         Odrv4                      596    10834              RISE  1       
I__9077/I                                                         Span4Mux_h                 0      10834              RISE  1       
I__9077/O                                                         Span4Mux_h                 517    11351              RISE  1       
I__9078/I                                                         Span4Mux_s3_v              0      11351              RISE  1       
I__9078/O                                                         Span4Mux_s3_v              543    11894              RISE  1       
I__9080/I                                                         LocalMux                   0      11894              RISE  1       
I__9080/O                                                         LocalMux                   1099   12993              RISE  1       
I__9082/I                                                         IoInMux                    0      12993              RISE  1       
I__9082/O                                                         IoInMux                    662    13655              RISE  1       
u_usb_dp_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      13655              RISE  1       
u_usb_dp_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    14189              FALL  1       
u_usb_dp_iopad/OE                                                 IO_PAD                     0      14189              FALL  1       
u_usb_dp_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   16277              FALL  1       
usb_dp:out                                                        soc                        0      16277              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -2275


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -3414
---------------------------- ------
Hold Time                     -2275

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       soc                        0      0                  FALL  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__9097/I                                       Odrv4                      0      950                FALL  1       
I__9097/O                                       Odrv4                      649    1599               FALL  1       
I__9098/I                                       Span4Mux_h                 0      1599               FALL  1       
I__9098/O                                       Span4Mux_h                 543    2142               FALL  1       
I__9099/I                                       LocalMux                   0      2142               FALL  1       
I__9099/O                                       LocalMux                   768    2910               FALL  1       
I__9100/I                                       InMux                      0      2910               FALL  1       
I__9100/O                                       InMux                      503    3414               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_27_0/in0  LogicCell40_SEQ_MODE_1000  0      3414               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  436     
I__11569/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__11569/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__11570/I                                      GlobalMux                  0      0                  RISE  1       
I__11570/O                                      GlobalMux                  252    252                RISE  1       
I__11571/I                                      ClkMux                     0      252                RISE  1       
I__11571/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_27_0/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.4.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -2275


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -3414
---------------------------- ------
Hold Time                     -2275

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       soc                        0      0                  FALL  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__9090/I                                       Odrv4                      0      950                FALL  1       
I__9090/O                                       Odrv4                      649    1599               FALL  1       
I__9091/I                                       Span4Mux_h                 0      1599               FALL  1       
I__9091/O                                       Span4Mux_h                 543    2142               FALL  1       
I__9092/I                                       LocalMux                   0      2142               FALL  1       
I__9092/O                                       LocalMux                   768    2910               FALL  1       
I__9093/I                                       InMux                      0      2910               FALL  1       
I__9093/O                                       InMux                      503    3414               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_16_27_1/in3  LogicCell40_SEQ_MODE_1000  0      3414               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  436     
I__11569/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__11569/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__11570/I                                      GlobalMux                  0      0                  RISE  1       
I__11570/O                                      GlobalMux                  252    252                RISE  1       
I__11571/I                                      ClkMux                     0      252                RISE  1       
I__11571/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_16_27_1/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 11013


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              8483
---------------------------- ------
Clock To Out Delay            11013

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  436     
I__11569/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__11569/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__11570/I                                      GlobalMux                  0      0                  RISE  1       
I__11570/O                                      GlobalMux                  252    252                RISE  1       
I__11597/I                                      ClkMux                     0      252                RISE  1       
I__11597/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_16_19_5/clk  LogicCell40_SEQ_MODE_1011  0      1139               RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_16_19_5/lcout             LogicCell40_SEQ_MODE_1011  1391   2530               FALL  3       
I__8586/I                                                    LocalMux                   0      2530               FALL  1       
I__8586/O                                                    LocalMux                   768    3298               FALL  1       
I__8589/I                                                    InMux                      0      3298               FALL  1       
I__8589/O                                                    InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_16_20_0/in3    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_16_20_0/lcout  LogicCell40_SEQ_MODE_0000  874    4675               FALL  1       
I__8579/I                                                    Odrv4                      0      4675               FALL  1       
I__8579/O                                                    Odrv4                      649    5324               FALL  1       
I__8580/I                                                    Span4Mux_v                 0      5324               FALL  1       
I__8580/O                                                    Span4Mux_v                 649    5973               FALL  1       
I__8581/I                                                    Span4Mux_v                 0      5973               FALL  1       
I__8581/O                                                    Span4Mux_v                 649    6622               FALL  1       
I__8582/I                                                    Span4Mux_s2_v              0      6622               FALL  1       
I__8582/O                                                    Span4Mux_s2_v              450    7073               FALL  1       
I__8583/I                                                    LocalMux                   0      7073               FALL  1       
I__8583/O                                                    LocalMux                   768    7841               FALL  1       
I__8584/I                                                    IoInMux                    0      7841               FALL  1       
I__8584/O                                                    IoInMux                    503    8344               FALL  1       
u_usb_dn_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      8344               FALL  1       
u_usb_dn_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     755    9099               RISE  1       
u_usb_dn_iopad/DIN                                           IO_PAD                     0      9099               RISE  1       
u_usb_dn_iopad/PACKAGEPIN:out                                IO_PAD                     1914   11013              RISE  1       
usb_dn:out                                                   soc                        0      11013              RISE  1       

6.5.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 11145


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              8615
---------------------------- ------
Clock To Out Delay            11145

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  436     
I__11569/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__11569/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__11570/I                                      GlobalMux                  0      0                  RISE  1       
I__11570/O                                      GlobalMux                  252    252                RISE  1       
I__11597/I                                      ClkMux                     0      252                RISE  1       
I__11597/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_16_19_5/clk  LogicCell40_SEQ_MODE_1011  0      1139               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_16_19_5/lcout           LogicCell40_SEQ_MODE_1011  1391   2530               FALL  3       
I__8585/I                                                  LocalMux                   0      2530               FALL  1       
I__8585/O                                                  LocalMux                   768    3298               FALL  1       
I__8588/I                                                  InMux                      0      3298               FALL  1       
I__8588/O                                                  InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_16_19_7/in3    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_16_19_7/lcout  LogicCell40_SEQ_MODE_0000  874    4675               FALL  1       
I__8590/I                                                  Odrv4                      0      4675               FALL  1       
I__8590/O                                                  Odrv4                      649    5324               FALL  1       
I__8591/I                                                  Span4Mux_v                 0      5324               FALL  1       
I__8591/O                                                  Span4Mux_v                 649    5973               FALL  1       
I__8592/I                                                  Span4Mux_v                 0      5973               FALL  1       
I__8592/O                                                  Span4Mux_v                 649    6622               FALL  1       
I__8593/I                                                  Span4Mux_s3_v              0      6622               FALL  1       
I__8593/O                                                  Span4Mux_s3_v              583    7205               FALL  1       
I__8594/I                                                  LocalMux                   0      7205               FALL  1       
I__8594/O                                                  LocalMux                   768    7973               FALL  1       
I__8595/I                                                  IoInMux                    0      7973               FALL  1       
I__8595/O                                                  IoInMux                    503    8477               FALL  1       
u_usb_dp_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      8477               FALL  1       
u_usb_dp_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     755    9231               RISE  1       
u_usb_dp_iopad/DIN                                         IO_PAD                     0      9231               RISE  1       
u_usb_dp_iopad/PACKAGEPIN:out                              IO_PAD                     1914   11145              RISE  1       
usb_dp:out                                                 soc                        0      11145              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

