{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656496543358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656496543358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 11:55:43 2022 " "Processing started: Wed Jun 29 11:55:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656496543358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656496543358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_NCMF -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_NCMF -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656496543358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656496544111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656496544112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin_to_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/bin_to_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_seg-rtl " "Found design unit 1: bin_to_seg-rtl" {  } { { "src/bin_to_seg.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/bin_to_seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656496556417 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_seg " "Found entity 1: bin_to_seg" {  } { { "src/bin_to_seg.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/bin_to_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656496556417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656496556417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-rtl " "Found design unit 1: comparator-rtl" {  } { { "src/comparator.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/comparator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656496556418 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "src/comparator.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656496556418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656496556418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/manhattan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/manhattan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 manhattan-rtl " "Found design unit 1: manhattan-rtl" {  } { { "src/manhattan.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/manhattan.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656496556420 ""} { "Info" "ISGN_ENTITY_NAME" "1 manhattan " "Found entity 1: manhattan" {  } { { "src/manhattan.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/manhattan.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656496556420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656496556420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/node_loader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/node_loader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 node_loader-rtl " "Found design unit 1: node_loader-rtl" {  } { { "src/node_loader.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/node_loader.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656496556422 ""} { "Info" "ISGN_ENTITY_NAME" "1 node_loader " "Found entity 1: node_loader" {  } { { "src/node_loader.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/node_loader.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656496556422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656496556422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-struct " "Found design unit 1: top-struct" {  } { { "src/top.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/top.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656496556424 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656496556424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656496556424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tree_import_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tree_import_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tree_import_module-rtl " "Found design unit 1: tree_import_module-rtl" {  } { { "src/tree_import_module.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/tree_import_module.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656496556426 ""} { "Info" "ISGN_ENTITY_NAME" "1 tree_import_module " "Found entity 1: tree_import_module" {  } { { "src/tree_import_module.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/tree_import_module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656496556426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656496556426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656496556472 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "top " "Entity \"top\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1656496556478 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656496557648 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656496557648 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "src/top.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656496558095 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "src/top.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656496558095 "|top|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1656496558095 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656496558096 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656496558096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656496558096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656496558143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 29 11:55:58 2022 " "Processing ended: Wed Jun 29 11:55:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656496558143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656496558143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656496558143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656496558143 ""}
