// Seed: 1705527962
`define pp_3 0
module module_0 (
    output logic id_0,
    input id_1,
    output id_2
    , id_3
);
  assign id_2 = 1'b0;
  always @(posedge {id_3{!id_1}} or posedge id_3) begin
    if (1) id_2 = 1'b0;
  end
  reg   id_4;
  logic id_5;
  initial begin
    id_4 <= 1;
  end
  assign id_4 = id_5 - 1'b0;
  type_9(
      id_3, id_0, id_1, 1'h0
  );
  assign id_4 = 1 !== id_4;
endmodule
