
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 4.01

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.86 source latency core.CPU_src1_value_a3[7]$_DFF_P_/CLK ^
  -0.81 target latency core.CPU_Xreg_value_a4[5][23]$_SDFFE_PP0P_/CLK ^
   0.48 clock uncertainty
   0.00 CRPR
--------------
   0.52 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_Dmem_value_a5[7][29]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_dmem_rd_data_a5[29]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.03    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.35    0.34    0.35 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.35    0.01    0.37 ^ clkbuf_4_2_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.11    0.12    0.28    0.65 ^ clkbuf_4_2_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2_0_CLK (net)
                  0.12    0.00    0.65 ^ clkbuf_leaf_114_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.17    0.82 ^ clkbuf_leaf_114_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_114_CLK (net)
                  0.06    0.00    0.82 ^ core.CPU_Dmem_value_a5[7][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.08    0.34    1.16 ^ core.CPU_Dmem_value_a5[7][29]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_Dmem_value_a5[7][29] (net)
                  0.08    0.00    1.16 ^ _11351_/A1 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.05    0.14    1.29 ^ _11351_/X (sky130_fd_sc_hd__a22o_1)
                                         _05385_ (net)
                  0.05    0.00    1.29 ^ _11352_/C1 (sky130_fd_sc_hd__a221oi_1)
     1    0.01    0.05    0.05    1.34 v _11352_/Y (sky130_fd_sc_hd__a221oi_1)
                                         _05386_ (net)
                  0.05    0.00    1.34 v _11355_/A (sky130_fd_sc_hd__nand3_1)
     1    0.01    0.09    0.09    1.44 ^ _11355_/Y (sky130_fd_sc_hd__nand3_1)
                                         _05389_ (net)
                  0.09    0.00    1.44 ^ _11356_/B2 (sky130_fd_sc_hd__o22a_1)
     1    0.01    0.07    0.14    1.58 ^ _11356_/X (sky130_fd_sc_hd__o22a_1)
                                         core.w_CPU_dmem_rd_data_a4[29] (net)
                  0.07    0.00    1.58 ^ core.CPU_dmem_rd_data_a5[29]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.58   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.03    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.35    0.34    0.35 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.35    0.01    0.36 ^ clkbuf_4_9_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.13    0.15    0.30    0.66 ^ clkbuf_4_9_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9_0_CLK (net)
                  0.15    0.01    0.67 ^ clkbuf_leaf_111_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.18    0.85 ^ clkbuf_leaf_111_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_111_CLK (net)
                  0.06    0.00    0.85 ^ core.CPU_dmem_rd_data_a5[29]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.76    1.61   clock uncertainty
                          0.00    1.61   clock reconvergence pessimism
                         -0.03    1.58   library hold time
                                  1.58   data required time
-----------------------------------------------------------------------------
                                  1.58   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.03    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.35    0.34    0.35 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.35    0.01    0.37 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.13    0.28    0.65 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.13    0.00    0.66 ^ clkbuf_leaf_59_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.17    0.83 ^ clkbuf_leaf_59_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_59_CLK (net)
                  0.06    0.00    0.83 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.02    0.16    0.39    1.22 ^ core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_valid_load_a5 (net)
                  0.16    0.00    1.22 ^ _05805_/D (sky130_fd_sc_hd__or4_4)
    48    0.48    1.36    1.03    2.25 ^ _05805_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  1.36    0.08    2.33 ^ _05806_/A (sky130_fd_sc_hd__clkinv_16)
    48    0.46    0.57    0.55    2.88 v _05806_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.59    0.08    2.96 v _07859_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.29    0.39    3.36 ^ _07859_/Y (sky130_fd_sc_hd__nor3_1)
                                         _02490_ (net)
                  0.29    0.00    3.36 ^ _07860_/B1 (sky130_fd_sc_hd__a21oi_2)
     3    0.02    0.14    0.12    3.48 v _07860_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _02491_ (net)
                  0.14    0.00    3.48 v _07956_/B (sky130_fd_sc_hd__nor3_4)
     4    0.08    0.79    0.68    4.16 ^ _07956_/Y (sky130_fd_sc_hd__nor3_4)
                                         _02586_ (net)
                  0.79    0.00    4.17 ^ _08969_/A (sky130_fd_sc_hd__nand2_8)
    49    0.32    0.49    0.53    4.70 v _08969_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03467_ (net)
                  0.49    0.02    4.72 v _09006_/B (sky130_fd_sc_hd__nor2_1)
     1    0.01    0.21    0.30    5.02 ^ _09006_/Y (sky130_fd_sc_hd__nor2_1)
                                         _03492_ (net)
                  0.21    0.00    5.02 ^ _09007_/B1 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.15    0.11    5.13 v _09007_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _03493_ (net)
                  0.15    0.00    5.13 v _09008_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.09    0.12    5.25 ^ _09008_/Y (sky130_fd_sc_hd__nor2_1)
                                         _00685_ (net)
                  0.09    0.00    5.25 ^ hold1586/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.07    0.57    5.82 ^ hold1586/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1700 (net)
                  0.07    0.00    5.82 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.82   data arrival time

                          9.55    9.55   clock clk (rise edge)
                          0.00    9.55   clock source latency
     1    0.18    0.00    0.00    9.55 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.03    0.02    9.57 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.35    0.34    9.90 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.35    0.01    9.92 ^ clkbuf_4_12_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.10    0.12    0.28   10.19 ^ clkbuf_4_12_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12_0_CLK (net)
                  0.12    0.00   10.20 ^ clkbuf_leaf_58_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.17   10.36 ^ clkbuf_leaf_58_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_58_CLK (net)
                  0.06    0.00   10.37 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.48    9.89   clock uncertainty
                          0.00    9.89   clock reconvergence pessimism
                         -0.06    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -5.82   data arrival time
-----------------------------------------------------------------------------
                                  4.01   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.03    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.35    0.34    0.35 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.35    0.01    0.37 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.13    0.28    0.65 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.13    0.00    0.66 ^ clkbuf_leaf_59_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.17    0.83 ^ clkbuf_leaf_59_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_59_CLK (net)
                  0.06    0.00    0.83 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.02    0.16    0.39    1.22 ^ core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_valid_load_a5 (net)
                  0.16    0.00    1.22 ^ _05805_/D (sky130_fd_sc_hd__or4_4)
    48    0.48    1.36    1.03    2.25 ^ _05805_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  1.36    0.08    2.33 ^ _05806_/A (sky130_fd_sc_hd__clkinv_16)
    48    0.46    0.57    0.55    2.88 v _05806_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.59    0.08    2.96 v _07859_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.29    0.39    3.36 ^ _07859_/Y (sky130_fd_sc_hd__nor3_1)
                                         _02490_ (net)
                  0.29    0.00    3.36 ^ _07860_/B1 (sky130_fd_sc_hd__a21oi_2)
     3    0.02    0.14    0.12    3.48 v _07860_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _02491_ (net)
                  0.14    0.00    3.48 v _07956_/B (sky130_fd_sc_hd__nor3_4)
     4    0.08    0.79    0.68    4.16 ^ _07956_/Y (sky130_fd_sc_hd__nor3_4)
                                         _02586_ (net)
                  0.79    0.00    4.17 ^ _08969_/A (sky130_fd_sc_hd__nand2_8)
    49    0.32    0.49    0.53    4.70 v _08969_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03467_ (net)
                  0.49    0.02    4.72 v _09006_/B (sky130_fd_sc_hd__nor2_1)
     1    0.01    0.21    0.30    5.02 ^ _09006_/Y (sky130_fd_sc_hd__nor2_1)
                                         _03492_ (net)
                  0.21    0.00    5.02 ^ _09007_/B1 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.15    0.11    5.13 v _09007_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _03493_ (net)
                  0.15    0.00    5.13 v _09008_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.09    0.12    5.25 ^ _09008_/Y (sky130_fd_sc_hd__nor2_1)
                                         _00685_ (net)
                  0.09    0.00    5.25 ^ hold1586/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.07    0.57    5.82 ^ hold1586/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1700 (net)
                  0.07    0.00    5.82 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.82   data arrival time

                          9.55    9.55   clock clk (rise edge)
                          0.00    9.55   clock source latency
     1    0.18    0.00    0.00    9.55 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.03    0.02    9.57 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.35    0.34    9.90 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.35    0.01    9.92 ^ clkbuf_4_12_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.10    0.12    0.28   10.19 ^ clkbuf_4_12_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12_0_CLK (net)
                  0.12    0.00   10.20 ^ clkbuf_leaf_58_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.17   10.36 ^ clkbuf_leaf_58_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_58_CLK (net)
                  0.06    0.00   10.37 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.48    9.89   clock uncertainty
                          0.00    9.89   clock reconvergence pessimism
                         -0.06    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -5.82   data arrival time
-----------------------------------------------------------------------------
                                  4.01   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.1319366842508316

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0880

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.013021329417824745

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.11262000352144241

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1156

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ pll/CLK (avsdpll)
   0.35    0.35 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.65 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.83 ^ clkbuf_leaf_59_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.83 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.39    1.22 ^ core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   1.03    2.25 ^ _05805_/X (sky130_fd_sc_hd__or4_4)
   0.63    2.88 v _05806_/Y (sky130_fd_sc_hd__clkinv_16)
   0.48    3.36 ^ _07859_/Y (sky130_fd_sc_hd__nor3_1)
   0.12    3.48 v _07860_/Y (sky130_fd_sc_hd__a21oi_2)
   0.68    4.16 ^ _07956_/Y (sky130_fd_sc_hd__nor3_4)
   0.53    4.70 v _08969_/Y (sky130_fd_sc_hd__nand2_8)
   0.32    5.02 ^ _09006_/Y (sky130_fd_sc_hd__nor2_1)
   0.11    5.13 v _09007_/Y (sky130_fd_sc_hd__a22oi_1)
   0.12    5.25 ^ _09008_/Y (sky130_fd_sc_hd__nor2_1)
   0.57    5.82 ^ hold1586/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.00    5.82 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           5.82   data arrival time

   9.55    9.55   clock clk (rise edge)
   0.00    9.55   clock source latency
   0.00    9.55 ^ pll/CLK (avsdpll)
   0.35    9.90 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.29   10.19 ^ clkbuf_4_12_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.17   10.36 ^ clkbuf_leaf_58_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   10.37 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.48    9.89   clock uncertainty
   0.00    9.89   clock reconvergence pessimism
  -0.06    9.83   library setup time
           9.83   data required time
---------------------------------------------------------
           9.83   data required time
          -5.82   data arrival time
---------------------------------------------------------
           4.01   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_Dmem_value_a5[7][29]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_dmem_rd_data_a5[29]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ pll/CLK (avsdpll)
   0.35    0.35 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.29    0.65 ^ clkbuf_4_2_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.82 ^ clkbuf_leaf_114_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.82 ^ core.CPU_Dmem_value_a5[7][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.34    1.16 ^ core.CPU_Dmem_value_a5[7][29]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.14    1.29 ^ _11351_/X (sky130_fd_sc_hd__a22o_1)
   0.05    1.34 v _11352_/Y (sky130_fd_sc_hd__a221oi_1)
   0.09    1.44 ^ _11355_/Y (sky130_fd_sc_hd__nand3_1)
   0.14    1.58 ^ _11356_/X (sky130_fd_sc_hd__o22a_1)
   0.00    1.58 ^ core.CPU_dmem_rd_data_a5[29]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_2)
           1.58   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ pll/CLK (avsdpll)
   0.35    0.35 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.31    0.66 ^ clkbuf_4_9_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.85 ^ clkbuf_leaf_111_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.85 ^ core.CPU_dmem_rd_data_a5[29]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_2)
   0.76    1.61   clock uncertainty
   0.00    1.61   clock reconvergence pessimism
  -0.03    1.58   library hold time
           1.58   data required time
---------------------------------------------------------
           1.58   data required time
          -1.58   data arrival time
---------------------------------------------------------
           0.00   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
5.8226

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
4.0068

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
68.814619

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.84e-03   8.62e-04   1.04e-08   6.70e-03  37.2%
Combinational          1.97e-03   4.01e-03   2.21e-08   5.97e-03  33.1%
Clock                  3.02e-03   2.34e-03   2.17e-09   5.36e-03  29.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.08e-02   7.21e-03   3.46e-08   1.80e-02 100.0%
                          60.0%      40.0%       0.0%
