From 7aaf85062729e4242f7229572fd3b03f8c3d5ae6 Mon Sep 17 00:00:00 2001
From: Josua Mayer <josua@solid-run.com>
Date: Sun, 14 Aug 2022 16:20:21 +0300
Subject: [PATCH 19/20] lx2160acex7: serdes protocol 0: explicitly set
 REF_CLK_SEL to 0 as per RM

---
 lx2160acex7/configs/lx2160a_SD1_0.rcwi | 1 +
 lx2160acex7/configs/lx2160a_SD2_0.rcwi | 1 +
 2 files changed, 2 insertions(+)

diff --git a/lx2160acex7/configs/lx2160a_SD1_0.rcwi b/lx2160acex7/configs/lx2160a_SD1_0.rcwi
index 8a2dd84..0037abf 100644
--- a/lx2160acex7/configs/lx2160a_SD1_0.rcwi
+++ b/lx2160acex7/configs/lx2160a_SD1_0.rcwi
@@ -1,3 +1,4 @@
 SRDS_PRTCL_S1=0
 SRDS_PLL_PD_PLL1=1
 SRDS_PLL_PD_PLL2=1
+SRDS_PLL_REF_CLK_SEL_S1=0
diff --git a/lx2160acex7/configs/lx2160a_SD2_0.rcwi b/lx2160acex7/configs/lx2160a_SD2_0.rcwi
index a1215d2..5de0f65 100644
--- a/lx2160acex7/configs/lx2160a_SD2_0.rcwi
+++ b/lx2160acex7/configs/lx2160a_SD2_0.rcwi
@@ -1,3 +1,4 @@
 SRDS_PRTCL_S2=0
 SRDS_PLL_PD_PLL3=1
 SRDS_PLL_PD_PLL4=1
+SRDS_PLL_REF_CLK_SEL_S2=0
-- 
2.37.2

