// This invariant has been generated with the simulation tool:
inline resource reachable_states_absasr_main_0() = true **
(
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
);// invariant for absasr_main_0 has 48 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_states_absasr_main_1() = true **
(
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -2 && event_state[6] == -3 && event_state[7] == -2 && event_state[8] == -3 && event_state[9] == -2 && event_state[10] == -3 && event_state[11] == -2 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -1 && event_state[10] == -2 && event_state[11] == -1 && event_state[12] == -2 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -2 && event_state[7] == -3 && event_state[8] == -2 && event_state[9] == -3 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
);// invariant for absasr_main_1 has 67 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_states_absasr_read_0() = true **
(
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -1 && event_state[10] == -2 && event_state[11] == -1 && event_state[12] == -2 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
);// invariant for absasr_read_0 has 33 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_states_absasr_read_1() = true **
(
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -2 && event_state[6] == -3 && event_state[7] == -2 && event_state[8] == -3 && event_state[9] == -2 && event_state[10] == -3 && event_state[11] == -2 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -1 && event_state[10] == -2 && event_state[11] == -1 && event_state[12] == -2 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -2 && event_state[7] == -3 && event_state[8] == -2 && event_state[9] == -3 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
);// invariant for absasr_read_1 has 67 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_states_absasr_read_2() = true **
(
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -3 && event_state[8] == -2 && event_state[9] == -3 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && 
absasr_main.pc == 1 && absasr_read.pc == 2 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
);// invariant for absasr_read_2 has 1 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_states_absasr_read_4() = true **
(
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -3 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && 
absasr_main.pc == 1 && absasr_read.pc == 4 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
);// invariant for absasr_read_4 has 1 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_states_absasr_read_6() = true **
(
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -1 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && 
absasr_main.pc == 1 && absasr_read.pc == 6 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
);// invariant for absasr_read_6 has 1 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_abstract_states_invariant() = true **
(
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -2 && event_state[6] == -3 && event_state[7] == -2 && event_state[8] == -3 && event_state[9] == -2 && event_state[10] == -3 && event_state[11] == -2 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -1 && event_state[10] == -2 && event_state[11] == -1 && event_state[12] == -2 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -2 && event_state[7] == -3 && event_state[8] == -2 && event_state[9] == -3 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
);// invariant for scheduler has 99 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_states_tickcounter_0_0() = true **
(
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
);// invariant for tickcounter_0_0 has 48 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_states_tickcounter_0_1() = true **
(
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -2 && event_state[6] == -3 && event_state[7] == -2 && event_state[8] == -3 && event_state[9] == -2 && event_state[10] == -3 && event_state[11] == -2 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -1 && event_state[10] == -2 && event_state[11] == -1 && event_state[12] == -2 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -2 && event_state[7] == -3 && event_state[8] == -2 && event_state[9] == -3 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
);// invariant for tickcounter_0_1 has 67 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_states_tickcounter_0_2() = true **
(
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
);// invariant for tickcounter_0_2 has 16 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_states_tickcounter_1_0() = true **
(
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
);// invariant for tickcounter_1_0 has 48 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_states_tickcounter_1_1() = true **
(
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -2 && event_state[6] == -3 && event_state[7] == -2 && event_state[8] == -3 && event_state[9] == -2 && event_state[10] == -3 && event_state[11] == -2 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -1 && event_state[10] == -2 && event_state[11] == -1 && event_state[12] == -2 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -2 && event_state[7] == -3 && event_state[8] == -2 && event_state[9] == -3 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
);// invariant for tickcounter_1_1 has 67 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_states_tickcounter_1_2() = true **
(
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
);// invariant for tickcounter_1_2 has 16 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_states_tickcounter_2_0() = true **
(
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
);// invariant for tickcounter_2_0 has 48 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_states_tickcounter_2_1() = true **
(
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -2 && event_state[6] == -3 && event_state[7] == -2 && event_state[8] == -3 && event_state[9] == -2 && event_state[10] == -3 && event_state[11] == -2 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -1 && event_state[10] == -2 && event_state[11] == -1 && event_state[12] == -2 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -2 && event_state[7] == -3 && event_state[8] == -2 && event_state[9] == -3 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
);// invariant for tickcounter_2_1 has 67 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_states_tickcounter_2_2() = true **
(
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
);// invariant for tickcounter_2_2 has 16 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_states_tickcounter_3_0() = true **
(
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
);// invariant for tickcounter_3_0 has 48 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_states_tickcounter_3_1() = true **
(
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -2 && event_state[6] == -3 && event_state[7] == -2 && event_state[8] == -3 && event_state[9] == -2 && event_state[10] == -3 && event_state[11] == -2 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -1 && event_state[10] == -2 && event_state[11] == -1 && event_state[12] == -2 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -2 && event_state[7] == -3 && event_state[8] == -2 && event_state[9] == -3 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1 
)
);// invariant for tickcounter_3_1 has 67 states.

// This invariant has been generated with the simulation tool:
inline resource reachable_states_tickcounter_3_2() = true **
(
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2 && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
||
(
process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1 && 
event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && 
absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2 && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0 
)
);// invariant for tickcounter_3_2 has 16 states.

// Process with pid 0 is called absasr_main
// Process with pid 1 is called absasr_read
// Process with pid 2 is called tickcounter_0
// Process with pid 3 is called tickcounter_1
// Process with pid 4 is called tickcounter_2
// Process with pid 5 is called tickcounter_3
// Found a total of 841 states (247 real states).
