Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Feb  7 12:54:33 2022
| Host         : DESKTOP-PC47C8H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab21_timing_summary_routed.rpt -pb lab21_timing_summary_routed.pb -rpx lab21_timing_summary_routed.rpx -warn_on_violation
| Design       : lab21
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.272ns  (logic 5.115ns (55.166%)  route 4.157ns (44.834%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  din_IBUF[1]_inst/O
                         net (fo=8, routed)           1.580     3.041    din_IBUF[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.124     3.165 r  dout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.577     5.742    dout_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.272 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.272    dout[1]
    E19                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.930ns  (logic 5.322ns (59.603%)  route 3.607ns (40.397%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  din_IBUF[2]_inst/O
                         net (fo=8, routed)           1.532     2.996    din_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.150     3.146 r  dout_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.075     5.221    dout_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.709     8.930 r  dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.930    dout[7]
    V14                                                               r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.817ns  (logic 5.320ns (60.342%)  route 3.497ns (39.658%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  din_IBUF[1]_inst/O
                         net (fo=8, routed)           1.580     3.041    din_IBUF[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.152     3.193 r  dout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.917     5.110    dout_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707     8.817 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.817    dout[0]
    U16                                                               r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.752ns  (logic 5.335ns (60.961%)  route 3.417ns (39.039%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  din_IBUF[2]_inst/O
                         net (fo=8, routed)           1.538     3.001    din_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.154     3.155 r  dout_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.879     5.034    dout_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.717     8.752 r  dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.752    dout[5]
    U15                                                               r  dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.689ns  (logic 5.094ns (58.623%)  route 3.595ns (41.377%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  din_IBUF[2]_inst/O
                         net (fo=8, routed)           1.532     2.996    din_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     3.120 r  dout_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063     5.183    dout_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     8.689 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.689    dout[6]
    U14                                                               r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.520ns  (logic 5.328ns (62.536%)  route 3.192ns (37.464%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  din_IBUF[1]_inst/O
                         net (fo=8, routed)           1.167     2.628    din_IBUF[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.150     2.778 r  dout_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.025     4.803    dout_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.717     8.520 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.520    dout[3]
    V19                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.505ns  (logic 5.096ns (59.925%)  route 3.408ns (40.075%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  din_IBUF[2]_inst/O
                         net (fo=8, routed)           1.538     3.001    din_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     3.125 r  dout_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.871     4.996    dout_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.505 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.505    dout[4]
    W18                                                               r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.170ns  (logic 5.086ns (62.256%)  route 3.084ns (37.744%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  din_IBUF[1]_inst/O
                         net (fo=8, routed)           1.167     2.628    din_IBUF[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     2.752 r  dout_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.917     4.669    dout_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.170 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.170    dout[2]
    U19                                                               r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.479ns (63.735%)  route 0.841ns (36.265%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  din_IBUF[2]_inst/O
                         net (fo=8, routed)           0.411     0.643    din_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.688 r  dout_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.431     1.118    dout_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.320 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.320    dout[2]
    U19                                                               r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.484ns (62.611%)  route 0.886ns (37.389%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  din_IBUF[1]_inst/O
                         net (fo=8, routed)           0.465     0.694    din_IBUF[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.739 r  dout_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.161    dout_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.370 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.370    dout[4]
    W18                                                               r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.548ns (64.502%)  route 0.852ns (35.498%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  din_IBUF[2]_inst/O
                         net (fo=8, routed)           0.410     0.642    din_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.048     0.690 r  dout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.132    dout_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.399 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.399    dout[0]
    U16                                                               r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.558ns (63.852%)  route 0.882ns (36.148%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  din_IBUF[2]_inst/O
                         net (fo=8, routed)           0.411     0.643    din_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.049     0.692 r  dout_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.471     1.163    dout_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.277     2.440 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.440    dout[3]
    V19                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.482ns (60.698%)  route 0.959ns (39.302%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  din_IBUF[1]_inst/O
                         net (fo=8, routed)           0.458     0.687    din_IBUF[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.732 r  dout_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.501     1.234    dout_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.441 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.441    dout[6]
    U14                                                               r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.555ns (63.581%)  route 0.891ns (36.419%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  din_IBUF[1]_inst/O
                         net (fo=8, routed)           0.465     0.694    din_IBUF[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.739 r  dout_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.426     1.165    dout_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.281     2.446 r  dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.446    dout[5]
    U15                                                               r  dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.542ns (61.379%)  route 0.970ns (38.621%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  din_IBUF[1]_inst/O
                         net (fo=8, routed)           0.458     0.687    din_IBUF[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.044     0.731 r  dout_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.512     1.244    dout_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.269     2.513 r  dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.513    dout[7]
    V14                                                               r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.615ns  (logic 1.507ns (57.652%)  route 1.107ns (42.348%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  din_IBUF[2]_inst/O
                         net (fo=8, routed)           0.410     0.642    din_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.687 r  dout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.697     1.384    dout_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.615 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.615    dout[1]
    E19                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------





