

================================================================
== Vitis HLS Report for 'v_hcresampler_core'
================================================================
* Date:           Fri Nov 15 11:02:57 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  3.676 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |    max    | min |     max    |   Type  |
    +---------+------------+----------+-----------+-----+------------+---------+
    |        1|  1073938426|  5.334 ns|  5.728 sec|    1|  1073938426|       no|
    +---------+------------+----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_722_1  |        0|  1073938425|  2 ~ 32775|          -|          -|  0 ~ 32767|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y_4 = alloca i32 1"   --->   Operation 6 'alloca' 'y_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%filt_res1 = alloca i32 1"   --->   Operation 7 'alloca' 'filt_res1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0536736_lcssa759_i = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_0_0_0_0536736_lcssa759_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0738_lcssa762_i = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_1_0_0_0738_lcssa762_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0740_lcssa765_i = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_2_0_0_0740_lcssa765_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0536742_lcssa768_i = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_0_0_0_0536742_lcssa768_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0744_lcssa771_i = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_1_0_0_0744_lcssa771_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0748_lcssa774_i = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_1_0_0_0748_lcssa774_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_0_0480783_lcssa798_i = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_0_0480783_lcssa798_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_0_0786_lcssa804_i = alloca i32 1"   --->   Operation 15 'alloca' 'p_0_0_0786_lcssa804_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_lcssa788810_i = alloca i32 1"   --->   Operation 16 'alloca' 'p_lcssa788810_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_lcssa789813_i = alloca i32 1"   --->   Operation 17 'alloca' 'p_lcssa789813_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0744790_lcssa816_i = alloca i32 1"   --->   Operation 18 'alloca' 'p_0_1_0_0_0744790_lcssa816_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0748793_lcssa819_i = alloca i32 1"   --->   Operation 19 'alloca' 'p_0_1_0_0_0748793_lcssa819_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pixbuf_y = alloca i32 1"   --->   Operation 20 'alloca' 'pixbuf_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pixbuf_y_15 = alloca i32 1"   --->   Operation 21 'alloca' 'pixbuf_y_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pixbuf_y_16 = alloca i32 1"   --->   Operation 22 'alloca' 'pixbuf_y_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pixbuf_y_17 = alloca i32 1"   --->   Operation 23 'alloca' 'pixbuf_y_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pixbuf_y_18 = alloca i32 1"   --->   Operation 24 'alloca' 'pixbuf_y_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.83ns)   --->   "%p_read_7 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 25 'read' 'p_read_7' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pixbuf_y_20_loc = alloca i64 1"   --->   Operation 26 'alloca' 'pixbuf_y_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.83ns)   --->   "%loopHeight = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %HwReg_height"   --->   Operation 28 'read' 'loopHeight' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height_c25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %HwReg_height_c25, i12 %loopHeight"   --->   Operation 30 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.83ns)   --->   "%HwReg_width_read = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %HwReg_width"   --->   Operation 32 'read' 'HwReg_width_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width_c19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.83ns)   --->   "%write_ln677 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %HwReg_width_c19, i12 %HwReg_width_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:677->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 34 'write' 'write_ln677' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_csc, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_hresampled, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.17ns)   --->   "%select_ln685 = select i1 %p_read_7, i2 0, i2 2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:685->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 37 'select' 'select_ln685' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node loopWidth)   --->   "%select_ln720 = select i1 %p_read_7, i13 0, i13 2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 38 'select' 'select_ln720' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node loopWidth)   --->   "%zext_ln720 = zext i12 %HwReg_width_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 39 'zext' 'zext_ln720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.80ns) (out node of the LUT)   --->   "%loopWidth = add i13 %select_ln720, i13 %zext_ln720" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 40 'add' 'loopWidth' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.28ns)   --->   "%not_bPassThru_i = xor i1 %p_read_7, i1 1"   --->   Operation 41 'xor' 'not_bPassThru_i' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.82ns)   --->   "%cmp36727_i = icmp_eq  i13 %loopWidth, i13 0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 42 'icmp' 'cmp36727_i' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln722 = store i12 0, i12 %y_4" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 43 'store' 'store_ln722' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln722 = br void %VITIS_LOOP_724_2.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 44 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.80>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%y = load i12 %y_4" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 45 'load' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 32767"   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.80ns)   --->   "%icmp_ln722 = icmp_eq  i12 %y, i12 %loopHeight" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 47 'icmp' 'icmp_ln722' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.80ns)   --->   "%y_5 = add i12 %y, i12 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 48 'add' 'y_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln722 = br i1 %icmp_ln722, void %VITIS_LOOP_724_2.split.i, void %v_hcresampler_core.exit" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 49 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln722 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 50 'specloopname' 'specloopname_ln722' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln724 = br i1 %cmp36727_i, void %for.body37.i.preheader, void %for.inc476.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 51 'br' 'br_ln724' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%pixbuf_y_16_load = load i8 %pixbuf_y_16"   --->   Operation 52 'load' 'pixbuf_y_16_load' <Predicate = (!icmp_ln722 & !cmp36727_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%pixbuf_y_17_load = load i8 %pixbuf_y_17"   --->   Operation 53 'load' 'pixbuf_y_17_load' <Predicate = (!icmp_ln722 & !cmp36727_i)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%pixbuf_y_18_load = load i8 %pixbuf_y_18"   --->   Operation 54 'load' 'pixbuf_y_18_load' <Predicate = (!icmp_ln722 & !cmp36727_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 55 'wait' 'empty' <Predicate = (!icmp_ln722 & !cmp36727_i)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln438 = ret" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 56 'ret' 'ret_ln438' <Predicate = (icmp_ln722)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.24>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0536742_lcssa768_i_load = load i8 %p_0_0_0_0_0536742_lcssa768_i"   --->   Operation 57 'load' 'p_0_0_0_0_0536742_lcssa768_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%pixbuf_y_load = load i8 %pixbuf_y"   --->   Operation 58 'load' 'pixbuf_y_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.24ns)   --->   "%call_ln720 = call void @v_hcresampler_core_Pipeline_VITIS_LOOP_724_2, i8 %pixbuf_y_18_load, i8 %pixbuf_y_17_load, i8 %pixbuf_y_16_load, i8 %pixbuf_y_load, i8 %p_0_0_0_0_0536742_lcssa768_i_load, i13 %loopWidth, i1 %not_bPassThru_i, i2 %select_ln685, i12 %HwReg_width_read, i24 %stream_csc, i24 %stream_out_hresampled, i1 %p_read_7, i8 %pixbuf_y_18, i8 %pixbuf_y_17, i8 %pixbuf_y_16, i8 %pixbuf_y_15, i8 %pixbuf_y_20_loc, i8 %p_0_1_0_0_0748793_lcssa819_i, i8 %p_0_1_0_0_0744790_lcssa816_i, i8 %p_lcssa789813_i, i8 %p_lcssa788810_i, i8 %p_0_0_0786_lcssa804_i, i8 %p_0_0_0480783_lcssa798_i, i8 %p_0_1_0_0_0748_lcssa774_i, i8 %p_0_1_0_0_0744_lcssa771_i, i8 %p_0_2_0_0_0740_lcssa765_i, i8 %p_0_1_0_0_0738_lcssa762_i, i8 %p_0_0_0_0_0536736_lcssa759_i, i64 %filt_res1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 59 'call' 'call_ln720' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln720 = call void @v_hcresampler_core_Pipeline_VITIS_LOOP_724_2, i8 %pixbuf_y_18_load, i8 %pixbuf_y_17_load, i8 %pixbuf_y_16_load, i8 %pixbuf_y_load, i8 %p_0_0_0_0_0536742_lcssa768_i_load, i13 %loopWidth, i1 %not_bPassThru_i, i2 %select_ln685, i12 %HwReg_width_read, i24 %stream_csc, i24 %stream_out_hresampled, i1 %p_read_7, i8 %pixbuf_y_18, i8 %pixbuf_y_17, i8 %pixbuf_y_16, i8 %pixbuf_y_15, i8 %pixbuf_y_20_loc, i8 %p_0_1_0_0_0748793_lcssa819_i, i8 %p_0_1_0_0_0744790_lcssa816_i, i8 %p_lcssa789813_i, i8 %p_lcssa788810_i, i8 %p_0_0_0786_lcssa804_i, i8 %p_0_0_0480783_lcssa798_i, i8 %p_0_1_0_0_0748_lcssa774_i, i8 %p_0_1_0_0_0744_lcssa771_i, i8 %p_0_2_0_0_0740_lcssa765_i, i8 %p_0_1_0_0_0738_lcssa762_i, i8 %p_0_0_0_0_0536736_lcssa759_i, i64 %filt_res1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 60 'call' 'call_ln720' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.42>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%pixbuf_y_20_loc_load = load i8 %pixbuf_y_20_loc"   --->   Operation 61 'load' 'pixbuf_y_20_loc_load' <Predicate = (!cmp36727_i)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_20_loc_load, i8 %pixbuf_y"   --->   Operation 62 'store' 'store_ln0' <Predicate = (!cmp36727_i)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_20_loc_load, i8 %p_0_0_0_0_0536742_lcssa768_i"   --->   Operation 63 'store' 'store_ln0' <Predicate = (!cmp36727_i)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc476.i"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!cmp36727_i)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln722 = store i12 %y_5, i12 %y_4" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 65 'store' 'store_ln722' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln722 = br void %VITIS_LOOP_724_2.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 66 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.334ns, clock uncertainty: 1.440ns.

 <State 1>: 3.676ns
The critical path consists of the following:
	fifo read operation ('loopHeight') on port 'HwReg_height' [30]  (1.838 ns)
	fifo write operation ('write_ln0') on port 'HwReg_height_c25' [32]  (1.838 ns)

 <State 2>: 0.809ns
The critical path consists of the following:
	'load' operation ('y', D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438) on local variable 'y' [48]  (0.000 ns)
	'icmp' operation ('icmp_ln722', D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438) [50]  (0.809 ns)

 <State 3>: 1.247ns
The critical path consists of the following:
	'load' operation ('p_0_0_0_0_0536742_lcssa768_i_load') on local variable 'p_0_0_0_0_0536742_lcssa768_i' [57]  (0.000 ns)
	'call' operation ('call_ln720', D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438) to 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2' [63]  (1.247 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.427ns
The critical path consists of the following:
	'store' operation ('store_ln722', D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438) of variable 'y', D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438 on local variable 'y' [69]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
