{"vcs1":{"timestamp_begin":1726852354.994330450, "rt":1.35, "ut":0.32, "st":0.25}}
{"vcselab":{"timestamp_begin":1726852356.437563443, "rt":0.95, "ut":0.27, "st":0.18}}
{"link":{"timestamp_begin":1726852357.466004712, "rt":0.41, "ut":0.14, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726852354.309036439}
{"VCS_COMP_START_TIME": 1726852354.309036439}
{"VCS_COMP_END_TIME": 1726852359.238023779}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329748}}
{"stitch_vcselab": {"peak_mem": 215168}}
