# Subway-Slugging
- The FPGA being used was a Basys3 board 
- The design for the lab was done in Vivado 2023
- Some of the modules were designed and imported from previous labs
- The lab was written in structural verilog rather than behavioral   
<p>
Full writeup can be accessed below  
[Lab 6 Writeup](/Lab-6-Writeup.pdf)
</p>
