#Do Not Edit
[version=3]
[StartHeader]
 Tag_0=default
 Template_0=defaultTemplate,*
[EndHeader]

[StartRule]
 Header=≦
 rSig=FULL
 fSig=BOOK
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≧
 rSig=FULL
 fSig=BOOK
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≨
 rSig=FULL
 fSig=AMMO
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≩
 rSig=FULL
 fSig=AMMO
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≪
 rSig=FULL
 fSig=WEAP
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≫
 rSig=FULL
 fSig=WEAP
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≬
 rSig=FULL
 fSig=WEAP
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≭
 rSig=FULL
 fSig=WEAP
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≮
 rSig=FULL
 fSig=WEAP
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≯
 rSig=FULL
 fSig=WEAP
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≰
 rSig=FULL
 fSig=ALCH
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≱
 rSig=FULL
 fSig=ALCH
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≲
 rSig=FULL
 fSig=ALCH
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≳
 rSig=FULL
 fSig=ARMO
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≴
 rSig=FULL
 fSig=ARMO
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≵
 rSig=FULL
 fSig=ALCH
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≶
 rSig=FULL
 fSig=ALCH
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≷
 rSig=FULL
 fSig=ALCH
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≸
 rSig=FULL
 fSig=ALCH
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≹
 rSig=FULL
 fSig=ALCH
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≺
 rSig=FULL
 fSig=ALCH
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≻
 rSig=FULL
 fSig=ALCH
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≼
 rSig=FULL
 fSig=ALCH
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≽
 rSig=FULL
 fSig=ALCH
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≾
 rSig=FULL
 fSig=ARMO
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=≿
 rSig=FULL
 fSig=MISC
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=⊀
 rSig=FULL
 fSig=MISC
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=⊁
 rSig=FULL
 fSig=MISC
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]

[StartRule]
 Header=⊂
 rSig=FULL
 fSig=MISC
 enabled=-1
 tagID=default
 noKW=0
 anyKW=0
 hasCompo=0
 preProcess=0
 fullReplace=0
 includeOR=0
 isFallBack=0
 fallbackBank=0
 Include_0=
 Exclude_0=
[EndRule]