library library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
-- wrapper
entity Antoine_Phan_Wrapper is
    port(
        A, B:   in std_logic_vector(3 downto 0);
        decoded_A, decoded_B:   out std_logic_vector(6 downto 0);
        decoded_AplusB: out std_logic_vector(13 downto 0);
    )
end Antoine_Phan_Wrapper;

architecture arch of Antoine_Phan_Wrapper is
    component seven_segment_decoder is
        port(
            code        : in  std_logic_vector(3 downto 0);
            segment_out : out std_logic_vector(6 downto 0)
        );
    end component seven_segment_decoder;

    component bcd_adder is
        port(
            A, B:   in std_logic_vector(3 downto 0);
            S:      out std_logic_vector(3 downto 0);
            carry:  out std_logic
        );
    end component bcd_adder;

    signal decoded_A_sig, decoded_B_sig: std_logic_vector(6 downto 0);
    signal decoded_AplusB_sig: std_logic_vector(13 downto 0);
begin
    sseg1: seven_segment_decoder 
        port map(A, decoded_A_sig);
    sseg2: seven_segment_decoder 
        port map(B, decoded_B_sig);

    adder: bcd_adder 
        port map(A, B, decoded_AplusB_sig(3 downto 0), decoded_AplusB_sig(4));

    decoded_A <= decoded_A_sig;
    decoded_B <= decoded_B_sig;
    decoded_AplusB <= decoded_AplusB_sig;
end arch;
