0.7
2020.2
Nov 18 2020
09:47:47
D:/MyProjects/FPGA/Lab2/full_addr/full_addr.sim/sim_2/synth/func/xsim/tb_full_addr_clk_func_synth.vhd,1709818529,vhdl,,,,full_addr,,,,,,,,
D:/MyProjects/FPGA/Lab2/full_addr/full_addr.srcs/sim_2/new/tb_full_addr_clk.vhd,1709818391,vhdl,,,,tb_full_addr_clk,,,,,,,,
D:/MyProjects/FPGA/Lab2/full_addr/full_addr.srcs/sources_1/new/full_addr_clk.vhd,1709817898,vhdl,,,,full_addr_clk,,,,,,,,
