<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="flash_memory.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="flash_mem_cntl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="flash_mem_cntl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="flash_mem_cntl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="flash_mem_cntl.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flash_mem_cntl.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="flash_mem_cntl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="flash_mem_cntl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="flash_mem_cntl.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flash_mem_cntl_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flash_mem_cntl_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flash_mem_cntl_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flash_mem_cntl_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="flash_memory.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="flash_memory.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="flash_memory.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="flash_memory.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="flash_memory.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="flash_memory.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="flash_memory.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="flash_memory.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="flash_memory.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="flash_memory.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="flash_memory.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="flash_memory.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="flash_memory.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flash_memory.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="flash_memory.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="flash_memory.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="flash_memory.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="flash_memory.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="flash_memory.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="flash_memory.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="flash_memory.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="flash_memory.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="flash_memory.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="flash_memory_component.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="flash_memory_component.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="flash_memory_component.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="flash_memory_component.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="flash_memory_component.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="flash_memory_component.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="flash_memory_component.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="flash_memory_component.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="flash_memory_component.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="flash_memory_component.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="flash_memory_component.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="flash_memory_component.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="flash_memory_component.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flash_memory_component.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="flash_memory_component.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="flash_memory_component.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="flash_memory_component.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="flash_memory_component.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="flash_memory_component.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="flash_memory_component.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="flash_memory_component.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="flash_memory_component.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="flash_memory_component.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flash_memory_component_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="flash_memory_component_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="flash_memory_component_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="flash_memory_component_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="flash_memory_component_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="flash_memory_component_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flash_memory_component_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flash_memory_component_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="flash_memory_component_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="flash_memory_component_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flash_memory_component_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flash_memory_component_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="flash_memory_component_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="flash_memory_component_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flash_memory_component_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flash_memory_component_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flash_memory_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="flash_memory_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="flash_memory_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="flash_memory_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="flash_memory_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="flash_memory_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flash_memory_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flash_memory_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="flash_memory_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="flash_memory_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flash_memory_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flash_memory_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="flash_memory_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="flash_memory_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flash_memory_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flash_memory_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="seven_seg_display.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="seven_seg_display.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="seven_seg_display.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="seven_seg_display.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seven_seg_display.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="seven_seg_display.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="seven_seg_display.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="seven_seg_display.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seven_seg_display_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seven_seg_display_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1504959163" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1504959163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1505476580" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6042748475185584701" xil_pn:start_ts="1505476580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1505476580" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4666358547911738615" xil_pn:start_ts="1505476580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1505476580" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1505476580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1505476580" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2193888265280876923" xil_pn:start_ts="1505476580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1505476580" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249807140552" xil_pn:start_ts="1505476580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1505476580" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="777788561788491329" xil_pn:start_ts="1505476580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506052525" xil_pn:in_ck="-4502340545219454948" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-3783088818015000294" xil_pn:start_ts="1506052511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="flash_mem_cntl.ngr"/>
      <outfile xil_pn:name="flash_memory.ngr"/>
      <outfile xil_pn:name="flash_memory_component.lso"/>
      <outfile xil_pn:name="flash_memory_component.ngc"/>
      <outfile xil_pn:name="flash_memory_component.ngr"/>
      <outfile xil_pn:name="flash_memory_component.prj"/>
      <outfile xil_pn:name="flash_memory_component.stx"/>
      <outfile xil_pn:name="flash_memory_component.syr"/>
      <outfile xil_pn:name="flash_memory_component.xst"/>
      <outfile xil_pn:name="flash_memory_component_vhdl.prj"/>
      <outfile xil_pn:name="flash_memory_component_xst.xrpt"/>
      <outfile xil_pn:name="seven_seg_display.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1505558504" xil_pn:in_ck="8196669931418350450" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2644313635966233168" xil_pn:start_ts="1505558503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506052664" xil_pn:in_ck="6044962980629323704" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6414215161651718805" xil_pn:start_ts="1506052659">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="flash_memory_component.bld"/>
      <outfile xil_pn:name="flash_memory_component.ngd"/>
      <outfile xil_pn:name="flash_memory_component_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1506052676" xil_pn:in_ck="-5902571934781642306" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="614820103056756047" xil_pn:start_ts="1506052664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="flash_memory_component.pcf"/>
      <outfile xil_pn:name="flash_memory_component_map.map"/>
      <outfile xil_pn:name="flash_memory_component_map.mrp"/>
      <outfile xil_pn:name="flash_memory_component_map.ncd"/>
      <outfile xil_pn:name="flash_memory_component_map.ngm"/>
      <outfile xil_pn:name="flash_memory_component_map.xrpt"/>
      <outfile xil_pn:name="flash_memory_component_summary.xml"/>
      <outfile xil_pn:name="flash_memory_component_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1506052702" xil_pn:in_ck="8178040927930073008" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="224659440334563321" xil_pn:start_ts="1506052676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="flash_memory_component.ncd"/>
      <outfile xil_pn:name="flash_memory_component.pad"/>
      <outfile xil_pn:name="flash_memory_component.par"/>
      <outfile xil_pn:name="flash_memory_component.ptwx"/>
      <outfile xil_pn:name="flash_memory_component.unroutes"/>
      <outfile xil_pn:name="flash_memory_component.xpi"/>
      <outfile xil_pn:name="flash_memory_component_pad.csv"/>
      <outfile xil_pn:name="flash_memory_component_pad.txt"/>
      <outfile xil_pn:name="flash_memory_component_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1506052711" xil_pn:in_ck="5549007819267253188" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1506052702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="flash_memory_component.bgn"/>
      <outfile xil_pn:name="flash_memory_component.bit"/>
      <outfile xil_pn:name="flash_memory_component.drc"/>
      <outfile xil_pn:name="flash_memory_component.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1506052702" xil_pn:in_ck="3570909859979453366" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1506052698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="flash_memory_component.twr"/>
      <outfile xil_pn:name="flash_memory_component.twx"/>
    </transform>
  </transforms>

</generated_project>
