[{"DBLP title": "The 2nd Wave of the Digital Consumer Revolution: Challenges and Opportunities!", "DBLP authors": ["Hyung Kyu Lim"], "year": 2008, "doi": "https://doi.org/10.1109/ISSCC.2008.4523042", "OA papers": [{"PaperId": "https://openalex.org/W2117519497", "PaperTitle": "The 2nd Wave of the Digital Consumer Revolution: Challenges and Opportunities!", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Samsung (South Korea)": 1.0}, "Authors": ["Hyung-Kyu Lim"]}]}, {"DBLP title": "Surface and Tangible Computing, and the \"Small\" Matter of People and Design.", "DBLP authors": ["Bill Buxton"], "year": 2008, "doi": "https://doi.org/10.1109/ISSCC.2008.4523043", "OA papers": [{"PaperId": "https://openalex.org/W2079716162", "PaperTitle": "Surface and Tangible Computing, and the \"Small\" Matter of People and Design", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Microsoft Research (United Kingdom)": 1.0}, "Authors": ["Brian F. Buxton"]}]}, {"DBLP title": "Embedded Processing at the Heart of Life and Style.", "DBLP authors": ["Mike Muller"], "year": 2008, "doi": "https://doi.org/10.1109/ISSCC.2008.4523045", "OA papers": [{"PaperId": "https://openalex.org/W1999592801", "PaperTitle": "Embedded Processing at the Heart of Life and Style", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"ARM (United Kingdom)": 1.0}, "Authors": ["Marcio Aparecido Muller"]}]}, {"DBLP title": "Why Can't A Computer Be More Like A Brain? Or What To Do With All Those Transistors?", "DBLP authors": ["Jeff Hawkins"], "year": 2008, "doi": "https://doi.org/10.1109/ISSCC.2008.4523046", "OA papers": [{"PaperId": "https://openalex.org/W1990529565", "PaperTitle": "Why Can't A Computer Be More Like A Brain? Or What To Do With All Those Transistors?", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"NumerEx (United States)": 0.5, "Menlo School": 0.5}, "Authors": ["Jeff Hawkins"]}]}, {"DBLP title": "A 50nm 8Gb NAND Flash Memory with 100MB/s Program Throughput and 200MB/s DDR Interface.", "DBLP authors": ["Dean Nobunaga", "Ebrahim Abedifard", "Frankie Roohparvar", "June Lee", "Erwin Yu", "Allahyar Vahidimowlavi", "Michael Abraham", "Sanjay Talreja", "Rajesh Sundaram", "Rod Rozman", "Luyen Vu", "Chih-Liang Chen", "Uday Chandrasekhar", "Rupinder Bains", "Vimon Viajedor", "William Mak", "Munseork Choi", "Darshak Udeshi", "Michelle Luo", "Shahid Qureshi", "Jeffrey Tsai", "Frederick Jaffin", "Yujiang Liu", "Marco Mancinelli"], "year": 2008, "doi": "https://doi.org/10.1109/ISSCC.2008.4523239", "OA papers": [{"PaperId": "https://openalex.org/W1985604842", "PaperTitle": "A 50nm 8Gb NAND Flash Memory with 100MB/s Program Throughput and 200MB/s DDR Interface", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Micron (United States)": 19.0, "Intel (United States)": 5.0}, "Authors": ["Dean Nobunaga", "E. Abedifard", "Frankie F. Roohparvar", "J. S. H. Lee", "Edward T. Yu", "Allahyar Vahidimowlavi", "Michael H. Abraham", "Santosh Talreja", "R. Sundaram", "Rodney R. Rozman", "Linh Vu", "Chih-Liang Chen", "Uday Chandrasekhar", "R. Bains", "Vimon Viajedor", "Wingkwan Mak", "M. Y. Choi", "Darshak Udeshi", "M. X. Luo", "S. Qureshi", "J. F. Tsai", "Frederick T. Jaffin", "Yujiang Liu", "M. Mancinelli"]}]}]