// Seed: 1439473859
module module_0 (
    input wor id_0,
    output wor id_1,
    output supply0 id_2
);
  assign id_1 = id_0;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    input supply0 id_2,
    output wand id_3,
    output wire id_4
);
  id_6(
      1
  );
  not primCall (id_0, id_6);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  id_7(
      1
  );
endmodule
module module_2;
  reg id_1;
  assign id_1 = 1'b0;
  always begin : LABEL_0
    id_1.id_1 = (1) == id_1;
  end
  assign id_1 = id_1;
  id_2 :
  assert property (@(posedge 1) id_2) begin : LABEL_0
    id_2 <= id_2;
    id_1 = id_2;
  end
endmodule
