QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 19:50:49 on Apr 21,2024
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/TopLevel/NegativeChecker.vhd proj/src/TopLevel/Nbit_full_adder.vhd proj/src/TopLevel/Decoder5_32.vhd proj/src/TopLevel/dffg.vhd proj/src/TopLevel/org2.vhd proj/src/TopLevel/Nbit_xorg2.vhd proj/src/TopLevel/Reg32File.vhd proj/src/TopLevel/Nbit_org2.vhd proj/src/TopLevel/ForwardingUnit.vhd proj/src/TopLevel/RegFileSync.vhd proj/src/TopLevel/MEM_WB.vhd proj/src/TopLevel/dffgSync.vhd proj/src/TopLevel/ControlLogic.vhd proj/src/TopLevel/ID_EX.vhd proj/src/TopLevel/IF_ID.vhd proj/src/TopLevel/LeftShifter16.vhd proj/src/TopLevel/StallingUnit.vhd proj/src/TopLevel/extender16_32.vhd proj/src/TopLevel/xorg2.vhd proj/src/TopLevel/mux2t1_N.vhd proj/src/TopLevel/andg2_6bit.vhd proj/src/TopLevel/Nbit_AddSub.vhd proj/src/TopLevel/PC.vhd proj/src/TopLevel/mux32_1.vhd proj/src/TopLevel/Nbit_8t1Mux.vhd proj/src/TopLevel/RegFile.vhd proj/src/TopLevel/BarrelShifter.vhd proj/src/TopLevel/AddSub.vhd proj/src/TopLevel/andg2_5bit.vhd proj/src/TopLevel/mux2to1DF.vhd proj/src/TopLevel/andg2.vhd proj/src/TopLevel/BarrelDecoder5_32.vhd proj/src/TopLevel/ALU.vhd proj/src/TopLevel/Structual_full_adder.vhd proj/src/TopLevel/FetchLogic.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/ZeroChecker.vhd proj/src/TopLevel/Adder.vhd proj/src/TopLevel/invg.vhd proj/src/TopLevel/mux4to1DF.vhd proj/src/TopLevel/EX_MEM.vhd proj/src/TopLevel/dffg1.vhd proj/src/TopLevel/andg4.vhd proj/src/TopLevel/andg3.vhd proj/src/TopLevel/Nbit_andg2.vhd proj/src/TopLevel/andg2_3bit.vhd proj/src/TopLevel/Dataflow_Mux2_1.vhd proj/src/TopLevel/Complementor.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/MIPS_types.vhd(15): (vcom-1615) Existing package 'MIPS_types' at line 15 will be overwritten.
-- Compiling package MIPS_types
** Warning: proj/src/MIPS_types.vhd(29): (vcom-1615) Existing package body 'MIPS_types(body)' at line 29 will be overwritten.
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Compiling entity NegativeChecker
-- Compiling architecture Behavioral of NegativeChecker
-- Compiling entity Nbit_full_adder
-- Compiling architecture structural of Nbit_full_adder
-- Compiling entity Decoder5_32
-- Compiling architecture structural of Decoder5_32
-- Compiling entity dffg
-- Compiling architecture mixed of dffg
-- Compiling entity org2
-- Compiling architecture dataflow of org2
-- Compiling entity Nbit_xorg2
-- Compiling architecture structural of Nbit_xorg2
-- Compiling entity Reg32File
-- Compiling architecture structural of Reg32File
-- Compiling entity Nbit_org2
-- Compiling architecture structural of Nbit_org2
-- Compiling entity ForwardingUnit
-- Compiling architecture structural of ForwardingUnit
** Error (suppressible): proj/src/TopLevel/ForwardingUnit.vhd(202): (vcom-1141) Identifier "org2" does not identify a component declaration.
** Note: proj/src/TopLevel/ForwardingUnit.vhd(209): VHDL Compiler exiting
End time: 19:50:50 on Apr 21,2024, Elapsed time: 0:00:01
Errors: 1, Warnings: 2
