// Seed: 342663777
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input logic id_3
);
  type_0 id_4 (
      1,
      1,
      id_2
  );
  logic id_5;
  logic id_6;
endmodule
