(function() {var implementors = {};
implementors["cortex_a"] = [{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"cortex_a/regs/CNTHCTL_EL2/struct.Register.html\" title=\"struct cortex_a::regs::CNTHCTL_EL2::Register\">Register</a>","synthetic":false,"types":["cortex_a::regs::cnthctl_el2::CNTHCTL_EL2::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"cortex_a/regs/CNTP_CTL_EL0/struct.Register.html\" title=\"struct cortex_a::regs::CNTP_CTL_EL0::Register\">Register</a>","synthetic":false,"types":["cortex_a::regs::cntp_ctl_el0::CNTP_CTL_EL0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"cortex_a/regs/CNTV_CTL_EL0/struct.Register.html\" title=\"struct cortex_a::regs::CNTV_CTL_EL0::Register\">Register</a>","synthetic":false,"types":["cortex_a::regs::cntv_ctl_el0::CNTV_CTL_EL0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"cortex_a/regs/CurrentEL/struct.Register.html\" title=\"struct cortex_a::regs::CurrentEL::Register\">Register</a>","synthetic":false,"types":["cortex_a::regs::currentel::CurrentEL::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"cortex_a/regs/DAIF/struct.Register.html\" title=\"struct cortex_a::regs::DAIF::Register\">Register</a>","synthetic":false,"types":["cortex_a::regs::daif::DAIF::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"cortex_a/regs/ESR_EL1/struct.Register.html\" title=\"struct cortex_a::regs::ESR_EL1::Register\">Register</a>","synthetic":false,"types":["cortex_a::regs::esr_el1::ESR_EL1::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"cortex_a/regs/HCR_EL2/struct.Register.html\" title=\"struct cortex_a::regs::HCR_EL2::Register\">Register</a>","synthetic":false,"types":["cortex_a::regs::hcr_el2::HCR_EL2::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"cortex_a/regs/ID_AA64MMFR0_EL1/struct.Register.html\" title=\"struct cortex_a::regs::ID_AA64MMFR0_EL1::Register\">Register</a>","synthetic":false,"types":["cortex_a::regs::id_aa64mmfr0_el1::ID_AA64MMFR0_EL1::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"cortex_a/regs/MAIR_EL1/struct.Register.html\" title=\"struct cortex_a::regs::MAIR_EL1::Register\">Register</a>","synthetic":false,"types":["cortex_a::regs::mair_el1::MAIR_EL1::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"cortex_a/regs/SCTLR_EL1/struct.Register.html\" title=\"struct cortex_a::regs::SCTLR_EL1::Register\">Register</a>","synthetic":false,"types":["cortex_a::regs::sctlr_el1::SCTLR_EL1::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"cortex_a/regs/SPSel/struct.Register.html\" title=\"struct cortex_a::regs::SPSel::Register\">Register</a>","synthetic":false,"types":["cortex_a::regs::spsel::SPSel::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"cortex_a/regs/SPSR_EL1/struct.Register.html\" title=\"struct cortex_a::regs::SPSR_EL1::Register\">Register</a>","synthetic":false,"types":["cortex_a::regs::spsr_el1::SPSR_EL1::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"cortex_a/regs/SPSR_EL2/struct.Register.html\" title=\"struct cortex_a::regs::SPSR_EL2::Register\">Register</a>","synthetic":false,"types":["cortex_a::regs::spsr_el2::SPSR_EL2::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"cortex_a/regs/TCR_EL1/struct.Register.html\" title=\"struct cortex_a::regs::TCR_EL1::Register\">Register</a>","synthetic":false,"types":["cortex_a::regs::tcr_el1::TCR_EL1::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"cortex_a/regs/TTBR0_EL1/struct.Register.html\" title=\"struct cortex_a::regs::TTBR0_EL1::Register\">Register</a>","synthetic":false,"types":["cortex_a::regs::ttbr0_el1::TTBR0_EL1::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"cortex_a/regs/TTBR1_EL1/struct.Register.html\" title=\"struct cortex_a::regs::TTBR1_EL1::Register\">Register</a>","synthetic":false,"types":["cortex_a::regs::ttbr1_el1::TTBR1_EL1::Register"]}];
implementors["libtegra"] = [{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMACHAN_CHANNEL_CSR_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMACHAN_CHANNEL_CSR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::channel::APBDMACHAN_CHANNEL_CSR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMACHAN_CHANNEL_STA_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMACHAN_CHANNEL_STA_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::channel::APBDMACHAN_CHANNEL_STA_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMACHAN_CHANNEL_DMA_BYTE_STA_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMACHAN_CHANNEL_DMA_BYTE_STA_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::channel::APBDMACHAN_CHANNEL_DMA_BYTE_STA_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMACHAN_CHANNEL_CSRE_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMACHAN_CHANNEL_CSRE_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::channel::APBDMACHAN_CHANNEL_CSRE_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMACHAN_CHANNEL_AHB_PTR_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMACHAN_CHANNEL_AHB_PTR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::channel::APBDMACHAN_CHANNEL_AHB_PTR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMACHAN_CHANNEL_AHB_SEQ_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMACHAN_CHANNEL_AHB_SEQ_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::channel::APBDMACHAN_CHANNEL_AHB_SEQ_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMACHAN_CHANNEL_APB_PTR_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMACHAN_CHANNEL_APB_PTR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::channel::APBDMACHAN_CHANNEL_APB_PTR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMACHAN_CHANNEL_APB_SEQ_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMACHAN_CHANNEL_APB_SEQ_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::channel::APBDMACHAN_CHANNEL_APB_SEQ_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMACHAN_CHANNEL_WCOUNT_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMACHAN_CHANNEL_WCOUNT_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::channel::APBDMACHAN_CHANNEL_WCOUNT_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/DMACHAN_CHANNEL_WORD_TRANSFER_0/struct.Register.html\" title=\"struct libtegra::apb::dma::DMACHAN_CHANNEL_WORD_TRANSFER_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::channel::DMACHAN_CHANNEL_WORD_TRANSFER_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_COMMAND_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_COMMAND_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_COMMAND_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_STATUS_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_STATUS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_STATUS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_CNTRL_REG_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_CNTRL_REG_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_CNTRL_REG_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_IRQ_STA_CPU_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_IRQ_STA_CPU_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_IRQ_STA_CPU_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_IRQ_STA_COP_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_IRQ_STA_COP_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_IRQ_STA_COP_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_IRQ_MASK_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_IRQ_MASK_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_IRQ_MASK_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_IRQ_MASK_SET_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_IRQ_MASK_SET_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_IRQ_MASK_SET_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_IRQ_MASK_CLR_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_IRQ_MASK_CLR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_IRQ_MASK_CLR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_TRIG_REG_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_TRIG_REG_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_TRIG_REG_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_CHANNEL_TRIG_REG_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_CHANNEL_TRIG_REG_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_CHANNEL_TRIG_REG_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_DMA_STATUS_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_DMA_STATUS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_DMA_STATUS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_CHANNEL_EN_REG_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_CHANNEL_EN_REG_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_CHANNEL_EN_REG_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_SECURITY_REG_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_SECURITY_REG_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_SECURITY_REG_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_CHANNEL_SWID_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_CHANNEL_SWID_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_CHANNEL_SWID_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_CHAN_WT_REG0_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_CHAN_WT_REG0_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_CHAN_WT_REG0_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_CHAN_WT_REG1_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_CHAN_WT_REG1_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_CHAN_WT_REG1_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_CHAN_WT_REG2_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_CHAN_WT_REG2_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_CHAN_WT_REG2_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_CHAN_WT_REG3_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_CHAN_WT_REG3_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_CHAN_WT_REG3_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/dma/APBDMA_CHANNEL_SWID1_0/struct.Register.html\" title=\"struct libtegra::apb::dma::APBDMA_CHANNEL_SWID1_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::dma::core::APBDMA_CHANNEL_SWID1_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/misc/misc_pp/APB_MISC_PP_STRAPPING_OPT_A_0/struct.Register.html\" title=\"struct libtegra::apb::misc::misc_pp::APB_MISC_PP_STRAPPING_OPT_A_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::misc::misc_pp::APB_MISC_PP_STRAPPING_OPT_A_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/misc/misc_pp/APB_MISC_PP_CONFIG_CTL_0/struct.Register.html\" title=\"struct libtegra::apb::misc::misc_pp::APB_MISC_PP_CONFIG_CTL_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::misc::misc_pp::APB_MISC_PP_CONFIG_CTL_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/apb/misc/misc_pp/APB_MISC_PP_PINMUX_GLOBAL_0_0/struct.Register.html\" title=\"struct libtegra::apb::misc::misc_pp::APB_MISC_PP_PINMUX_GLOBAL_0_0::Register\">Register</a>","synthetic":false,"types":["libtegra::apb::misc::misc_pp::APB_MISC_PP_PINMUX_GLOBAL_0_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_HALT_CPU_EVENTS_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_HALT_CPU_EVENTS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_HALT_CPU_EVENTS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_HALT_COP_EVENTS_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_HALT_COP_EVENTS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_HALT_COP_EVENTS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_CPU_CSR_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_CPU_CSR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_CPU_CSR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_COP_CSR_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_COP_CSR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_COP_CSR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_XRQ_EVENTS_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_XRQ_EVENTS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_XRQ_EVENTS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_CLUSTER_CONTROL_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_CLUSTER_CONTROL_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_CLUSTER_CONTROL_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_CPU_PWR_CSR_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_CPU_PWR_CSR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_CPU_PWR_CSR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_MPID_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_MPID_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_MPID_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_RAM_REPAIR_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_RAM_REPAIR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_RAM_REPAIR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_FLOW_DBG_SEL_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_FLOW_DBG_SEL_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_FLOW_DBG_SEL_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_FLOW_DBG_CNT0_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_FLOW_DBG_CNT0_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_FLOW_DBG_CNT0_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_FLOW_DBG_CNT1_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_FLOW_DBG_CNT1_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_FLOW_DBG_CNT1_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_FLOW_DBG_QUAL_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_FLOW_DBG_QUAL_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_FLOW_DBG_QUAL_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_FLOW_CTLR_SPARE_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_FLOW_CTLR_SPARE_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_FLOW_CTLR_SPARE_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_CC4_HVC_CONTROL_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_CC4_HVC_CONTROL_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_CC4_HVC_CONTROL_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_CC4_RETENTION_CONTROL_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_CC4_RETENTION_CONTROL_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_CC4_RETENTION_CONTROL_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_CC4_FC_STATUS_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_CC4_FC_STATUS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_CC4_FC_STATUS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_CC4_CORE_CTRL_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_CC4_CORE_CTRL_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_CC4_CORE_CTRL_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_CORE_IDLE_COUNTER_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_CORE_IDLE_COUNTER_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_CORE_IDLE_COUNTER_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_CC4_HVC_RETRY_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_CC4_HVC_RETRY_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_CC4_HVC_RETRY_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_L2FLUSH_TIMEOUT_CNTR_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_L2FLUSH_TIMEOUT_CNTR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_L2FLUSH_TIMEOUT_CNTR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_L2FLUSH_CONTROL_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_L2FLUSH_CONTROL_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_L2FLUSH_CONTROL_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/flow/FLOW_CTLR_BPMP_CLUSTER_CONTROL_0/struct.Register.html\" title=\"struct libtegra::flow::FLOW_CTLR_BPMP_CLUSTER_CONTROL_0::Register\">Register</a>","synthetic":false,"types":["libtegra::flow::registers::FLOW_CTLR_BPMP_CLUSTER_CONTROL_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_CNFG_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_CNFG_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_CNFG_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_CMD_ADDR0_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_CMD_ADDR0_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_CMD_ADDR0_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_CMD_ADDR1_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_CMD_ADDR1_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_CMD_ADDR1_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_CMD_DATA1_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_CMD_DATA1_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_CMD_DATA1_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_CMD_DATA2_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_CMD_DATA2_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_CMD_DATA2_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_STATUS_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_STATUS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_STATUS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_SL_CNFG_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_SL_CNFG_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_SL_CNFG_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_SL_RCVD_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_SL_RCVD_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_SL_RCVD_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_SL_STATUS_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_SL_STATUS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_SL_STATUS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_SL_ADDR1_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_SL_ADDR1_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_SL_ADDR1_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_SL_ADDR2_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_SL_ADDR2_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_SL_ADDR2_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_TLOW_SEXT_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_TLOW_SEXT_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_TLOW_SEXT_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_SL_DELAY_COUNT_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_SL_DELAY_COUNT_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_SL_DELAY_COUNT_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_SL_INT_MASK_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_SL_INT_MASK_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_SL_INT_MASK_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_SL_INT_SOURCE_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_SL_INT_SOURCE_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_SL_INT_SOURCE_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_SL_INT_SET_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_SL_INT_SET_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_SL_INT_SET_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_TX_PACKET_FIFO_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_TX_PACKET_FIFO_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_TX_PACKET_FIFO_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_RX_FIFO_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_RX_FIFO_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_RX_FIFO_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_PACKET_TRANSFER_STATUS_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_PACKET_TRANSFER_STATUS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_PACKET_TRANSFER_STATUS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_FIFO_CONTROL_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_FIFO_CONTROL_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_FIFO_CONTROL_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_FIFO_STATUS_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_FIFO_STATUS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_FIFO_STATUS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_INTERRUPT_MASK_REGISTER_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_INTERRUPT_MASK_REGISTER_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_INTERRUPT_MASK_REGISTER_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_INTERRUPT_STATUS_REGISTER_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_INTERRUPT_STATUS_REGISTER_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_INTERRUPT_STATUS_REGISTER_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_CLK_DIVISOR_REGISTER_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_CLK_DIVISOR_REGISTER_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_CLK_DIVISOR_REGISTER_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_INTERRUPT_SOURCE_REGISTER_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_INTERRUPT_SOURCE_REGISTER_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_INTERRUPT_SOURCE_REGISTER_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_INTERRUPT_SET_REGISTER_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_INTERRUPT_SET_REGISTER_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_INTERRUPT_SET_REGISTER_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_SLV_TX_PACKET_FIFO_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_SLV_TX_PACKET_FIFO_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_SLV_TX_PACKET_FIFO_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_SLV_RX_FIFO_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_SLV_RX_FIFO_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_SLV_RX_FIFO_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_SLV_PACKET_STATUS_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_SLV_PACKET_STATUS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_SLV_PACKET_STATUS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_BUS_CLEAR_CONFIG_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_BUS_CLEAR_CONFIG_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_BUS_CLEAR_CONFIG_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_BUS_CLEAR_STATUS_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_BUS_CLEAR_STATUS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_BUS_CLEAR_STATUS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_CONFIG_LOAD_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_CONFIG_LOAD_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_CONFIG_LOAD_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_INTERFACE_TIMING_0_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_INTERFACE_TIMING_0_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_INTERFACE_TIMING_0_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_INTERFACE_TIMING_1_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_INTERFACE_TIMING_1_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_INTERFACE_TIMING_1_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_HS_INTERFACE_TIMING_0_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_HS_INTERFACE_TIMING_0_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_HS_INTERFACE_TIMING_0_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/i2c/I2C_I2C_HS_INTERFACE_TIMING_1_0/struct.Register.html\" title=\"struct libtegra::i2c::I2C_I2C_HS_INTERFACE_TIMING_1_0::Register\">Register</a>","synthetic":false,"types":["libtegra::i2c::registers::I2C_I2C_HS_INTERFACE_TIMING_1_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/kfuse/KFUSE_STATE_0/struct.Register.html\" title=\"struct libtegra::kfuse::KFUSE_STATE_0::Register\">Register</a>","synthetic":false,"types":["libtegra::kfuse::registers::KFUSE_STATE_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/kfuse/KFUSE_ERRCOUNT_0/struct.Register.html\" title=\"struct libtegra::kfuse::KFUSE_ERRCOUNT_0::Register\">Register</a>","synthetic":false,"types":["libtegra::kfuse::registers::KFUSE_ERRCOUNT_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/kfuse/KFUSE_KEYADDR_0/struct.Register.html\" title=\"struct libtegra::kfuse::KFUSE_KEYADDR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::kfuse::registers::KFUSE_KEYADDR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/kfuse/KFUSE_KEYS_0/struct.Register.html\" title=\"struct libtegra::kfuse::KFUSE_KEYS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::kfuse::registers::KFUSE_KEYS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/kfuse/KFUSE_PD_0/struct.Register.html\" title=\"struct libtegra::kfuse::KFUSE_PD_0::Register\">Register</a>","synthetic":false,"types":["libtegra::kfuse::registers::KFUSE_PD_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/pinmux/PAD_OPTIONS/struct.Register.html\" title=\"struct libtegra::pinmux::PAD_OPTIONS::Register\">Register</a>","synthetic":false,"types":["libtegra::pinmux::registers::PAD_OPTIONS::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/pwm/PWM_CONTROLLER_PWM_CSR_0/struct.Register.html\" title=\"struct libtegra::pwm::PWM_CONTROLLER_PWM_CSR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::pwm::registers::PWM_CONTROLLER_PWM_CSR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/spi/SPI_COMMAND_0/struct.Register.html\" title=\"struct libtegra::spi::SPI_COMMAND_0::Register\">Register</a>","synthetic":false,"types":["libtegra::spi::registers::SPI_COMMAND_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/spi/SPI_COMMAND2_0/struct.Register.html\" title=\"struct libtegra::spi::SPI_COMMAND2_0::Register\">Register</a>","synthetic":false,"types":["libtegra::spi::registers::SPI_COMMAND2_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/spi/SPI_TIMING_REG1_0/struct.Register.html\" title=\"struct libtegra::spi::SPI_TIMING_REG1_0::Register\">Register</a>","synthetic":false,"types":["libtegra::spi::registers::SPI_TIMING_REG1_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/spi/SPI_TIMING_REG2_0/struct.Register.html\" title=\"struct libtegra::spi::SPI_TIMING_REG2_0::Register\">Register</a>","synthetic":false,"types":["libtegra::spi::registers::SPI_TIMING_REG2_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/spi/SPI_TRANSFER_STATUS_0/struct.Register.html\" title=\"struct libtegra::spi::SPI_TRANSFER_STATUS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::spi::registers::SPI_TRANSFER_STATUS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/spi/SPI_FIFO_STATUS_0/struct.Register.html\" title=\"struct libtegra::spi::SPI_FIFO_STATUS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::spi::registers::SPI_FIFO_STATUS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/spi/SPI_TX_DATA_0/struct.Register.html\" title=\"struct libtegra::spi::SPI_TX_DATA_0::Register\">Register</a>","synthetic":false,"types":["libtegra::spi::registers::SPI_TX_DATA_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/spi/SPI_RX_DATA_0/struct.Register.html\" title=\"struct libtegra::spi::SPI_RX_DATA_0::Register\">Register</a>","synthetic":false,"types":["libtegra::spi::registers::SPI_RX_DATA_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/spi/SPI_DMA_CTL_0/struct.Register.html\" title=\"struct libtegra::spi::SPI_DMA_CTL_0::Register\">Register</a>","synthetic":false,"types":["libtegra::spi::registers::SPI_DMA_CTL_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/spi/SPI_DMA_BLK_SIZE_0/struct.Register.html\" title=\"struct libtegra::spi::SPI_DMA_BLK_SIZE_0::Register\">Register</a>","synthetic":false,"types":["libtegra::spi::registers::SPI_DMA_BLK_SIZE_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/spi/SPI_TX_FIFO_0/struct.Register.html\" title=\"struct libtegra::spi::SPI_TX_FIFO_0::Register\">Register</a>","synthetic":false,"types":["libtegra::spi::registers::SPI_TX_FIFO_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/spi/SPI_RX_FIFO_0/struct.Register.html\" title=\"struct libtegra::spi::SPI_RX_FIFO_0::Register\">Register</a>","synthetic":false,"types":["libtegra::spi::registers::SPI_RX_FIFO_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/spi/SPI_INTR_MASK_0/struct.Register.html\" title=\"struct libtegra::spi::SPI_INTR_MASK_0::Register\">Register</a>","synthetic":false,"types":["libtegra::spi::registers::SPI_INTR_MASK_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/spi/SPI_SPARE_CTLR/struct.Register.html\" title=\"struct libtegra::spi::SPI_SPARE_CTLR::Register\">Register</a>","synthetic":false,"types":["libtegra::spi::registers::SPI_SPARE_CTLR::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/timer/rtc/APBDEV_RTC_CONTROL_0/struct.Register.html\" title=\"struct libtegra::timer::rtc::APBDEV_RTC_CONTROL_0::Register\">Register</a>","synthetic":false,"types":["libtegra::timer::rtc::APBDEV_RTC_CONTROL_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/timer/rtc/APBDEV_RTC_BUSY_0/struct.Register.html\" title=\"struct libtegra::timer::rtc::APBDEV_RTC_BUSY_0::Register\">Register</a>","synthetic":false,"types":["libtegra::timer::rtc::APBDEV_RTC_BUSY_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/timer/rtc/APBDEV_RTC_SECONDS_0/struct.Register.html\" title=\"struct libtegra::timer::rtc::APBDEV_RTC_SECONDS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::timer::rtc::APBDEV_RTC_SECONDS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/timer/rtc/APBDEV_RTC_SHADOW_SECONDS_0/struct.Register.html\" title=\"struct libtegra::timer::rtc::APBDEV_RTC_SHADOW_SECONDS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::timer::rtc::APBDEV_RTC_SHADOW_SECONDS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/timer/rtc/APBDEV_RTC_MILLI_SECONDS_0/struct.Register.html\" title=\"struct libtegra::timer::rtc::APBDEV_RTC_MILLI_SECONDS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::timer::rtc::APBDEV_RTC_MILLI_SECONDS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/timer/rtc/APBDEV_RTC_SECONDS_ALARM0_0/struct.Register.html\" title=\"struct libtegra::timer::rtc::APBDEV_RTC_SECONDS_ALARM0_0::Register\">Register</a>","synthetic":false,"types":["libtegra::timer::rtc::APBDEV_RTC_SECONDS_ALARM0_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/timer/rtc/APBDEV_RTC_SECONDS_ALARM1_0/struct.Register.html\" title=\"struct libtegra::timer::rtc::APBDEV_RTC_SECONDS_ALARM1_0::Register\">Register</a>","synthetic":false,"types":["libtegra::timer::rtc::APBDEV_RTC_SECONDS_ALARM1_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/timer/rtc/APBDEV_RTC_MILLI_SECONDS_ALARM_0/struct.Register.html\" title=\"struct libtegra::timer::rtc::APBDEV_RTC_MILLI_SECONDS_ALARM_0::Register\">Register</a>","synthetic":false,"types":["libtegra::timer::rtc::APBDEV_RTC_MILLI_SECONDS_ALARM_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/timer/rtc/APBDEV_RTC_SECONDS_COUNTDOWN_ALARM_0/struct.Register.html\" title=\"struct libtegra::timer::rtc::APBDEV_RTC_SECONDS_COUNTDOWN_ALARM_0::Register\">Register</a>","synthetic":false,"types":["libtegra::timer::rtc::APBDEV_RTC_SECONDS_COUNTDOWN_ALARM_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/timer/rtc/APBDEV_RTC_MILLI_SECONDS_COUNTDOWN_ALARM_0/struct.Register.html\" title=\"struct libtegra::timer::rtc::APBDEV_RTC_MILLI_SECONDS_COUNTDOWN_ALARM_0::Register\">Register</a>","synthetic":false,"types":["libtegra::timer::rtc::APBDEV_RTC_MILLI_SECONDS_COUNTDOWN_ALARM_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/timer/rtc/APBDEV_RTC_INTR_MASK_0/struct.Register.html\" title=\"struct libtegra::timer::rtc::APBDEV_RTC_INTR_MASK_0::Register\">Register</a>","synthetic":false,"types":["libtegra::timer::rtc::APBDEV_RTC_INTR_MASK_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/timer/rtc/APBDEV_RTC_INTR_STATUS_0/struct.Register.html\" title=\"struct libtegra::timer::rtc::APBDEV_RTC_INTR_STATUS_0::Register\">Register</a>","synthetic":false,"types":["libtegra::timer::rtc::APBDEV_RTC_INTR_STATUS_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/timer/rtc/APBDEV_RTC_INTR_SOURCE_0/struct.Register.html\" title=\"struct libtegra::timer::rtc::APBDEV_RTC_INTR_SOURCE_0::Register\">Register</a>","synthetic":false,"types":["libtegra::timer::rtc::APBDEV_RTC_INTR_SOURCE_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/timer/rtc/APBDEV_RTC_INTR_SET_0/struct.Register.html\" title=\"struct libtegra::timer::rtc::APBDEV_RTC_INTR_SET_0::Register\">Register</a>","synthetic":false,"types":["libtegra::timer::rtc::APBDEV_RTC_INTR_SET_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/timer/rtc/APBDEV_RTC_CORRECTION_FACTOR_0/struct.Register.html\" title=\"struct libtegra::timer::rtc::APBDEV_RTC_CORRECTION_FACTOR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::timer::rtc::APBDEV_RTC_CORRECTION_FACTOR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/timer/timerus/TIMERUS_CNTR_1US_0/struct.Register.html\" title=\"struct libtegra::timer::timerus::TIMERUS_CNTR_1US_0::Register\">Register</a>","synthetic":false,"types":["libtegra::timer::timerus::TIMERUS_CNTR_1US_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/timer/timerus/TIMERUS_USEC_CFG_0/struct.Register.html\" title=\"struct libtegra::timer::timerus::TIMERUS_USEC_CFG_0::Register\">Register</a>","synthetic":false,"types":["libtegra::timer::timerus::TIMERUS_USEC_CFG_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/timer/timerus/TIMERUS_CNTR_FREEZE_0/struct.Register.html\" title=\"struct libtegra::timer::timerus::TIMERUS_CNTR_FREEZE_0::Register\">Register</a>","synthetic":false,"types":["libtegra::timer::timerus::TIMERUS_CNTR_FREEZE_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/uart/UART_THR_DLAB_0_0/struct.Register.html\" title=\"struct libtegra::uart::UART_THR_DLAB_0_0::Register\">Register</a>","synthetic":false,"types":["libtegra::uart::registers::UART_THR_DLAB_0_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/uart/UART_IER_DLAB_0_0/struct.Register.html\" title=\"struct libtegra::uart::UART_IER_DLAB_0_0::Register\">Register</a>","synthetic":false,"types":["libtegra::uart::registers::UART_IER_DLAB_0_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/uart/UART_IIR_FCR_0/struct.Register.html\" title=\"struct libtegra::uart::UART_IIR_FCR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::uart::registers::UART_IIR_FCR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/uart/UART_LCR_0/struct.Register.html\" title=\"struct libtegra::uart::UART_LCR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::uart::registers::UART_LCR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/uart/UART_MCR_0/struct.Register.html\" title=\"struct libtegra::uart::UART_MCR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::uart::registers::UART_MCR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/uart/UART_LSR_0/struct.Register.html\" title=\"struct libtegra::uart::UART_LSR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::uart::registers::UART_LSR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/uart/UART_MSR_0/struct.Register.html\" title=\"struct libtegra::uart::UART_MSR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::uart::registers::UART_MSR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/uart/UART_SPR_0/struct.Register.html\" title=\"struct libtegra::uart::UART_SPR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::uart::registers::UART_SPR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/uart/UART_IRDA_CSR_0/struct.Register.html\" title=\"struct libtegra::uart::UART_IRDA_CSR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::uart::registers::UART_IRDA_CSR_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/uart/UART_RX_FIFO_CFG_0/struct.Register.html\" title=\"struct libtegra::uart::UART_RX_FIFO_CFG_0::Register\">Register</a>","synthetic":false,"types":["libtegra::uart::registers::UART_RX_FIFO_CFG_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/uart/UART_MIE_0/struct.Register.html\" title=\"struct libtegra::uart::UART_MIE_0::Register\">Register</a>","synthetic":false,"types":["libtegra::uart::registers::UART_MIE_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/uart/UART_VENDOR_STATUS_0_0/struct.Register.html\" title=\"struct libtegra::uart::UART_VENDOR_STATUS_0_0::Register\">Register</a>","synthetic":false,"types":["libtegra::uart::registers::UART_VENDOR_STATUS_0_0::Register"]},{"text":"impl <a class=\"trait\" href=\"tock_registers/registers/trait.RegisterLongName.html\" title=\"trait tock_registers::registers::RegisterLongName\">RegisterLongName</a> for <a class=\"struct\" href=\"libtegra/uart/UART_ASR_0/struct.Register.html\" title=\"struct libtegra::uart::UART_ASR_0::Register\">Register</a>","synthetic":false,"types":["libtegra::uart::registers::UART_ASR_0::Register"]}];
implementors["tock_registers"] = [];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()