{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518736982873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518736982889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 15:23:02 2018 " "Processing started: Thu Feb 15 15:23:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518736982889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518736982889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8-BitAdder -c 8-BitAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8-BitAdder -c 8-BitAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518736982889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518736983715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518736983715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8-bitadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8-bitadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8-BitAdder " "Found entity 1: 8-BitAdder" {  } { { "8-BitAdder.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/8-BitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518737001534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518737001534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8-bitadder2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8-bitadder2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8-BitAdder2 " "Found entity 1: 8-BitAdder2" {  } { { "8-BitAdder2.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/8-BitAdder2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518737001537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518737001537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "additional.bdf 1 1 " "Found 1 design units, including 1 entities, in source file additional.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Additional " "Found entity 1: Additional" {  } { { "Additional.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/Additional.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518737001540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518737001540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsubcircuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file addsubcircuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubCircuit " "Found entity 1: AddSubCircuit" {  } { { "AddSubCircuit.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/AddSubCircuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518737001544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518737001544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit8adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bit8adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bit8Adder " "Found entity 1: Bit8Adder" {  } { { "Bit8Adder.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/Bit8Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518737001547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518737001547 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bit8Adder " "Elaborating entity \"Bit8Adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518737001584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSubCircuit AddSubCircuit:inst3 " "Elaborating entity \"AddSubCircuit\" for hierarchy \"AddSubCircuit:inst3\"" {  } { { "Bit8Adder.bdf" "inst3" { Schematic "C:/intelFPGA_lite/17.1/Bit8Adder.bdf" { { 96 624 720 416 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518737001587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374b 74374b:inst " "Elaborating entity \"74374b\" for hierarchy \"74374b:inst\"" {  } { { "Bit8Adder.bdf" "inst" { Schematic "C:/intelFPGA_lite/17.1/Bit8Adder.bdf" { { 24 272 408 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518737001607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74374b:inst " "Elaborated megafunction instantiation \"74374b:inst\"" {  } { { "Bit8Adder.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/Bit8Adder.bdf" { { 24 272 408 104 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518737001608 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst2\|49 " "Converted tri-state buffer \"74374b:inst2\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518737001975 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst2\|48 " "Converted tri-state buffer \"74374b:inst2\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518737001975 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst2\|47 " "Converted tri-state buffer \"74374b:inst2\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518737001975 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst2\|46 " "Converted tri-state buffer \"74374b:inst2\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518737001975 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst2\|45 " "Converted tri-state buffer \"74374b:inst2\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518737001975 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst2\|44 " "Converted tri-state buffer \"74374b:inst2\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518737001975 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst2\|43 " "Converted tri-state buffer \"74374b:inst2\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518737001975 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst2\|41 " "Converted tri-state buffer \"74374b:inst2\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518737001975 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst\|49 " "Converted tri-state buffer \"74374b:inst\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518737001975 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst\|48 " "Converted tri-state buffer \"74374b:inst\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518737001975 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst\|47 " "Converted tri-state buffer \"74374b:inst\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518737001975 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst\|46 " "Converted tri-state buffer \"74374b:inst\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518737001975 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst\|45 " "Converted tri-state buffer \"74374b:inst\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518737001975 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst\|44 " "Converted tri-state buffer \"74374b:inst\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518737001975 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst\|43 " "Converted tri-state buffer \"74374b:inst\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518737001975 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst\|41 " "Converted tri-state buffer \"74374b:inst\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518737001975 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1518737001975 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1518737002317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1518737002715 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518737002715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518737002794 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518737002794 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518737002794 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518737002794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "687 " "Peak virtual memory: 687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518737002837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 15:23:22 2018 " "Processing ended: Thu Feb 15 15:23:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518737002837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518737002837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518737002837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518737002837 ""}
