

CORE Generator Options:
   Target Device              : xc6slx9-ftg256
   Speed Grade                : -2
   HDL                        : verilog
   Synthesis Tool             : Foundation_ISE

MIG Output Options:
   Component Name             : mig_core
   No of Controllers          : 1
   Hardware Test Bench           : disabled

    
/*******************************************************/
/*                  Controller 1                       */
/*******************************************************/
Controller Options : 
   Memory                  : DDR3_SDRAM
   Interface               : NATIVE
   Design Clock Frequency  : 3125 ps (320.00 MHz)
   Memory Type             : Components
   Memory Part             : MT41J64M16XX-15E
   Equivalent Part(s)      : MT41J64M16JT-15E
   Row Address             : 13
   Column Address          : 10
   Bank Address            : 3
   Data Mask               : enabled

Memory Options :
   Burst Length                       : 8(00)
   CAS Latency                        : 6
   TDQS enable                        : Disabled
   DLL Enable                         : Enable
   Write Leveling Enable              : Disabled
   Output Drive Strength              : RZQ/6
   Additive Latency (AL)              : 0
   RTT (nominal) - ODT                : RZQ/4       
   Auto Self Refresh                  : Enabled
   CAS write latency                  : 5
   Partial-Array Self Refresh         : Full Array
   High Temparature Self Refresh Rate : Normal

User Interface Parameters :
   Configuration Type     : Two 64-bit bi-directional ports
   Ports Selected         : Port0, Port1
   Memory Address Mapping : ROW_BANK_COLUMN

   Arbitration Algorithm  : Round Robin

   Arbitration            : 
      Time Slot0 : 01
      Time Slot1 : 10
      Time Slot2 : 01
      Time Slot3 : 10
      Time Slot4 : 01
      Time Slot5 : 10
      Time Slot6 : 01
      Time Slot7 : 10
      Time Slot8 : 01
      Time Slot9 : 10
      Time Slot10: 01
      Time Slot11: 10

FPGA Options :
   Class for Address and Control       : II
   Class for Data                      : II
   Memory Interface Pin Termination    : UNCALIB_TERM
   DQ/DQS                              : 50 Ohms
   Bypass Calibration                  : enabled
   Debug Signals for Memory Controller : Disable
   Input Clock Type                    : Single-Ended 
    