Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

---- Other Options
Cores Search Directories           : {../../FEB_25.srcs/sources_1/imports/coreGen}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/tdc_rom_13.v" into library work
Parsing module <tdc_rom_13>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/serial_tx2_11.v" into library work
Parsing module <serial_tx2_11>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/serial_tx2_11.v" Line 17. parameter declaration becomes local in serial_tx2_11 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/serial_rx_10.v" into library work
Parsing module <serial_rx_10>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/serial_rx_10.v" Line 12. parameter declaration becomes local in serial_rx_10 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/FIFO_12.v" into library work
Parsing module <fifo_12>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/coreGen/ROM_39x120_min2.v" into library work
Parsing module <ROM_39x120_min2>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/tdc_spi_master_7.v" into library work
Parsing module <tdc_spi_master_7>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/tdc_spi_master_7.v" Line 21. parameter declaration becomes local in tdc_spi_master_7 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/tdc_control_6.v" into library work
Parsing module <tdc_control_6>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/my_clk_5.v" into library work
Parsing module <my_clk_5>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/my_clk_5.v" Line 14. parameter declaration becomes local in my_clk_5 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/my_clk_4.v" into library work
Parsing module <my_clk_4>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/my_clk_4.v" Line 14. parameter declaration becomes local in my_clk_4 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/mems_spi_9.v" into library work
Parsing module <mems_spi_9>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/mems_spi_9.v" Line 20. parameter declaration becomes local in mems_spi_9 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/mems_rom_3.v" into library work
Parsing module <mems_rom_3>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/mems_control_8.v" into library work
Parsing module <mems_control_8>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/main_control_1.v" into library work
Parsing module <main_control_1>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/fifo_manager_2.v" into library work
Parsing module <fifo_manager_2>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/coreGen/new_clk.v" into library work
Parsing module <new_clk>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <main_control_1(BAUD_RATE_PARAM=32'sb010000)>.

Elaborating module <serial_rx_10(CLK_PER_BIT=32'sb010000)>.

Elaborating module <fifo_manager_2(BAUD_RATE_PARAM=32'sb010000,FIFO_WIDTH=6)>.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/fifo_manager_2.v" Line 84: Assignment to new_data_FROM_FIFO_TO_SERIAL ignored, since the identifier is never used

Elaborating module <serial_tx2_11(CLK_PER_BIT=32'sb010000)>.

Elaborating module <fifo_12(FIFO_WIDTH=6)>.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/FIFO_12.v" Line 41: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/FIFO_12.v" Line 43: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/FIFO_12.v" Line 78: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/FIFO_12.v" Line 81: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/fifo_manager_2.v" Line 115: Assignment to w_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 434: Assignment to tx_busy_TDC ignored, since the identifier is never used

Elaborating module <new_clk>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=25,CLKFX_MULTIPLY=32,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/coreGen/new_clk.v" Line 126: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/coreGen/new_clk.v" Line 127: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <mems_rom_3>.

Elaborating module <ROM_39x120_min2>.
WARNING:HDLCompiler:189 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/mems_rom_3.v" Line 91: Size mismatch in connection of port <addra>. Formal port size is 14-bit while actual signal size is 15-bit.

Elaborating module <my_clk_4(CLK_DIV=32'sb0101)>.

Elaborating module <my_clk_5(CLK_DIV=32'sb0111110100000)>.

Elaborating module <tdc_control_6(SHOOTING_PARAM=32'sb01001111010111)>.

Elaborating module <tdc_rom_13>.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/tdc_control_6.v" Line 136: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/tdc_control_6.v" Line 178: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/tdc_control_6.v" Line 232: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/tdc_control_6.v" Line 260: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/tdc_control_6.v" Line 286: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <tdc_spi_master_7(CLK_DIV=32'sb0101)>.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/tdc_spi_master_7.v" Line 45: Assignment to new_data ignored, since the identifier is never used

Elaborating module <mems_control_8>.

Elaborating module <mems_spi_9(CLK_DIV=32'sb01010000)>.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/mems_spi_9.v" Line 42: Assignment to new_data ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/mojo_top_0.v".
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/mojo_top_0.v" line 372: Output port <tx_busy_TDC> of the instance <fifo_manager> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mojo_top_0> synthesized.

Synthesizing Unit <main_control_1>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/main_control_1.v".
        BAUD_RATE_PARAM = 16
    Found 1-bit register for signal <tdc_enable_q>.
    Found 20-bit register for signal <countr_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <pause_q>.
    Found 1-bit register for signal <go_home_q>.
    Found 20-bit adder for signal <countr_q[19]_GND_2_o_add_8_OUT> created at line 123.
    Found 2-bit 4-to-1 multiplexer for signal <state_d> created at line 101.
    Found 20-bit 4-to-1 multiplexer for signal <countr_d> created at line 101.
WARNING:Xst:737 - Found 1-bit latch for signal <f2_soft_reset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <f3_soft_reset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <f4_soft_reset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <f5_soft_reset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <f6_soft_reset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <f1_soft_reset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state_q> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Latch(s).
	inferred  33 Multiplexer(s).
Unit <main_control_1> synthesized.

Synthesizing Unit <serial_rx_10>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/serial_rx_10.v".
        CLK_PER_BIT = 16
    Found 3-bit register for signal <bit_ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found 4-bit register for signal <ctr_q>.
    Found finite state machine <FSM_2> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <ctr_q[3]_GND_3_o_add_7_OUT> created at line 54.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_3_o_add_9_OUT> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx_10> synthesized.

Synthesizing Unit <fifo_manager_2>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/fifo_manager_2.v".
        BAUD_RATE_PARAM = 16
        FIFO_WIDTH = 6
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/fifo_manager_2.v" line 104: Output port <fifo_counter> of the instance <fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/fifo_manager_2.v" line 104: Output port <buf_full> of the instance <fifo> is unconnected or connected to loadless signal.
    Found 48-bit register for signal <data_TO_FIFO_q>.
    Found 1-bit register for signal <new_data_FROM_FIFO_TO_SERIAL_q>.
    Found 1-bit register for signal <wr_en_q>.
    Summary:
	inferred  50 D-type flip-flop(s).
	inferred 185 Multiplexer(s).
Unit <fifo_manager_2> synthesized.

Synthesizing Unit <serial_tx2_11>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/serial_tx2_11.v".
        CLK_PER_BIT = 16
    Found 1-bit register for signal <tx_q>.
    Found 3-bit register for signal <Byte_countr_q>.
    Found 1-bit register for signal <block_q>.
    Found 48-bit register for signal <data_q>.
    Found 7-bit register for signal <bit_ctr_q>.
    Found 40-bit register for signal <ctr_q>.
    Found 1-bit register for signal <busy_q>.
    Found 2-bit register for signal <state_q>.
    Found finite state machine <FSM_3> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <bit_ctr_q[6]_GND_11_o_add_14_OUT> created at line 82.
    Found 40-bit adder for signal <ctr_q[39]_GND_11_o_add_28_OUT> created at line 94.
    Found 3-bit adder for signal <Byte_countr_q[2]_GND_11_o_add_41_OUT> created at line 114.
    Found 1-bit 48-to-1 multiplexer for signal <bit_ctr_q[5]_X_11_o_Mux_11_o> created at line 78.
    Found 40-bit 4-to-1 multiplexer for signal <ctr_d> created at line 49.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 101 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx2_11> synthesized.

Synthesizing Unit <fifo_12>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/FIFO_12.v".
        FIFO_WIDTH = 6
        BUF_SIZE = 64
        BUF_LENGTH = 47
    Found 48-bit register for signal <buf_out>.
    Found 6-bit register for signal <wr_ptr>.
    Found 6-bit register for signal <rd_ptr>.
    Found 7-bit register for signal <fifo_counter>.
    Found 7-bit adder for signal <fifo_counter[6]_GND_12_o_add_2_OUT> created at line 41.
    Found 6-bit adder for signal <wr_ptr[5]_GND_12_o_add_15_OUT> created at line 78.
    Found 6-bit adder for signal <rd_ptr[5]_GND_12_o_add_17_OUT> created at line 81.
    Found 7-bit subtractor for signal <GND_12_o_GND_12_o_sub_4_OUT<6:0>> created at line 43.
    Found 64x48-bit dual-port RAM <Mram_buf_mem> for signal <buf_mem>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fifo_12> synthesized.

Synthesizing Unit <new_clk>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/coreGen/new_clk.v".
    Summary:
	no macro.
Unit <new_clk> synthesized.

Synthesizing Unit <mems_rom_3>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/mems_rom_3.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <f1_CH_B_q>.
    Found 16-bit register for signal <f1_CH_C_q>.
    Found 16-bit register for signal <f1_CH_D_q>.
    Found 16-bit register for signal <f2_CH_A_q>.
    Found 16-bit register for signal <f2_CH_B_q>.
    Found 16-bit register for signal <f2_CH_C_q>.
    Found 16-bit register for signal <f2_CH_D_q>.
    Found 16-bit register for signal <f3_CH_A_q>.
    Found 16-bit register for signal <f3_CH_B_q>.
    Found 16-bit register for signal <f3_CH_C_q>.
    Found 16-bit register for signal <f3_CH_D_q>.
    Found 16-bit register for signal <f4_CH_A_q>.
    Found 16-bit register for signal <f4_CH_B_q>.
    Found 16-bit register for signal <f4_CH_C_q>.
    Found 16-bit register for signal <f4_CH_D_q>.
    Found 16-bit register for signal <f5_CH_A_q>.
    Found 16-bit register for signal <f5_CH_B_q>.
    Found 16-bit register for signal <f5_CH_C_q>.
    Found 16-bit register for signal <f5_CH_D_q>.
    Found 16-bit register for signal <f6_CH_A_q>.
    Found 16-bit register for signal <f6_CH_B_q>.
    Found 16-bit register for signal <f6_CH_C_q>.
    Found 16-bit register for signal <f6_CH_D_q>.
    Found 15-bit register for signal <addrs_q>.
    Found 3-bit register for signal <state_q>.
    Found 11-bit register for signal <cnt_q>.
    Found 24-bit register for signal <f1_data_q>.
    Found 24-bit register for signal <f2_data_q>.
    Found 24-bit register for signal <f3_data_q>.
    Found 24-bit register for signal <f4_data_q>.
    Found 24-bit register for signal <f5_data_q>.
    Found 24-bit register for signal <f6_data_q>.
    Found 16-bit register for signal <f1_CH_A_q>.
    Found finite state machine <FSM_4> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <f1_CH_A_q[15]_GND_17_o_sub_11_OUT> created at line 145.
    Found 16-bit subtractor for signal <f1_CH_C_q[15]_GND_17_o_sub_17_OUT> created at line 152.
    Found 16-bit subtractor for signal <f1_CH_B_q[15]_GND_17_o_sub_23_OUT> created at line 159.
    Found 16-bit subtractor for signal <f1_CH_D_q[15]_GND_17_o_sub_29_OUT> created at line 166.
    Found 16-bit subtractor for signal <f2_CH_A_q[15]_GND_17_o_sub_39_OUT> created at line 178.
    Found 16-bit subtractor for signal <f2_CH_C_q[15]_GND_17_o_sub_45_OUT> created at line 185.
    Found 16-bit subtractor for signal <f2_CH_B_q[15]_GND_17_o_sub_51_OUT> created at line 192.
    Found 16-bit subtractor for signal <f2_CH_D_q[15]_GND_17_o_sub_57_OUT> created at line 199.
    Found 16-bit subtractor for signal <f3_CH_A_q[15]_GND_17_o_sub_67_OUT> created at line 211.
    Found 16-bit subtractor for signal <f3_CH_C_q[15]_GND_17_o_sub_73_OUT> created at line 218.
    Found 16-bit subtractor for signal <f3_CH_B_q[15]_GND_17_o_sub_79_OUT> created at line 225.
    Found 16-bit subtractor for signal <f3_CH_D_q[15]_GND_17_o_sub_85_OUT> created at line 232.
    Found 16-bit subtractor for signal <f4_CH_A_q[15]_GND_17_o_sub_95_OUT> created at line 244.
    Found 16-bit subtractor for signal <f4_CH_C_q[15]_GND_17_o_sub_101_OUT> created at line 251.
    Found 16-bit subtractor for signal <f4_CH_B_q[15]_GND_17_o_sub_107_OUT> created at line 258.
    Found 16-bit subtractor for signal <f4_CH_D_q[15]_GND_17_o_sub_113_OUT> created at line 265.
    Found 16-bit subtractor for signal <f5_CH_A_q[15]_GND_17_o_sub_123_OUT> created at line 277.
    Found 16-bit subtractor for signal <f5_CH_C_q[15]_GND_17_o_sub_129_OUT> created at line 284.
    Found 16-bit subtractor for signal <f5_CH_B_q[15]_GND_17_o_sub_135_OUT> created at line 291.
    Found 16-bit subtractor for signal <f5_CH_D_q[15]_GND_17_o_sub_141_OUT> created at line 298.
    Found 16-bit subtractor for signal <f6_CH_A_q[15]_GND_17_o_sub_151_OUT> created at line 310.
    Found 16-bit subtractor for signal <f6_CH_C_q[15]_GND_17_o_sub_157_OUT> created at line 317.
    Found 16-bit subtractor for signal <f6_CH_B_q[15]_GND_17_o_sub_163_OUT> created at line 324.
    Found 16-bit subtractor for signal <f6_CH_D_q[15]_GND_17_o_sub_169_OUT> created at line 331.
    Found 16-bit subtractor for signal <PWR_18_o_ROM_DOUT[15]_sub_206_OUT> created at line 351.
    Found 16-bit adder for signal <f1_CH_A_q[15]_GND_17_o_add_12_OUT> created at line 147.
    Found 16-bit adder for signal <f1_CH_C_q[15]_GND_17_o_add_18_OUT> created at line 154.
    Found 16-bit adder for signal <f1_CH_B_q[15]_GND_17_o_add_24_OUT> created at line 161.
    Found 16-bit adder for signal <f1_CH_D_q[15]_GND_17_o_add_30_OUT> created at line 168.
    Found 16-bit adder for signal <f2_CH_A_q[15]_GND_17_o_add_40_OUT> created at line 180.
    Found 16-bit adder for signal <f2_CH_C_q[15]_GND_17_o_add_46_OUT> created at line 187.
    Found 16-bit adder for signal <f2_CH_B_q[15]_GND_17_o_add_52_OUT> created at line 194.
    Found 16-bit adder for signal <f2_CH_D_q[15]_GND_17_o_add_58_OUT> created at line 201.
    Found 16-bit adder for signal <f3_CH_A_q[15]_GND_17_o_add_68_OUT> created at line 213.
    Found 16-bit adder for signal <f3_CH_C_q[15]_GND_17_o_add_74_OUT> created at line 220.
    Found 16-bit adder for signal <f3_CH_B_q[15]_GND_17_o_add_80_OUT> created at line 227.
    Found 16-bit adder for signal <f3_CH_D_q[15]_GND_17_o_add_86_OUT> created at line 234.
    Found 16-bit adder for signal <f4_CH_A_q[15]_GND_17_o_add_96_OUT> created at line 246.
    Found 16-bit adder for signal <f4_CH_C_q[15]_GND_17_o_add_102_OUT> created at line 253.
    Found 16-bit adder for signal <f4_CH_B_q[15]_GND_17_o_add_108_OUT> created at line 260.
    Found 16-bit adder for signal <f4_CH_D_q[15]_GND_17_o_add_114_OUT> created at line 267.
    Found 16-bit adder for signal <f5_CH_A_q[15]_GND_17_o_add_124_OUT> created at line 279.
    Found 16-bit adder for signal <f5_CH_C_q[15]_GND_17_o_add_130_OUT> created at line 286.
    Found 16-bit adder for signal <f5_CH_B_q[15]_GND_17_o_add_136_OUT> created at line 293.
    Found 16-bit adder for signal <f5_CH_D_q[15]_GND_17_o_add_142_OUT> created at line 300.
    Found 16-bit adder for signal <f6_CH_A_q[15]_GND_17_o_add_152_OUT> created at line 312.
    Found 16-bit adder for signal <f6_CH_C_q[15]_GND_17_o_add_158_OUT> created at line 319.
    Found 16-bit adder for signal <f6_CH_B_q[15]_GND_17_o_add_164_OUT> created at line 326.
    Found 16-bit adder for signal <f6_CH_D_q[15]_GND_17_o_add_170_OUT> created at line 333.
    Found 11-bit adder for signal <cnt_d> created at line 429.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[15]_Mux_402_o> created at line 462.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[14]_Mux_403_o> created at line 462.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[13]_Mux_404_o> created at line 462.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[12]_Mux_405_o> created at line 462.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[11]_Mux_406_o> created at line 462.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[10]_Mux_407_o> created at line 462.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[9]_Mux_408_o> created at line 462.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[8]_Mux_409_o> created at line 462.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[7]_Mux_410_o> created at line 462.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[6]_Mux_411_o> created at line 462.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[5]_Mux_412_o> created at line 462.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[4]_Mux_413_o> created at line 462.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[3]_Mux_414_o> created at line 462.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[2]_Mux_415_o> created at line 462.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[1]_Mux_416_o> created at line 462.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[0]_Mux_417_o> created at line 462.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[15]_Mux_424_o> created at line 487.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[14]_Mux_425_o> created at line 487.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[13]_Mux_426_o> created at line 487.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[12]_Mux_427_o> created at line 487.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[11]_Mux_428_o> created at line 487.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[10]_Mux_429_o> created at line 487.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[9]_Mux_430_o> created at line 487.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[8]_Mux_431_o> created at line 487.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[7]_Mux_432_o> created at line 487.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[6]_Mux_433_o> created at line 487.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[5]_Mux_434_o> created at line 487.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[4]_Mux_435_o> created at line 487.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[3]_Mux_436_o> created at line 487.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[2]_Mux_437_o> created at line 487.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[1]_Mux_438_o> created at line 487.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[0]_Mux_439_o> created at line 487.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[15]_Mux_446_o> created at line 512.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[14]_Mux_447_o> created at line 512.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[13]_Mux_448_o> created at line 512.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[12]_Mux_449_o> created at line 512.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[11]_Mux_450_o> created at line 512.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[10]_Mux_451_o> created at line 512.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[9]_Mux_452_o> created at line 512.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[8]_Mux_453_o> created at line 512.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[7]_Mux_454_o> created at line 512.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[6]_Mux_455_o> created at line 512.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[5]_Mux_456_o> created at line 512.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[4]_Mux_457_o> created at line 512.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[3]_Mux_458_o> created at line 512.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[2]_Mux_459_o> created at line 512.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[1]_Mux_460_o> created at line 512.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[0]_Mux_461_o> created at line 512.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[15]_Mux_468_o> created at line 537.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[14]_Mux_469_o> created at line 537.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[13]_Mux_470_o> created at line 537.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[12]_Mux_471_o> created at line 537.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[11]_Mux_472_o> created at line 537.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[10]_Mux_473_o> created at line 537.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[9]_Mux_474_o> created at line 537.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[8]_Mux_475_o> created at line 537.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[7]_Mux_476_o> created at line 537.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[6]_Mux_477_o> created at line 537.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[5]_Mux_478_o> created at line 537.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[4]_Mux_479_o> created at line 537.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[3]_Mux_480_o> created at line 537.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[2]_Mux_481_o> created at line 537.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[1]_Mux_482_o> created at line 537.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[0]_Mux_483_o> created at line 537.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[15]_Mux_490_o> created at line 562.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[14]_Mux_491_o> created at line 562.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[13]_Mux_492_o> created at line 562.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[12]_Mux_493_o> created at line 562.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[11]_Mux_494_o> created at line 562.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[10]_Mux_495_o> created at line 562.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[9]_Mux_496_o> created at line 562.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[8]_Mux_497_o> created at line 562.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[7]_Mux_498_o> created at line 562.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[6]_Mux_499_o> created at line 562.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[5]_Mux_500_o> created at line 562.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[4]_Mux_501_o> created at line 562.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[3]_Mux_502_o> created at line 562.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[2]_Mux_503_o> created at line 562.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[1]_Mux_504_o> created at line 562.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[0]_Mux_505_o> created at line 562.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[15]_Mux_512_o> created at line 587.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[14]_Mux_513_o> created at line 587.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[13]_Mux_514_o> created at line 587.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[12]_Mux_515_o> created at line 587.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[11]_Mux_516_o> created at line 587.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[10]_Mux_517_o> created at line 587.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[9]_Mux_518_o> created at line 587.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[8]_Mux_519_o> created at line 587.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[7]_Mux_520_o> created at line 587.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[6]_Mux_521_o> created at line 587.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[5]_Mux_522_o> created at line 587.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[4]_Mux_523_o> created at line 587.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[3]_Mux_524_o> created at line 587.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[2]_Mux_525_o> created at line 587.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[1]_Mux_526_o> created at line 587.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[0]_Mux_527_o> created at line 587.
    Found 16-bit comparator greater for signal <GND_17_o_f1_CH_A_q[15]_LessThan_10_o> created at line 144
    Found 16-bit comparator greater for signal <GND_17_o_f1_CH_C_q[15]_LessThan_16_o> created at line 151
    Found 16-bit comparator greater for signal <GND_17_o_f1_CH_B_q[15]_LessThan_22_o> created at line 158
    Found 16-bit comparator greater for signal <GND_17_o_f1_CH_D_q[15]_LessThan_28_o> created at line 165
    Found 16-bit comparator greater for signal <GND_17_o_f2_CH_A_q[15]_LessThan_38_o> created at line 177
    Found 16-bit comparator greater for signal <GND_17_o_f2_CH_C_q[15]_LessThan_44_o> created at line 184
    Found 16-bit comparator greater for signal <GND_17_o_f2_CH_B_q[15]_LessThan_50_o> created at line 191
    Found 16-bit comparator greater for signal <GND_17_o_f2_CH_D_q[15]_LessThan_56_o> created at line 198
    Found 16-bit comparator greater for signal <GND_17_o_f3_CH_A_q[15]_LessThan_66_o> created at line 210
    Found 16-bit comparator greater for signal <GND_17_o_f3_CH_C_q[15]_LessThan_72_o> created at line 217
    Found 16-bit comparator greater for signal <GND_17_o_f3_CH_B_q[15]_LessThan_78_o> created at line 224
    Found 16-bit comparator greater for signal <GND_17_o_f3_CH_D_q[15]_LessThan_84_o> created at line 231
    Found 16-bit comparator greater for signal <GND_17_o_f4_CH_A_q[15]_LessThan_94_o> created at line 243
    Found 16-bit comparator greater for signal <GND_17_o_f4_CH_C_q[15]_LessThan_100_o> created at line 250
    Found 16-bit comparator greater for signal <GND_17_o_f4_CH_B_q[15]_LessThan_106_o> created at line 257
    Found 16-bit comparator greater for signal <GND_17_o_f4_CH_D_q[15]_LessThan_112_o> created at line 264
    Found 16-bit comparator greater for signal <GND_17_o_f5_CH_A_q[15]_LessThan_122_o> created at line 276
    Found 16-bit comparator greater for signal <GND_17_o_f5_CH_C_q[15]_LessThan_128_o> created at line 283
    Found 16-bit comparator greater for signal <GND_17_o_f5_CH_B_q[15]_LessThan_134_o> created at line 290
    Found 16-bit comparator greater for signal <GND_17_o_f5_CH_D_q[15]_LessThan_140_o> created at line 297
    Found 16-bit comparator greater for signal <GND_17_o_f6_CH_A_q[15]_LessThan_150_o> created at line 309
    Found 16-bit comparator greater for signal <GND_17_o_f6_CH_C_q[15]_LessThan_156_o> created at line 316
    Found 16-bit comparator greater for signal <GND_17_o_f6_CH_B_q[15]_LessThan_162_o> created at line 323
    Found 16-bit comparator greater for signal <GND_17_o_f6_CH_D_q[15]_LessThan_168_o> created at line 330
    Summary:
	inferred  25 Adder/Subtractor(s).
	inferred 554 D-type flip-flop(s).
	inferred  24 Comparator(s).
	inferred 161 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mems_rom_3> synthesized.

Synthesizing Unit <my_clk_4>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/my_clk_4.v".
        CLK_DIV = 5
    Found 3-bit register for signal <cnt_q>.
    Found 3-bit adder for signal <cnt_d> created at line 22.
    Found 3-bit comparator greater for signal <my_clk> created at line 23
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <my_clk_4> synthesized.

Synthesizing Unit <my_clk_5>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/my_clk_5.v".
        CLK_DIV = 4000
    Found 12-bit register for signal <cnt_q>.
    Found 12-bit adder for signal <cnt_d> created at line 22.
    Found 12-bit comparator greater for signal <my_clk> created at line 23
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <my_clk_5> synthesized.

Synthesizing Unit <tdc_control_6>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/tdc_control_6.v".
        SHOOTING_PARAM = 5079
WARNING:Xst:647 - Input <TDC_INTB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pause> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <start_signal_q>.
    Found 32-bit register for signal <data_TO_FIFO_q>.
    Found 1-bit register for signal <wr_en_q>.
    Found 16-bit register for signal <time1_q>.
    Found 16-bit register for signal <calib1_q>.
    Found 16-bit register for signal <calib2_q>.
    Found 6-bit register for signal <addr_q>.
    Found 16-bit register for signal <CS_countr_q>.
    Found 4-bit register for signal <Byte_countr_q>.
    Found 1-bit register for signal <CS_END_q>.
    Found 1-bit register for signal <start_q>.
    Found 4-bit register for signal <state_q>.
    Found finite state machine <FSM_5> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <calib2_q[15]_calib1_q[15]_sub_108_OUT> created at line 315.
    Found 16-bit adder for signal <CS_countr_q[15]_GND_21_o_add_45_OUT> created at line 208.
    Found 4-bit adder for signal <Byte_countr_q[3]_GND_21_o_add_86_OUT> created at line 286.
    Found 6-bit adder for signal <addr_q[5]_GND_21_o_add_93_OUT> created at line 301.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 110 D-type flip-flop(s).
	inferred  55 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tdc_control_6> synthesized.

Synthesizing Unit <tdc_rom_13>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/tdc_rom_13.v".
WARNING:Xst:647 - Input <addr<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_q>.
    Found 32x8-bit Read Only RAM for signal <data_d>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <tdc_rom_13> synthesized.

Synthesizing Unit <tdc_spi_master_7>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/tdc_spi_master_7.v".
        CLK_DIV = 5
    Found 8-bit register for signal <data_q>.
    Found 3-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 3-bit register for signal <state_q>.
    Found 8-bit register for signal <data_out_q>.
    Found 1-bit register for signal <CS_q>.
    Found 5-bit register for signal <ctr_q>.
    Found finite state machine <FSM_6> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <ctr_q[4]_GND_23_o_add_14_OUT> created at line 86.
    Found 3-bit adder for signal <sck_q[2]_GND_23_o_add_10_OUT> created at line 112.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tdc_spi_master_7> synthesized.

Synthesizing Unit <mems_control_8>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/mems_control_8.v".
    Found 1-bit register for signal <new_line_q>.
    Found 1-bit register for signal <new_frame_q>.
    Found 1-bit register for signal <mems_SPI_start_q>.
    Found 17-bit register for signal <addr_q>.
    Found 2-bit register for signal <state_q>.
    Found finite state machine <FSM_7> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit adder for signal <addr_q[16]_GND_24_o_add_19_OUT> created at line 115.
    Found 1-bit 4-to-1 multiplexer for signal <mems_SPI_start_d> created at line 60.
    Found 17-bit 4-to-1 multiplexer for signal <addr_d> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mems_control_8> synthesized.

Synthesizing Unit <mems_spi_9>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/mems_spi_9.v".
        CLK_DIV = 80
    Found 24-bit register for signal <data_q>.
    Found 7-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 3-bit register for signal <state_q>.
    Found 1-bit register for signal <CS_q>.
    Found 5-bit register for signal <ctr_q>.
    Found finite state machine <FSM_8> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <ctr_q[4]_GND_25_o_add_12_OUT> created at line 85.
    Found 7-bit adder for signal <sck_q[6]_GND_25_o_add_8_OUT> created at line 107.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mems_spi_9> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 32x8-bit single-port Read Only RAM                    : 6
 64x48-bit dual-port RAM                               : 1
# Adders/Subtractors                                   : 90
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 16-bit adder                                          : 6
 16-bit addsub                                         : 24
 16-bit subtractor                                     : 6
 17-bit adder                                          : 6
 20-bit adder                                          : 1
 3-bit adder                                           : 9
 4-bit adder                                           : 7
 40-bit adder                                          : 1
 5-bit adder                                           : 12
 6-bit adder                                           : 8
 7-bit adder                                           : 7
 7-bit addsub                                          : 1
# Registers                                            : 220
 1-bit register                                        : 76
 11-bit register                                       : 1
 12-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 48
 17-bit register                                       : 6
 2-bit register                                        : 1
 20-bit register                                       : 1
 24-bit register                                       : 12
 3-bit register                                        : 9
 32-bit register                                       : 6
 4-bit register                                        : 7
 40-bit register                                       : 1
 48-bit register                                       : 3
 5-bit register                                        : 12
 6-bit register                                        : 8
 7-bit register                                        : 8
 8-bit register                                        : 19
# Latches                                              : 6
 1-bit latch                                           : 6
# Comparators                                          : 26
 12-bit comparator greater                             : 1
 16-bit comparator greater                             : 24
 3-bit comparator greater                              : 1
# Multiplexers                                         : 900
 1-bit 2-to-1 multiplexer                              : 318
 1-bit 4-to-1 multiplexer                              : 102
 1-bit 48-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 126
 17-bit 2-to-1 multiplexer                             : 24
 17-bit 4-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 9
 2-bit 4-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 2
 20-bit 4-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 18
 3-bit 2-to-1 multiplexer                              : 50
 4-bit 2-to-1 multiplexer                              : 76
 40-bit 2-to-1 multiplexer                             : 4
 40-bit 4-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 17
 5-bit 2-to-1 multiplexer                              : 12
 6-bit 2-to-1 multiplexer                              : 60
 7-bit 2-to-1 multiplexer                              : 61
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 27

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../FEB_25.srcs/sources_1/imports/coreGen/ROM_39x120_min2.ngc>.
Loading core <ROM_39x120_min2> for timing and area information for instance <ROM_39x120_min2>.

Synthesizing (advanced) Unit <fifo_12>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
The following registers are absorbed into counter <fifo_counter>: 1 register on signal <fifo_counter>.
INFO:Xst:3217 - HDL ADVISOR - Register <buf_out> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_buf_mem> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 48-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <_n0073>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 48-bit                    |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_buf_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <fifo_12> synthesized (advanced).

Synthesizing (advanced) Unit <mems_rom_3>.
The following registers are absorbed into counter <cnt_q>: 1 register on signal <cnt_q>.
Unit <mems_rom_3> synthesized (advanced).

Synthesizing (advanced) Unit <mems_spi_9>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <mems_spi_9> synthesized (advanced).

Synthesizing (advanced) Unit <my_clk_4>.
The following registers are absorbed into counter <cnt_q>: 1 register on signal <cnt_q>.
Unit <my_clk_4> synthesized (advanced).

Synthesizing (advanced) Unit <my_clk_5>.
The following registers are absorbed into counter <cnt_q>: 1 register on signal <cnt_q>.
Unit <my_clk_5> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx_10>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx_10> synthesized (advanced).

Synthesizing (advanced) Unit <serial_tx2_11>.
The following registers are absorbed into counter <Byte_countr_q>: 1 register on signal <Byte_countr_q>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_tx2_11> synthesized (advanced).

Synthesizing (advanced) Unit <tdc_rom_13>.
INFO:Xst:3231 - The small RAM <Mram_data_d> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data_d>        |          |
    -----------------------------------------------------------------------
Unit <tdc_rom_13> synthesized (advanced).

Synthesizing (advanced) Unit <tdc_spi_master_7>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <tdc_spi_master_7> synthesized (advanced).
WARNING:Xst:2677 - Node <addrs_q_14> of sequential type is unconnected in block <mems_rom_3>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 32x8-bit single-port distributed Read Only RAM        : 6
 64x48-bit dual-port distributed RAM                   : 1
# Adders/Subtractors                                   : 69
 16-bit adder                                          : 6
 16-bit addsub                                         : 24
 16-bit subtractor                                     : 6
 17-bit adder                                          : 6
 20-bit adder                                          : 1
 3-bit adder                                           : 6
 4-bit adder                                           : 7
 40-bit adder                                          : 1
 6-bit adder                                           : 6
 7-bit adder                                           : 6
# Counters                                             : 21
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
 3-bit up counter                                      : 3
 5-bit up counter                                      : 12
 6-bit up counter                                      : 2
 7-bit up counter                                      : 1
 7-bit updown counter                                  : 1
# Registers                                            : 1922
 Flip-Flops                                            : 1922
# Comparators                                          : 26
 12-bit comparator greater                             : 1
 16-bit comparator greater                             : 24
 3-bit comparator greater                              : 1
# Multiplexers                                         : 927
 1-bit 2-to-1 multiplexer                              : 366
 1-bit 4-to-1 multiplexer                              : 102
 1-bit 48-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 126
 17-bit 2-to-1 multiplexer                             : 24
 17-bit 4-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 9
 2-bit 4-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 2
 20-bit 4-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 18
 3-bit 2-to-1 multiplexer                              : 48
 4-bit 2-to-1 multiplexer                              : 76
 40-bit 2-to-1 multiplexer                             : 4
 40-bit 4-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 17
 6-bit 2-to-1 multiplexer                              : 60
 7-bit 2-to-1 multiplexer                              : 60
# FSMs                                                 : 27

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <pause_q> has a constant value of 0 in block <main_control_1>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <mojo_top_0>, Counter <FCLK/cnt_q> <tdc_ref_clk/cnt_q> are equivalent, XST will keep only <FCLK/cnt_q>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <f1_tdc_control/FSM_5> on signal <state_q[1:4]> with user encoding.
Optimizing FSM <f2_tdc_control/FSM_5> on signal <state_q[1:4]> with user encoding.
Optimizing FSM <f3_tdc_control/FSM_5> on signal <state_q[1:4]> with user encoding.
Optimizing FSM <f4_tdc_control/FSM_5> on signal <state_q[1:4]> with user encoding.
Optimizing FSM <f5_tdc_control/FSM_5> on signal <state_q[1:4]> with user encoding.
Optimizing FSM <f6_tdc_control/FSM_5> on signal <state_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0101  | 0101
 0011  | 0011
 0100  | 0100
 0110  | 0110
 0010  | 0010
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1101  | 1101
 1011  | 1011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <f1_tdc_spi_master/FSM_6> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f2_tdc_spi_master/FSM_6> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f3_tdc_spi_master/FSM_6> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f4_tdc_spi_master/FSM_6> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f5_tdc_spi_master/FSM_6> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f6_tdc_spi_master/FSM_6> on signal <state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <main_control/serial_rx2/FSM_2> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fifo_manager/serial_tx_TDC/FSM_3> on signal <state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mems_rom/FSM_4> on signal <state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <f1_mems_control/FSM_7> on signal <state_q[1:2]> with user encoding.
Optimizing FSM <f2_mems_control/FSM_7> on signal <state_q[1:2]> with user encoding.
Optimizing FSM <f3_mems_control/FSM_7> on signal <state_q[1:2]> with user encoding.
Optimizing FSM <f4_mems_control/FSM_7> on signal <state_q[1:2]> with user encoding.
Optimizing FSM <f5_mems_control/FSM_7> on signal <state_q[1:2]> with user encoding.
Optimizing FSM <f6_mems_control/FSM_7> on signal <state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <f1_mems_spi_master/FSM_8> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f2_mems_spi_master/FSM_8> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f3_mems_spi_master/FSM_8> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f4_mems_spi_master/FSM_8> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f5_mems_spi_master/FSM_8> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f6_mems_spi_master/FSM_8> on signal <state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
WARNING:Xst:1710 - FF/Latch <data_TO_FIFO_q_3> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_4> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_5> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_6> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_7> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_8> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_9> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_10> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_11> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_12> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_13> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_14> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_15> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <f6_data_q_23> (without init value) has a constant value of 0 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f6_data_q_22> (without init value) has a constant value of 0 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f6_data_q_19> (without init value) has a constant value of 1 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f6_data_q_18> (without init value) has a constant value of 0 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f5_data_q_23> (without init value) has a constant value of 0 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f5_data_q_22> (without init value) has a constant value of 0 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f5_data_q_19> (without init value) has a constant value of 1 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f5_data_q_18> (without init value) has a constant value of 0 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f4_data_q_23> (without init value) has a constant value of 0 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f4_data_q_22> (without init value) has a constant value of 0 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f4_data_q_19> (without init value) has a constant value of 1 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f4_data_q_18> (without init value) has a constant value of 0 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f3_data_q_23> (without init value) has a constant value of 0 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f3_data_q_22> (without init value) has a constant value of 0 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f3_data_q_19> (without init value) has a constant value of 1 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f3_data_q_18> (without init value) has a constant value of 0 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f2_data_q_23> (without init value) has a constant value of 0 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f2_data_q_22> (without init value) has a constant value of 0 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f2_data_q_19> (without init value) has a constant value of 1 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f2_data_q_18> (without init value) has a constant value of 0 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f1_data_q_23> (without init value) has a constant value of 0 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f1_data_q_22> (without init value) has a constant value of 0 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f1_data_q_19> (without init value) has a constant value of 1 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f1_data_q_18> (without init value) has a constant value of 0 in block <mems_rom_3>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mojo_top_0> ...

Optimizing unit <tdc_control_6> ...

Optimizing unit <tdc_rom_13> ...

Optimizing unit <tdc_spi_master_7> ...

Optimizing unit <main_control_1> ...

Optimizing unit <serial_rx_10> ...

Optimizing unit <fifo_manager_2> ...

Optimizing unit <serial_tx2_11> ...

Optimizing unit <fifo_12> ...

Optimizing unit <mems_rom_3> ...

Optimizing unit <mems_control_8> ...

Optimizing unit <mems_spi_9> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 83.
FlipFlop f1_tdc_control/state_q_FSM_FFd3 has been replicated 1 time(s)
FlipFlop f1_tdc_control/state_q_FSM_FFd4 has been replicated 1 time(s)
FlipFlop f2_tdc_control/state_q_FSM_FFd3 has been replicated 1 time(s)
FlipFlop f2_tdc_control/state_q_FSM_FFd4 has been replicated 1 time(s)
FlipFlop f3_tdc_control/state_q_FSM_FFd3 has been replicated 1 time(s)
FlipFlop f3_tdc_control/state_q_FSM_FFd4 has been replicated 1 time(s)
FlipFlop f4_tdc_control/state_q_FSM_FFd3 has been replicated 1 time(s)
FlipFlop f4_tdc_control/state_q_FSM_FFd4 has been replicated 1 time(s)
FlipFlop f5_tdc_control/state_q_FSM_FFd3 has been replicated 1 time(s)
FlipFlop f5_tdc_control/state_q_FSM_FFd4 has been replicated 1 time(s)
FlipFlop f5_tdc_control/wr_en_q has been replicated 1 time(s)
FlipFlop f6_tdc_control/state_q_FSM_FFd3 has been replicated 1 time(s)
FlipFlop f6_tdc_control/state_q_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2091
 Flip-Flops                                            : 2091

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5479
#      GND                         : 18
#      INV                         : 22
#      LUT1                        : 265
#      LUT2                        : 600
#      LUT3                        : 804
#      LUT4                        : 546
#      LUT5                        : 433
#      LUT6                        : 1169
#      MUXCY                       : 724
#      MUXF7                       : 120
#      VCC                         : 17
#      XORCY                       : 761
# FlipFlops/Latches                : 2100
#      FD                          : 415
#      FDCE                        : 67
#      FDE                         : 1132
#      FDR                         : 101
#      FDRE                        : 378
#      FDS                         : 1
#      LD                          : 6
# RAMS                             : 58
#      RAM64X1D                    : 48
#      RAMB16BWER                  : 10
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 70
#      IBUF                        : 8
#      IBUFG                       : 1
#      OBUF                        : 61
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2100  out of  11440    18%  
 Number of Slice LUTs:                 3935  out of   5720    68%  
    Number used as Logic:              3839  out of   5720    67%  
    Number used as Memory:               96  out of   1440     6%  
       Number used as RAM:               96

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4240
   Number with an unused Flip Flop:    2140  out of   4240    50%  
   Number with an unused LUT:           305  out of   4240     7%  
   Number of fully used LUT-FF pairs:  1795  out of   4240    42%  
   Number of unique control sets:       182

IO Utilization: 
 Number of IOs:                          76
 Number of bonded IOBs:                  69  out of    102    67%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               10  out of     32    31%  
    Number using Block RAM only:         10
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)                                                                                                                             | Load  |
-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                                                                  | DCM_SP:CLKFX                                                                                                                                      | 2152  |
mems_rom/ROM_39x120_min2/N1                                                          | NONE(mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 10    |
main_control/state_q[1]_PWR_4_o_Mux_33_o(main_control/state_q[1]_PWR_4_o_Mux_33_o4:O)| NONE(*)(main_control/f5_soft_reset)                                                                                                               | 6     |
-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.249ns (Maximum Frequency: 108.117MHz)
   Minimum input arrival time before clock: 6.366ns
   Maximum output required time after clock: 6.187ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.249ns (frequency: 108.117MHz)
  Total number of paths / destination ports: 143830 / 4450
-------------------------------------------------------------------------
Delay:               7.226ns (Levels of Logic = 6)
  Source:            f5_tdc_control/CS_countr_q_13 (FF)
  Destination:       f5_tdc_control/CS_countr_q_0 (FF)
  Source Clock:      clk rising 1.3X
  Destination Clock: clk rising 1.3X

  Data Path: f5_tdc_control/CS_countr_q_13 to f5_tdc_control/CS_countr_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   0.834  CS_countr_q_13 (CS_countr_q_13)
     LUT2:I0->O            1   0.250   0.682  GND_21_o_GND_21_o_equal_18_o<15>1_SW0 (N25)
     LUT6:I5->O            4   0.254   0.804  GND_21_o_GND_21_o_equal_18_o<15>1 (GND_21_o_GND_21_o_equal_18_o<15>1)
     LUT6:I5->O            3   0.254   0.766  CS_countr_q[15]_GND_21_o_equal_39_o<15>11 (CS_countr_q[15]_GND_21_o_equal_39_o<15>1)
     LUT5:I4->O           18   0.254   1.343  CS_countr_q[15]_GND_21_o_equal_43_o<15>1 (CS_countr_q[15]_GND_21_o_equal_43_o)
     LUT6:I4->O            1   0.250   0.682  Mmux_CS_countr_d21 (Mmux_CS_countr_d2)
     LUT6:I5->O            1   0.254   0.000  Mmux_CS_countr_d22 (CS_countr_d<0>)
     FDE:D                     0.074          CS_countr_q_0
    ----------------------------------------
    Total                      7.226ns (2.115ns logic, 5.111ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 631 / 629
-------------------------------------------------------------------------
Offset:              6.366ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       f5_mems_control/state_q_FSM_FFd1 (FF)
  Destination Clock: clk rising 1.3X

  Data Path: rst_n to f5_mems_control/state_q_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            55   1.328   1.859  rst_n_IBUF (rst_inv)
     INV:I->O            537   0.255   2.465  rst1_INV_0 (rst)
     begin scope: 'f5_mems_control:rst'
     FDR:R                     0.459          state_q_FSM_FFd2
    ----------------------------------------
    Total                      6.366ns (2.042ns logic, 4.324ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 85 / 61
-------------------------------------------------------------------------
Offset:              6.187ns (Levels of Logic = 3)
  Source:            f1_mems_spi_master/state_q_FSM_FFd2 (FF)
  Destination:       f1_MEMS_SPI_CLOCK (PAD)
  Source Clock:      clk rising 1.3X

  Data Path: f1_mems_spi_master/state_q_FSM_FFd2 to f1_MEMS_SPI_CLOCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             47   0.525   1.771  state_q_FSM_FFd2 (state_q_FSM_FFd2)
     LUT3:I2->O            2   0.254   0.725  _n0139_inv111 (sck)
     end scope: 'f1_mems_spi_master:sck'
     OBUF:I->O                 2.912          f1_MEMS_SPI_CLOCK_OBUF (f1_MEMS_SPI_CLOCK)
    ----------------------------------------
    Total                      6.187ns (3.691ns logic, 2.496ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
clk                                     |    7.226|         |         |         |
main_control/state_q[1]_PWR_4_o_Mux_33_o|         |    3.171|         |         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock main_control/state_q[1]_PWR_4_o_Mux_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    8.173|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.87 secs
 
--> 


Total memory usage is 428828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :    9 (   0 filtered)

