// Seed: 4263579579
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd93,
    parameter id_8 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    id_4[id_8 : id_5],
    _id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  inout tri id_10;
  inout wire id_9;
  input wire _id_8;
  inout wire id_7;
  inout reg id_6;
  output wire _id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_13;
  wire id_14;
  parameter id_15 = 1;
  assign id_2  = id_10;
  assign id_10 = -1 - 'b0;
  always id_6 = id_11;
  integer id_16;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_13,
      id_9,
      id_3,
      id_9
  );
  logic id_17;
  assign id_10 = 1 ? 1 : id_7.id_2;
  wire id_18, id_19, id_20, id_21, id_22;
  wire id_23;
  wire id_24;
  ;
  always $signed(31);
  ;
  tri   id_25 = -1'b0 | id_15;
  logic id_26;
  ;
endmodule
