// Seed: 2252429152
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  reg  id_7;
  wire id_8;
  wire id_9;
  id_10 :
  assert property (@(negedge id_7) id_10++ ^ id_7)
  else begin
    id_7 <= id_2 - id_6;
  end
  module_0(
      id_2, id_6, id_5
  );
endmodule
