#ifndef INTC_H_INCLUDE
#define INTC_H_INCLUDE

//INTERRUPT_CONTROLLER register address
#define INTCTRLER_BASE_START 0x48200000
#define INTCTRLER_BASE_END 0x48200FFF
#define INTCTRLER_SIZE INTCTRLER_BASE_END - INTCTRLER_BASE_START

//offset address
#define INTCTRL_REVISION 0x000
#define INTCTRL_SYSCONFIG 0x010
#define INTCTRL_SYSSTATUS 0x014
#define INTCTRL_SIR_IRQ 0x040
#define INTCTRL_SIR_FIQ 0x044
#define INTCTRL_CONTROL 0x048
#define INTCTRL_IDLE 0x050
#define INTCTRL_IRQ_PRIORITY 0x060
#define INTCTRL_FIQ_PRIORITY 0x064
#define INTCTRL_THRESHOLD 0x068
#define INTCTRL_ITR0 0x080
#define INTCTRL_MIR0 0x084
#define INTCTRL_MIR_CLEAR0 0x088
#define INTCTRL_MIR_SET0 0x08C
#define INTCTRL_ISR_SET0 0x090
#define INTCTRL_ISR_CLEAR0 0x094
#define INTCTRL_PENDING_IRQ0 0x098
#define INTCTRL_PENDING_FIQ0 0x09C
#define INTCTRL_ITR1 0x0A0
#define INTCTRL_MIR1 0x0A4
#define INTCTRL_MIR_CLEAR1 0x0A8
#define INTCTRL_MIR_SET1 0x0AC
#define INTCTRL_ISR_SET1 0x0B0
#define INTCTRL_ISR_CLEAR1 0x0B4
#define INTCTRL_PENDING_IRQ1 0x0B8
#define INTCTRL_PENDING_FIQ1 0x0BC
#define INTCTRL_ITR2 0x0C0
#define INTCTRL_MIR2 0x0C4
#define INTCTRL_MIR_CLEAR2 0x0C8
#define INTCTRL_MIR_SET2 0x0CC
#define INTCTRL_ISR_SET2 0x0D0
#define INTCTRL_ISR_CLEAR2 0x0D4
#define INTCTRL_PENDING_IRQ2 0x0D8
#define INTCTRL_PENDING_FIQ2 0x0DC
#define INTCTRL_ITR3 0x0E0
#define INTCTRL_MIR3 0x0E4
#define INTCTRL_MIRCLEAR3 0x0E8
#define INTCTRL_MIR_SET3 0x0EC
#define INTCTRL_ISR_SET3 0x0F0
#define INTCTRL_ISR_CLEAR3 0x0F4
#define INTCTRL_PENDING_IRQ3 0x0F8
#define INTCTRL_PENDING_FIQ3 0x0FC
//INTC_ILR0 OFFSET = ILR_BASE, ILR0~127, SIZE : 4BYTE
//ex. IRL7 = IRL_BASE + (4*7) = 0x11C
#define INTCTRL_ILR_BASE 0x100

	
#endif
