{"vcs1":{"timestamp_begin":1703701938.266696795, "rt":0.79, "ut":0.30, "st":0.18}}
{"vcselab":{"timestamp_begin":1703701939.141028058, "rt":0.69, "ut":0.29, "st":0.11}}
{"link":{"timestamp_begin":1703701939.896012113, "rt":0.26, "ut":0.17, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1703701937.822351473}
{"VCS_COMP_START_TIME": 1703701937.822351473}
{"VCS_COMP_END_TIME": 1703701941.929771156}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./src"}
{"vcs1": {"peak_mem": 338280}}
{"vcselab": {"peak_mem": 210720}}
