# ğŸš— Digital Parking System with FPGA Implementation ğŸ–¥ï¸

## ğŸ“‹ Project Overview  
This project implements a digital parking management system using Verilog HDL, designed and tested on FPGA hardware. The system demonstrates practical applications of digital design principles and hardware description languages in real-world scenarios.

## âœ¨ Features  
- ğŸ•’ Real-time parking slot management  
- ğŸš™ Automated car entry/exit detection  
- ğŸ–¼ï¸ Visual display interface using seven-segment displays  
- ğŸ’¾ Memory-based slot tracking system  
- â±ï¸ Precise timing control and synchronization  
- âœ… Complete testbench coverage for verification  

## ğŸ—‚ï¸ Project Structure  
The project consists of the following main modules:

### ğŸ§© Core System Modules  
- ğŸ  `parking_system_top.v` - Main system controller and top-level module  
- ğŸš¦ `car_enter_exit.v` - Handles car entry and exit detection logic  
- ğŸ“š `memory.v` - Manages parking slot memory and tracking  
- 7ï¸âƒ£ `seven_seg.v` - Controls the seven-segment display interface  
- â° `clk_div.v` - Clock division module for timing control  
- â³ `timer.v` - Timing control module  
- ğŸš© `flags.v` - System status and flag management  

### ğŸ§ª Testbenches  
- ğŸ§ª `parking_system_top_tb.v` - Top-level system testbench  
- ğŸ§ª `car_enter_exit_tb.v` - Entry/exit detection testbench  
- ğŸ§ª `memory_tb.v` - Memory management testbench  
- ğŸ§ª `seven_segment_display_tb.v` - Display interface testbench  
- ğŸ§ª `clock_divider_tb.v` - Clock division testbench  
- ğŸ§ª `timer_tb.v` - Timing control testbench  

## ğŸ“¦ Module Descriptions

### ğŸ  Parking System Top Module  
The top-level module that integrates all system components and manages the overall parking system functionality.

### ğŸš¦ Car Enter/Exit Module  
- ğŸš™ Handles detection of cars entering and exiting the parking system  
- ğŸ›ï¸ Manages entry/exit signals and timing  
- ğŸ¤ Coordinates with memory module for slot allocation  

### ğŸ’¾ Memory Module  
- ğŸ“š Manages parking slot memory  
- ğŸ…¿ï¸ Tracks available and occupied slots  
- ğŸ”„ Handles slot allocation and deallocation  

### 7ï¸âƒ£ Seven Segment Display Module  
- ğŸ–¼ï¸ Controls the visual display interface  
- ğŸš¦ Shows current parking status  
- â„¹ï¸ Displays relevant information to users  

### â° Clock Divider Module  
- â²ï¸ Provides necessary clock signals for system operation  
- ğŸ”„ Manages timing synchronization  

### â³ Timer Module  
- ğŸ•’ Handles timing-related operations  
- â±ï¸ Manages system timing requirements  

### ğŸš© Flags Module  
- ğŸ Manages system status flags  
- âš ï¸ Handles error conditions and system states  

## ğŸ› ï¸ Implementation Details

### ğŸ–¥ï¸ FPGA Implementation  
The system has been successfully synthesized and implemented on FPGA hardware, demonstrating real-world functionality with:  
- ğŸ•’ Real-time parking management  
- ğŸ–¼ï¸ Visual feedback through seven-segment displays  
- ğŸš™ Automated entry/exit detection  
- ğŸ’¾ Memory-based slot tracking  

### ğŸ§ª Verification  
Each module includes comprehensive testbenches for:  
- ğŸ” Functional verification  
- â³ Timing analysis  
- ğŸ—ï¸ System-level testing  
- âš ï¸ Edge case handling  

## ğŸš€ Getting Started

### ğŸ“¦ Prerequisites  
- ğŸ–¥ï¸ Verilog simulator (e.g., ModelSim, Icarus Verilog)  
- ğŸ”§ FPGA development tools  
- ğŸ§  Basic understanding of digital design concepts  

### ğŸ“¥ Installation  
1. ğŸŒ€ Clone the repository  
   ```bash
   git clone https://github.com/ArsanyEhab/Verilog-Digital-Parking-System-with-FPGA-Implementation.git
