<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543227851586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543227851594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 05:24:11 2018 " "Processing started: Mon Nov 26 05:24:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543227851594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227851594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227851594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543227852969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543227852969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_3_start.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_3_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_3_start " "Found entity 1: draw_stage_3_start" {  } { { "draw_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_3_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_3_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_3_clear " "Found entity 1: draw_stage_3_clear" {  } { { "draw_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_2_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_2_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_2_clear " "Found entity 1: draw_stage_2_clear" {  } { { "draw_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_80x40.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_80x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_80x40 " "Found entity 1: memory_address_translator_80x40" {  } { { "memory_address_translator_80x40.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_80x40.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_game_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file data_game_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_game_flow " "Found entity 1: data_game_flow" {  } { { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wait_start WAIT_START control_game_flow.v(34) " "Verilog HDL Declaration information at control_game_flow.v(34): object \"wait_start\" differs only in case from object \"WAIT_START\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_begin STAGE_1_BEGIN control_game_flow.v(37) " "Verilog HDL Declaration information at control_game_flow.v(37): object \"stage_1_begin\" differs only in case from object \"STAGE_1_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_draw_tower STAGE_1_DRAW_TOWER control_game_flow.v(38) " "Verilog HDL Declaration information at control_game_flow.v(38): object \"stage_1_draw_tower\" differs only in case from object \"STAGE_1_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_in_progress STAGE_1_IN_PROGRESS control_game_flow.v(39) " "Verilog HDL Declaration information at control_game_flow.v(39): object \"stage_1_in_progress\" differs only in case from object \"STAGE_1_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_done STAGE_1_DONE control_game_flow.v(40) " "Verilog HDL Declaration information at control_game_flow.v(40): object \"stage_1_done\" differs only in case from object \"STAGE_1_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_begin STAGE_2_BEGIN control_game_flow.v(43) " "Verilog HDL Declaration information at control_game_flow.v(43): object \"stage_2_begin\" differs only in case from object \"STAGE_2_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_draw_tower STAGE_2_DRAW_TOWER control_game_flow.v(44) " "Verilog HDL Declaration information at control_game_flow.v(44): object \"stage_2_draw_tower\" differs only in case from object \"STAGE_2_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_in_progress STAGE_2_IN_PROGRESS control_game_flow.v(45) " "Verilog HDL Declaration information at control_game_flow.v(45): object \"stage_2_in_progress\" differs only in case from object \"STAGE_2_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_done STAGE_2_DONE control_game_flow.v(46) " "Verilog HDL Declaration information at control_game_flow.v(46): object \"stage_2_done\" differs only in case from object \"STAGE_2_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_begin STAGE_3_BEGIN control_game_flow.v(49) " "Verilog HDL Declaration information at control_game_flow.v(49): object \"stage_3_begin\" differs only in case from object \"STAGE_3_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_draw_tower STAGE_3_DRAW_TOWER control_game_flow.v(50) " "Verilog HDL Declaration information at control_game_flow.v(50): object \"stage_3_draw_tower\" differs only in case from object \"STAGE_3_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_in_progress STAGE_3_IN_PROGRESS control_game_flow.v(51) " "Verilog HDL Declaration information at control_game_flow.v(51): object \"stage_3_in_progress\" differs only in case from object \"STAGE_3_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_done STAGE_3_DONE control_game_flow.v(52) " "Verilog HDL Declaration information at control_game_flow.v(52): object \"stage_3_done\" differs only in case from object \"STAGE_3_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "win WIN control_game_flow.v(54) " "Verilog HDL Declaration information at control_game_flow.v(54): object \"win\" differs only in case from object \"WIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_game_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file control_game_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_game_flow " "Found entity 1: control_game_flow" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_car.v(5) " "Verilog HDL Declaration information at draw_car.v(5): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_car.v(6) " "Verilog HDL Declaration information at draw_car.v(6): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/draw_car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/draw_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_car " "Found entity 1: draw_car" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/data_car.v 2 2 " "Found 2 design units, including 2 entities, in source file car/data_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_car " "Found entity 1: datapath_car" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877511 ""} { "Info" "ISGN_ENTITY_NAME" "2 DelayCounter " "Found entity 2: DelayCounter" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wait_start WAIT_START control_car.v(12) " "Verilog HDL Declaration information at control_car.v(12): object \"wait_start\" differs only in case from object \"WAIT_START\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delay DELAY control_car.v(13) " "Verilog HDL Declaration information at control_car.v(13): object \"delay\" differs only in case from object \"DELAY\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_car DRAW_CAR control_car.v(14) " "Verilog HDL Declaration information at control_car.v(14): object \"draw_car\" differs only in case from object \"DRAW_CAR\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_car ERASE_CAR control_car.v(16) " "Verilog HDL Declaration information at control_car.v(16): object \"erase_car\" differs only in case from object \"ERASE_CAR\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "increment INCREMENT control_car.v(17) " "Verilog HDL Declaration information at control_car.v(17): object \"increment\" differs only in case from object \"INCREMENT\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/control_car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/control_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_car " "Found entity 1: control_car" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/car.v" { { "Info" "ISGN_ENTITY_NAME" "1 car " "Found entity 1: car" {  } { { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_tower.v(5) " "Verilog HDL Declaration information at draw_tower.v(5): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_tower.v(6) " "Verilog HDL Declaration information at draw_tower.v(6): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_tower.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_tower " "Found entity 1: draw_tower" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_files/vga_pll.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_files/vga_controller.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_files/vga_address_translator.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_files/vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_towerplacer.v 1 1 " "Found 1 design units, including 1 entities, in source file data_towerplacer.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "top_left TOP_LEFT control_towerplacer.v(19) " "Verilog HDL Declaration information at control_towerplacer.v(19): object \"top_left\" differs only in case from object \"TOP_LEFT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_square DRAW_SQUARE control_towerplacer.v(17) " "Verilog HDL Declaration information at control_towerplacer.v(17): object \"draw_square\" differs only in case from object \"DRAW_SQUARE\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down MOVE_DOWN control_towerplacer.v(13) " "Verilog HDL Declaration information at control_towerplacer.v(13): object \"move_down\" differs only in case from object \"MOVE_DOWN\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down_wait MOVE_DOWN_WAIT control_towerplacer.v(15) " "Verilog HDL Declaration information at control_towerplacer.v(15): object \"move_down_wait\" differs only in case from object \"MOVE_DOWN_WAIT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right MOVE_RIGHT control_towerplacer.v(14) " "Verilog HDL Declaration information at control_towerplacer.v(14): object \"move_right\" differs only in case from object \"MOVE_RIGHT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right_wait MOVE_RIGHT_WAIT control_towerplacer.v(16) " "Verilog HDL Declaration information at control_towerplacer.v(16): object \"move_right_wait\" differs only in case from object \"MOVE_RIGHT_WAIT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_tower DRAW_TOWER control_towerplacer.v(18) " "Verilog HDL Declaration information at control_towerplacer.v(18): object \"draw_tower\" differs only in case from object \"DRAW_TOWER\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_right ERASE_SQUARE_RIGHT control_towerplacer.v(20) " "Verilog HDL Declaration information at control_towerplacer.v(20): object \"erase_square_right\" differs only in case from object \"ERASE_SQUARE_RIGHT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_down ERASE_SQUARE_DOWN control_towerplacer.v(21) " "Verilog HDL Declaration information at control_towerplacer.v(21): object \"erase_square_down\" differs only in case from object \"ERASE_SQUARE_DOWN\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_tower ERASE_SQUARE_TOWER control_towerplacer.v(23) " "Verilog HDL Declaration information at control_towerplacer.v(23): object \"erase_square_tower\" differs only in case from object \"ERASE_SQUARE_TOWER\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_towerplacer.v 1 1 " "Found 1 design units, including 1 entities, in source file control_towerplacer.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_towerplacer " "Found entity 1: control_towerplacer" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece241project.v 1 1 " "Found 1 design units, including 1 entities, in source file ece241project.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE241Project " "Found entity 1: ECE241Project" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_square_grid_selection.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_square_grid_selection.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_square_grid_selection " "Found entity 1: ram400x9_square_grid_selection" {  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_tower.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_tower " "Found entity 1: ram400x9_tower" {  } { { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_car.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_car " "Found entity 1: ram400x9_car" {  } { { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_20x20.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_20x20.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_20x20 " "Found entity 1: memory_address_translator_20x20" {  } { { "memory_address_translator_20x20.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_20x20.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram19200x9_map_background.v 1 1 " "Found 1 design units, including 1 entities, in source file ram19200x9_map_background.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram19200x9_map_background " "Found entity 1: ram19200x9_map_background" {  } { { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tower.v 1 1 " "Found 1 design units, including 1 entities, in source file tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 tower " "Found entity 1: tower" {  } { { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x grid_selection_square.v(4) " "Verilog HDL Declaration information at grid_selection_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "grid_selection_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/grid_selection_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y grid_selection_square.v(5) " "Verilog HDL Declaration information at grid_selection_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "grid_selection_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/grid_selection_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grid_selection_square.v 1 1 " "Found 1 design units, including 1 entities, in source file grid_selection_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid_selection_square " "Found entity 1: grid_selection_square" {  } { { "grid_selection_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/grid_selection_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_square.v(5) " "Verilog HDL Declaration information at draw_square.v(5): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_square.v(6) " "Verilog HDL Declaration information at draw_square.v(6): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_square.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_square_grid " "Found entity 1: draw_square_grid" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x erase_square.v(5) " "Verilog HDL Declaration information at erase_square.v(5): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y erase_square.v(6) " "Verilog HDL Declaration information at erase_square.v(6): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227877780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erase_square.v 1 1 " "Found 1 design units, including 1 entities, in source file erase_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 erase_square " "Found entity 1: erase_square" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_160x120.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_160x120.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_160x120 " "Found entity 1: memory_address_translator_160x120" {  } { { "memory_address_translator_160x120.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_160x120.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erase_car.v 1 1 " "Found 1 design units, including 1 entities, in source file erase_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 erase_car_background " "Found entity 1: erase_car_background" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "towers.v 1 1 " "Found 1 design units, including 1 entities, in source file towers.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOWERS " "Found entity 1: TOWERS" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cars.v 2 2 " "Found 2 design units, including 2 entities, in source file cars.v" { { "Info" "ISGN_ENTITY_NAME" "1 CARS " "Found entity 1: CARS" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877851 ""} { "Info" "ISGN_ENTITY_NAME" "2 FrameCounter_30 " "Found entity 2: FrameCounter_30" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middle_states.v 2 2 " "Found 2 design units, including 2 entities, in source file middle_states.v" { { "Info" "ISGN_ENTITY_NAME" "1 middle_states " "Found entity 1: middle_states" {  } { { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877874 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_2seconds " "Found entity 2: counter_2seconds" {  } { { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 434 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom19200x9_lose.v 1 1 " "Found 1 design units, including 1 entities, in source file rom19200x9_lose.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom19200x9_LOSE " "Found entity 1: rom19200x9_LOSE" {  } { { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom19200x9_win.v 1 1 " "Found 1 design units, including 1 entities, in source file rom19200x9_win.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom19200x9_WIN " "Found entity 1: rom19200x9_WIN" {  } { { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom19200x9_save_gpa.v 1 1 " "Found 1 design units, including 1 entities, in source file rom19200x9_save_gpa.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom19200x9_SAVE_GPA " "Found entity 1: rom19200x9_SAVE_GPA" {  } { { "rom19200x9_SAVE_GPA.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_SAVE_GPA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_1_start.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_1_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_1_start " "Found entity 1: rom3200x9_stage_1_start" {  } { { "rom3200x9_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_1_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_1_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_1_clear " "Found entity 1: rom3200x9_stage_1_clear" {  } { { "rom3200x9_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_2_start.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_2_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_2_start " "Found entity 1: rom3200x9_stage_2_start" {  } { { "rom3200x9_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_2_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_2_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_2_clear " "Found entity 1: rom3200x9_stage_2_clear" {  } { { "rom3200x9_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_3_start.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_3_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_3_start " "Found entity 1: rom3200x9_stage_3_start" {  } { { "rom3200x9_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_3_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_3_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_3_clear " "Found entity 1: rom3200x9_stage_3_clear" {  } { { "rom3200x9_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_win.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_win.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_WIN " "Found entity 1: draw_WIN" {  } { { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_lose.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_lose.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_LOSE " "Found entity 1: draw_LOSE" {  } { { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227877990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227877990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_save_gpa.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_save_gpa.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_SAVE_GPA " "Found entity 1: draw_SAVE_GPA" {  } { { "draw_SAVE_GPA.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_SAVE_GPA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227878006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227878006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_1_start.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_1_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_1_start " "Found entity 1: draw_stage_1_start" {  } { { "draw_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227878022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227878022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_1_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_1_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_1_clear " "Found entity 1: draw_stage_1_clear" {  } { { "draw_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227878045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227878045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_2_start.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_2_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_2_start " "Found entity 1: draw_stage_2_start" {  } { { "draw_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227878063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227878063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_map.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_map " "Found entity 1: draw_map" {  } { { "draw_map.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_map.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227878080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227878080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erase_80x40.v 1 1 " "Found 1 design units, including 1 entities, in source file erase_80x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 erase_80x40 " "Found entity 1: erase_80x40" {  } { { "erase_80x40.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_80x40.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227878097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227878097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE241Project " "Elaborating entity \"ECE241Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543227879039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_game_flow data_game_flow:DGF " "Elaborating entity \"data_game_flow\" for hierarchy \"data_game_flow:DGF\"" {  } { { "ECE241Project.v" "DGF" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227879172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram19200x9_map_background data_game_flow:DGF\|ram19200x9_map_background:Current_State " "Elaborating entity \"ram19200x9_map_background\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\"" {  } { { "data_game_flow.v" "Current_State" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227879218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\"" {  } { { "ram19200x9_map_background.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227879527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\"" {  } { { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227879532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227879533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227879533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file defense_map_with_turn.mif " "Parameter \"init_file\" = \"defense_map_with_turn.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227879533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227879533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227879533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227879533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227879533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227879533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227879533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227879533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227879533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227879533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227879533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227879533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227879533 ""}  } { { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227879533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3q1 " "Found entity 1: altsyncram_t3q1" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227879644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227879644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3q1 data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated " "Elaborating entity \"altsyncram_t3q1\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227879648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227879746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227879746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_7la:decode3 " "Elaborating entity \"decode_7la\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_7la:decode3\"" {  } { { "db/altsyncram_t3q1.tdf" "decode3" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227879751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227879835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227879835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_t3q1.tdf" "rden_decode" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227879840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/mux_ofb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227879930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227879930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_t3q1.tdf" "mux2" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227879935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOWERS data_game_flow:DGF\|TOWERS:T1 " "Elaborating entity \"TOWERS\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\"" {  } { { "data_game_flow.v" "T1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227880029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tower data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1 " "Elaborating entity \"tower\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\"" {  } { { "TOWERS.v" "TOWER1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227880054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\"" {  } { { "tower.v" "d0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227880075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_towerplacer.v(109) " "Verilog HDL assignment warning at data_towerplacer.v(109): truncated value with size 32 to match size of target (4)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227880095 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_towerplacer.v(110) " "Verilog HDL assignment warning at data_towerplacer.v(110): truncated value with size 39 to match size of target (15)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227880095 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_towerplacer.v(124) " "Verilog HDL assignment warning at data_towerplacer.v(124): truncated value with size 32 to match size of target (4)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227880095 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 15 data_towerplacer.v(125) " "Verilog HDL assignment warning at data_towerplacer.v(125): truncated value with size 40 to match size of target (15)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227880095 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_tower data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1 " "Elaborating entity \"draw_tower\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\"" {  } { { "data_towerplacer.v" "t1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227880097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_tower.v(63) " "Verilog HDL assignment warning at draw_tower.v(63): truncated value with size 32 to match size of target (5)" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227880111 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_tower.v(65) " "Verilog HDL assignment warning at draw_tower.v(65): truncated value with size 32 to match size of target (5)" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227880111 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 draw_tower.v(78) " "Verilog HDL assignment warning at draw_tower.v(78): truncated value with size 32 to match size of target (2)" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227880111 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_translator_20x20 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|memory_address_translator_20x20:m1 " "Elaborating entity \"memory_address_translator_20x20\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|memory_address_translator_20x20:m1\"" {  } { { "draw_tower.v" "m1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227880113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram400x9_tower data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit " "Elaborating entity \"ram400x9_tower\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\"" {  } { { "draw_tower.v" "tower_unit" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227880142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_tower.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227880189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227880208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tower.mif " "Parameter \"init_file\" = \"tower.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880208 ""}  } { { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227880208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vao1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vao1 " "Found entity 1: altsyncram_vao1" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227880290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227880290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vao1 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated " "Elaborating entity \"altsyncram_vao1\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227880294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_square_grid data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1 " "Elaborating entity \"draw_square_grid\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\"" {  } { { "data_towerplacer.v" "s1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227880344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_square.v(62) " "Verilog HDL assignment warning at draw_square.v(62): truncated value with size 32 to match size of target (5)" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227880360 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_square.v(64) " "Verilog HDL assignment warning at draw_square.v(64): truncated value with size 32 to match size of target (5)" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227880360 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 draw_square.v(77) " "Verilog HDL assignment warning at draw_square.v(77): truncated value with size 32 to match size of target (2)" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227880360 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram400x9_square_grid_selection data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid " "Elaborating entity \"ram400x9_square_grid_selection\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\"" {  } { { "draw_square.v" "select_grid" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227880373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_square_grid_selection.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227880402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227880419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file square_grid_selection.mif " "Parameter \"init_file\" = \"square_grid_selection.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227880419 ""}  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227880419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vp1 " "Found entity 1: altsyncram_9vp1" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227880504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227880504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vp1 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated " "Elaborating entity \"altsyncram_9vp1\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227880508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase_square data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1 " "Elaborating entity \"erase_square\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\"" {  } { { "data_towerplacer.v" "e1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227880565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_square.v(70) " "Verilog HDL assignment warning at erase_square.v(70): truncated value with size 32 to match size of target (5)" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227880581 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_square.v(72) " "Verilog HDL assignment warning at erase_square.v(72): truncated value with size 32 to match size of target (5)" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227880581 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_translator_160x120 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|memory_address_translator_160x120:v1 " "Elaborating entity \"memory_address_translator_160x120\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|memory_address_translator_160x120:v1\"" {  } { { "erase_square.v" "v1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227880585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_towerplacer data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|control_towerplacer:c0 " "Elaborating entity \"control_towerplacer\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|control_towerplacer:c0\"" {  } { { "tower.v" "c0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227880670 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_towerplacer.v(134) " "Verilog HDL Case Statement warning at control_towerplacer.v(134): incomplete case statement has no default case item" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 134 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543227880685 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_towerplacer.v(134) " "Verilog HDL Case Statement information at control_towerplacer.v(134): all case item expressions in this case statement are onehot" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 134 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543227880685 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CARS data_game_flow:DGF\|CARS:C1 " "Elaborating entity \"CARS\" for hierarchy \"data_game_flow:DGF\|CARS:C1\"" {  } { { "data_game_flow.v" "C1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227881016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameCounter_30 data_game_flow:DGF\|CARS:C1\|FrameCounter_30:FC1 " "Elaborating entity \"FrameCounter_30\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|FrameCounter_30:FC1\"" {  } { { "CARS.v" "FC1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227881034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 CARS.v(180) " "Verilog HDL assignment warning at CARS.v(180): truncated value with size 32 to match size of target (21)" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881047 "|ECE241Project|data_game_flow:DGF|CARS:C1|FrameCounter_30:FC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car data_game_flow:DGF\|CARS:C1\|car:CAR0 " "Elaborating entity \"car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\"" {  } { { "CARS.v" "CAR0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227881050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0 " "Elaborating entity \"datapath_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\"" {  } { { "car/car.v" "d0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227881066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(122) " "Verilog HDL assignment warning at data_car.v(122): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881082 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_car.v(123) " "Verilog HDL assignment warning at data_car.v(123): truncated value with size 39 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881082 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 data_car.v(126) " "Verilog HDL assignment warning at data_car.v(126): truncated value with size 32 to match size of target (7)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881082 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 15 data_car.v(127) " "Verilog HDL assignment warning at data_car.v(127): truncated value with size 40 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881082 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(130) " "Verilog HDL assignment warning at data_car.v(130): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881082 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_car.v(131) " "Verilog HDL assignment warning at data_car.v(131): truncated value with size 39 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881082 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 data_car.v(134) " "Verilog HDL assignment warning at data_car.v(134): truncated value with size 32 to match size of target (7)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881083 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 15 data_car.v(135) " "Verilog HDL assignment warning at data_car.v(135): truncated value with size 40 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881083 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(138) " "Verilog HDL assignment warning at data_car.v(138): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881083 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_car.v(139) " "Verilog HDL assignment warning at data_car.v(139): truncated value with size 39 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881083 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayCounter data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|DelayCounter:d1 " "Elaborating entity \"DelayCounter\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|DelayCounter:d1\"" {  } { { "car/data_car.v" "d1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227881084 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(176) " "Verilog HDL assignment warning at data_car.v(176): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881098 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|DelayCounter:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 data_car.v(181) " "Verilog HDL assignment warning at data_car.v(181): truncated value with size 32 to match size of target (21)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881098 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|DelayCounter:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1 " "Elaborating entity \"draw_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\"" {  } { { "car/data_car.v" "c1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227881100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 draw_car.v(22) " "Verilog HDL assignment warning at draw_car.v(22): truncated value with size 8 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881106 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 draw_car.v(23) " "Verilog HDL assignment warning at draw_car.v(23): truncated value with size 7 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881106 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_car.v(62) " "Verilog HDL assignment warning at draw_car.v(62): truncated value with size 32 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881106 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_car.v(64) " "Verilog HDL assignment warning at draw_car.v(64): truncated value with size 32 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881106 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 draw_car.v(77) " "Verilog HDL assignment warning at draw_car.v(77): truncated value with size 32 to match size of target (2)" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881106 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram400x9_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit " "Elaborating entity \"ram400x9_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\"" {  } { { "car/draw_car.v" "car_unit" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227881121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_car.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227881154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227881167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 4.0.mif " "Parameter \"init_file\" = \"4.0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881168 ""}  } { { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227881168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0un1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0un1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0un1 " "Found entity 1: altsyncram_0un1" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227881252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227881252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0un1 data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated " "Elaborating entity \"altsyncram_0un1\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227881256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase_car_background data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1 " "Elaborating entity \"erase_car_background\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\"" {  } { { "car/data_car.v" "e1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227881310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_car.v(70) " "Verilog HDL assignment warning at erase_car.v(70): truncated value with size 32 to match size of target (5)" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881325 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_car.v(72) " "Verilog HDL assignment warning at erase_car.v(72): truncated value with size 32 to match size of target (5)" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881325 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 erase_car.v(85) " "Verilog HDL assignment warning at erase_car.v(85): truncated value with size 32 to match size of target (2)" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881325 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|control_car:c0 " "Elaborating entity \"control_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|control_car:c0\"" {  } { { "car/car.v" "c0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227881396 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_car.v(93) " "Verilog HDL Case Statement warning at control_car.v(93): incomplete case statement has no default case item" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 93 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543227881408 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_car.v(93) " "Verilog HDL Case Statement information at control_car.v(93): all case item expressions in this case statement are onehot" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543227881408 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "middle_states data_game_flow:DGF\|middle_states:m1 " "Elaborating entity \"middle_states\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\"" {  } { { "data_game_flow.v" "m1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227881762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_SAVE_GPA data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1 " "Elaborating entity \"draw_SAVE_GPA\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\"" {  } { { "middle_states.v" "SG1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227881783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 draw_SAVE_GPA.v(56) " "Verilog HDL assignment warning at draw_SAVE_GPA.v(56): truncated value with size 32 to match size of target (8)" {  } { { "draw_SAVE_GPA.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_SAVE_GPA.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881798 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_SAVE_GPA.v(58) " "Verilog HDL assignment warning at draw_SAVE_GPA.v(58): truncated value with size 32 to match size of target (7)" {  } { { "draw_SAVE_GPA.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_SAVE_GPA.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227881798 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom19200x9_SAVE_GPA data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3 " "Elaborating entity \"rom19200x9_SAVE_GPA\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\"" {  } { { "draw_SAVE_GPA.v" "U3" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_SAVE_GPA.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227881814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_SAVE_GPA.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_SAVE_GPA.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227881865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_SAVE_GPA.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_SAVE_GPA.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227881877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SAVE_GPA.mif " "Parameter \"init_file\" = \"SAVE_GPA.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227881877 ""}  } { { "rom19200x9_SAVE_GPA.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_SAVE_GPA.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227881877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pfg1 " "Found entity 1: altsyncram_pfg1" {  } { { "db/altsyncram_pfg1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_pfg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227881959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227881959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pfg1 data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\|altsyncram_pfg1:auto_generated " "Elaborating entity \"altsyncram_pfg1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\|altsyncram_pfg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227881964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_WIN data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1 " "Elaborating entity \"draw_WIN\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\"" {  } { { "middle_states.v" "W1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882084 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 draw_WIN.v(56) " "Verilog HDL assignment warning at draw_WIN.v(56): truncated value with size 32 to match size of target (8)" {  } { { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227882097 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_WIN.v(58) " "Verilog HDL assignment warning at draw_WIN.v(58): truncated value with size 32 to match size of target (7)" {  } { { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227882097 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom19200x9_WIN data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1 " "Elaborating entity \"rom19200x9_WIN\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\"" {  } { { "draw_WIN.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_WIN.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../WIN.mif " "Parameter \"init_file\" = \"../WIN.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882149 ""}  } { { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227882149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c4g1 " "Found entity 1: altsyncram_c4g1" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227882236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227882236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c4g1 data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated " "Elaborating entity \"altsyncram_c4g1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_LOSE data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1 " "Elaborating entity \"draw_LOSE\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\"" {  } { { "middle_states.v" "L1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 draw_LOSE.v(56) " "Verilog HDL assignment warning at draw_LOSE.v(56): truncated value with size 32 to match size of target (8)" {  } { { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227882381 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_LOSE.v(58) " "Verilog HDL assignment warning at draw_LOSE.v(58): truncated value with size 32 to match size of target (7)" {  } { { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227882381 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom19200x9_LOSE data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1 " "Elaborating entity \"rom19200x9_LOSE\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\"" {  } { { "draw_LOSE.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_LOSE.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../LOSE.mif " "Parameter \"init_file\" = \"../LOSE.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882454 ""}  } { { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227882454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h7g1 " "Found entity 1: altsyncram_h7g1" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227882536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227882536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h7g1 data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated " "Elaborating entity \"altsyncram_h7g1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_1_start data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start " "Elaborating entity \"draw_stage_1_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\"" {  } { { "middle_states.v" "s1_start" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_1_start.v(57) " "Verilog HDL assignment warning at draw_stage_1_start.v(57): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227882686 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_1_start.v(59) " "Verilog HDL assignment warning at draw_stage_1_start.v(59): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227882686 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_translator_80x40 data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|memory_address_translator_80x40:v1 " "Elaborating entity \"memory_address_translator_80x40\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|memory_address_translator_80x40:v1\"" {  } { { "draw_stage_1_start.v" "v1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_1_start data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1 " "Elaborating entity \"rom3200x9_stage_1_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\"" {  } { { "draw_stage_1_start.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_1_start.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_1_start.mif " "Parameter \"init_file\" = \"../stage_1_start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882754 ""}  } { { "rom3200x9_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227882754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1h1 " "Found entity 1: altsyncram_l1h1" {  } { { "db/altsyncram_l1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_l1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227882837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227882837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated " "Elaborating entity \"altsyncram_l1h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_1_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear " "Elaborating entity \"draw_stage_1_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\"" {  } { { "middle_states.v" "s1_clear" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_1_clear.v(60) " "Verilog HDL assignment warning at draw_stage_1_clear.v(60): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227882925 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_1_clear.v(62) " "Verilog HDL assignment warning at draw_stage_1_clear.v(62): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227882925 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_1_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1 " "Elaborating entity \"rom3200x9_stage_1_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\"" {  } { { "draw_stage_1_clear.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_1_clear.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227882973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_1_clear.mif " "Parameter \"init_file\" = \"../stage_1_clear.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227882973 ""}  } { { "rom3200x9_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227882973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e0h1 " "Found entity 1: altsyncram_e0h1" {  } { { "db/altsyncram_e0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_e0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227883058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227883058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e0h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated " "Elaborating entity \"altsyncram_e0h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_2_start data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start " "Elaborating entity \"draw_stage_2_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\"" {  } { { "middle_states.v" "s2_start" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_2_start.v(60) " "Verilog HDL assignment warning at draw_stage_2_start.v(60): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227883142 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_2_start.v(62) " "Verilog HDL assignment warning at draw_stage_2_start.v(62): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227883142 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_2_start data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1 " "Elaborating entity \"rom3200x9_stage_2_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\"" {  } { { "draw_stage_2_start.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_2_start.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_2_start.mif " "Parameter \"init_file\" = \"../stage_2_start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883196 ""}  } { { "rom3200x9_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227883196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m1h1 " "Found entity 1: altsyncram_m1h1" {  } { { "db/altsyncram_m1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_m1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227883278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227883278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m1h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated " "Elaborating entity \"altsyncram_m1h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_2_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear " "Elaborating entity \"draw_stage_2_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\"" {  } { { "middle_states.v" "s2_clear" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_2_clear.v(60) " "Verilog HDL assignment warning at draw_stage_2_clear.v(60): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227883363 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_2_clear.v(62) " "Verilog HDL assignment warning at draw_stage_2_clear.v(62): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227883363 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_2_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1 " "Elaborating entity \"rom3200x9_stage_2_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\"" {  } { { "draw_stage_2_clear.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_2_clear.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_2_clear.mif " "Parameter \"init_file\" = \"../stage_2_clear.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883421 ""}  } { { "rom3200x9_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227883421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f0h1 " "Found entity 1: altsyncram_f0h1" {  } { { "db/altsyncram_f0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_f0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227883501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227883501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f0h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated " "Elaborating entity \"altsyncram_f0h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_3_start data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start " "Elaborating entity \"draw_stage_3_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\"" {  } { { "middle_states.v" "s3_start" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_3_start.v(60) " "Verilog HDL assignment warning at draw_stage_3_start.v(60): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227883601 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_3_start.v(62) " "Verilog HDL assignment warning at draw_stage_3_start.v(62): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227883602 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_3_start data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1 " "Elaborating entity \"rom3200x9_stage_3_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\"" {  } { { "draw_stage_3_start.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_3_start.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_3_start.mif " "Parameter \"init_file\" = \"../stage_3_start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883677 ""}  } { { "rom3200x9_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227883677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n1h1 " "Found entity 1: altsyncram_n1h1" {  } { { "db/altsyncram_n1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_n1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227883758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227883758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n1h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated " "Elaborating entity \"altsyncram_n1h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_3_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear " "Elaborating entity \"draw_stage_3_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\"" {  } { { "middle_states.v" "s3_clear" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883826 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_3_clear.v(60) " "Verilog HDL assignment warning at draw_stage_3_clear.v(60): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227883840 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_3_clear.v(62) " "Verilog HDL assignment warning at draw_stage_3_clear.v(62): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227883840 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_3_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1 " "Elaborating entity \"rom3200x9_stage_3_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\"" {  } { { "draw_stage_3_clear.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_3_clear.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_3_clear.mif " "Parameter \"init_file\" = \"../stage_3_clear.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227883899 ""}  } { { "rom3200x9_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227883899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0h1 " "Found entity 1: altsyncram_g0h1" {  } { { "db/altsyncram_g0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_g0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227883989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227883989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g0h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated " "Elaborating entity \"altsyncram_g0h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227883994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_map data_game_flow:DGF\|middle_states:m1\|draw_map:map " "Elaborating entity \"draw_map\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_map:map\"" {  } { { "middle_states.v" "map" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227884070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 draw_map.v(60) " "Verilog HDL assignment warning at draw_map.v(60): truncated value with size 32 to match size of target (8)" {  } { { "draw_map.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_map.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227884087 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_map.v(62) " "Verilog HDL assignment warning at draw_map.v(62): truncated value with size 32 to match size of target (7)" {  } { { "draw_map.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_map.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227884087 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase_80x40 data_game_flow:DGF\|middle_states:m1\|erase_80x40:erase_stages " "Elaborating entity \"erase_80x40\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|erase_80x40:erase_stages\"" {  } { { "middle_states.v" "erase_stages" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227884156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 erase_80x40.v(62) " "Verilog HDL assignment warning at erase_80x40.v(62): truncated value with size 32 to match size of target (7)" {  } { { "erase_80x40.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_80x40.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227884176 "|ECE241Project|data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 erase_80x40.v(64) " "Verilog HDL assignment warning at erase_80x40.v(64): truncated value with size 32 to match size of target (7)" {  } { { "erase_80x40.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_80x40.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227884176 "|ECE241Project|data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_2seconds data_game_flow:DGF\|middle_states:m1\|counter_2seconds:counter " "Elaborating entity \"counter_2seconds\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|counter_2seconds:counter\"" {  } { { "middle_states.v" "counter" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227884185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 middle_states.v(455) " "Verilog HDL assignment warning at middle_states.v(455): truncated value with size 32 to match size of target (27)" {  } { { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227884201 "|ECE241Project|data_game_flow:DGF|middle_states:m1|counter_2seconds:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_game_flow control_game_flow:CGF " "Elaborating entity \"control_game_flow\" for hierarchy \"control_game_flow:CGF\"" {  } { { "ECE241Project.v" "CGF" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227884205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "ECE241Project.v" "VGA" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227884220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_files/vga_adapter.v" "user_input_translator" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227884236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_files/vga_adapter.v" "VideoMemory" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227884262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_files/vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227884277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884277 ""}  } { { "vga_files/vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227884277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27m1 " "Found entity 1: altsyncram_27m1" {  } { { "db/altsyncram_27m1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_27m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227884369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227884369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_27m1:auto_generated " "Elaborating entity \"altsyncram_27m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_27m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227884373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_files/vga_adapter.v" "mypll" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227884517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_files/vga_pll.v" "altpll_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227884701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_files/vga_pll.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227884714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227884714 ""}  } { { "vga_files/vga_pll.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227884714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227884803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227884803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227884808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_files/vga_adapter.v" "controller" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227884841 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543227888352 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543227891223 "|ECE241Project|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543227891223 "|ECE241Project|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543227891223 "|ECE241Project|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543227891223 "|ECE241Project|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543227891223 "|ECE241Project|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543227891223 "|ECE241Project|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543227891223 "|ECE241Project|VGA_B[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543227891223 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543227891500 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543227893947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/ECE241Project/output_files/ECE241Project.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/ECE241Project/output_files/ECE241Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227894493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543227895394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227895394 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543227895727 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1543227895727 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543227896088 "|ECE241Project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543227896088 "|ECE241Project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543227896088 "|ECE241Project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543227896088 "|ECE241Project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543227896088 "|ECE241Project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543227896088 "|ECE241Project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543227896088 "|ECE241Project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543227896088 "|ECE241Project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543227896088 "|ECE241Project|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543227896088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3545 " "Implemented 3545 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543227896101 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543227896101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2999 " "Implemented 2999 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543227896101 ""} { "Info" "ICUT_CUT_TM_RAMS" "495 " "Implemented 495 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543227896101 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543227896101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543227896101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543227896203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 05:24:56 2018 " "Processing ended: Mon Nov 26 05:24:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543227896203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543227896203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543227896203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227896203 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543227271142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543227271142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 05:14:30 2018 " "Processing started: Mon Nov 26 05:14:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543227271142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227271142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227271142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543227272339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543227272339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_2_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_2_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_2_clear " "Found entity 1: draw_stage_2_clear" {  } { { "draw_stage_2_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227285940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227285940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_3_start.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_3_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_3_start " "Found entity 1: draw_stage_3_start" {  } { { "draw_stage_3_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_3_start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227285940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227285940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laser/laser.v 1 1 " "Found 1 design units, including 1 entities, in source file laser/laser.v" { { "Info" "ISGN_ENTITY_NAME" "1 laser " "Found entity 1: laser" {  } { { "laser/laser.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/laser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227285956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227285956 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_laser.v(96) " "Verilog HDL information at data_laser.v(96): always construct contains both blocking and non-blocking assignments" {  } { { "laser/data_laser.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/data_laser.v" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543227285962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laser/data_laser.v 3 3 " "Found 3 design units, including 3 entities, in source file laser/data_laser.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_laser " "Found entity 1: datapath_laser" {  } { { "laser/data_laser.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/data_laser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227285962 ""} { "Info" "ISGN_ENTITY_NAME" "2 DelayLaser " "Found entity 2: DelayLaser" {  } { { "laser/data_laser.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/data_laser.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227285962 ""} { "Info" "ISGN_ENTITY_NAME" "3 CheckCar " "Found entity 3: CheckCar" {  } { { "laser/data_laser.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/data_laser.v" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227285962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227285962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "disabled DISABLED control_laser.v(14) " "Verilog HDL Declaration information at control_laser.v(14): object \"disabled\" differs only in case from object \"DISABLED\" in the same scope" {  } { { "laser/control_laser.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/control_laser.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wait_draw WAIT_DRAW control_laser.v(15) " "Verilog HDL Declaration information at control_laser.v(15): object \"wait_draw\" differs only in case from object \"WAIT_DRAW\" in the same scope" {  } { { "laser/control_laser.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/control_laser.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_laser DRAW_LASER control_laser.v(16) " "Verilog HDL Declaration information at control_laser.v(16): object \"draw_laser\" differs only in case from object \"DRAW_LASER\" in the same scope" {  } { { "laser/control_laser.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/control_laser.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase ERASE control_laser.v(19) " "Verilog HDL Declaration information at control_laser.v(19): object \"erase\" differs only in case from object \"ERASE\" in the same scope" {  } { { "laser/control_laser.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/control_laser.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delay DELAY control_laser.v(17) " "Verilog HDL Declaration information at control_laser.v(17): object \"delay\" differs only in case from object \"DELAY\" in the same scope" {  } { { "laser/control_laser.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/control_laser.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laser/control_laser.v 1 1 " "Found 1 design units, including 1 entities, in source file laser/control_laser.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_laser " "Found entity 1: control_laser" {  } { { "laser/control_laser.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/control_laser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227285978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227285978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_80x40.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_80x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_80x40 " "Found entity 1: memory_address_translator_80x40" {  } { { "memory_address_translator_80x40.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/memory_address_translator_80x40.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227285978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227285978 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_game_flow.v(298) " "Verilog HDL information at data_game_flow.v(298): always construct contains both blocking and non-blocking assignments" {  } { { "data_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v" 298 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543227285978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_game_flow.v 2 2 " "Found 2 design units, including 2 entities, in source file data_game_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_game_flow " "Found entity 1: data_game_flow" {  } { { "data_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227285994 ""} { "Info" "ISGN_ENTITY_NAME" "2 FrameCounter_30 " "Found entity 2: FrameCounter_30" {  } { { "data_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227285994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227285994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wait_start WAIT_START control_game_flow.v(34) " "Verilog HDL Declaration information at control_game_flow.v(34): object \"wait_start\" differs only in case from object \"WAIT_START\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_begin STAGE_1_BEGIN control_game_flow.v(36) " "Verilog HDL Declaration information at control_game_flow.v(36): object \"stage_1_begin\" differs only in case from object \"STAGE_1_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_draw_tower STAGE_1_DRAW_TOWER control_game_flow.v(37) " "Verilog HDL Declaration information at control_game_flow.v(37): object \"stage_1_draw_tower\" differs only in case from object \"STAGE_1_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_in_progress STAGE_1_IN_PROGRESS control_game_flow.v(38) " "Verilog HDL Declaration information at control_game_flow.v(38): object \"stage_1_in_progress\" differs only in case from object \"STAGE_1_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_done STAGE_1_DONE control_game_flow.v(39) " "Verilog HDL Declaration information at control_game_flow.v(39): object \"stage_1_done\" differs only in case from object \"STAGE_1_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_begin STAGE_2_BEGIN control_game_flow.v(42) " "Verilog HDL Declaration information at control_game_flow.v(42): object \"stage_2_begin\" differs only in case from object \"STAGE_2_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_draw_tower STAGE_2_DRAW_TOWER control_game_flow.v(43) " "Verilog HDL Declaration information at control_game_flow.v(43): object \"stage_2_draw_tower\" differs only in case from object \"STAGE_2_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_in_progress STAGE_2_IN_PROGRESS control_game_flow.v(44) " "Verilog HDL Declaration information at control_game_flow.v(44): object \"stage_2_in_progress\" differs only in case from object \"STAGE_2_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_done STAGE_2_DONE control_game_flow.v(45) " "Verilog HDL Declaration information at control_game_flow.v(45): object \"stage_2_done\" differs only in case from object \"STAGE_2_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_begin STAGE_3_BEGIN control_game_flow.v(48) " "Verilog HDL Declaration information at control_game_flow.v(48): object \"stage_3_begin\" differs only in case from object \"STAGE_3_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_draw_tower STAGE_3_DRAW_TOWER control_game_flow.v(49) " "Verilog HDL Declaration information at control_game_flow.v(49): object \"stage_3_draw_tower\" differs only in case from object \"STAGE_3_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_in_progress STAGE_3_IN_PROGRESS control_game_flow.v(50) " "Verilog HDL Declaration information at control_game_flow.v(50): object \"stage_3_in_progress\" differs only in case from object \"STAGE_3_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_done STAGE_3_DONE control_game_flow.v(51) " "Verilog HDL Declaration information at control_game_flow.v(51): object \"stage_3_done\" differs only in case from object \"STAGE_3_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "win WIN control_game_flow.v(53) " "Verilog HDL Declaration information at control_game_flow.v(53): object \"win\" differs only in case from object \"WIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227285994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_game_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file control_game_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_game_flow " "Found entity 1: control_game_flow" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227285994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227285994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_car.v(4) " "Verilog HDL Declaration information at draw_car.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "car/draw_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_car.v(5) " "Verilog HDL Declaration information at draw_car.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "car/draw_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/draw_car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/draw_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_car " "Found entity 1: draw_car" {  } { { "car/draw_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/data_car.v 2 2 " "Found 2 design units, including 2 entities, in source file car/data_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_car " "Found entity 1: datapath_car" {  } { { "car/data_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286025 ""} { "Info" "ISGN_ENTITY_NAME" "2 DelayCar " "Found entity 2: DelayCar" {  } { { "car/data_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wait_start WAIT_START control_car.v(12) " "Verilog HDL Declaration information at control_car.v(12): object \"wait_start\" differs only in case from object \"WAIT_START\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delay DELAY control_car.v(13) " "Verilog HDL Declaration information at control_car.v(13): object \"delay\" differs only in case from object \"DELAY\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_car DRAW_CAR control_car.v(14) " "Verilog HDL Declaration information at control_car.v(14): object \"draw_car\" differs only in case from object \"DRAW_CAR\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_car ERASE_CAR control_car.v(16) " "Verilog HDL Declaration information at control_car.v(16): object \"erase_car\" differs only in case from object \"ERASE_CAR\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "increment INCREMENT control_car.v(17) " "Verilog HDL Declaration information at control_car.v(17): object \"increment\" differs only in case from object \"INCREMENT\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/control_car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/control_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_car " "Found entity 1: control_car" {  } { { "car/control_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/car.v" { { "Info" "ISGN_ENTITY_NAME" "1 car " "Found entity 1: car" {  } { { "car/car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_tower.v(4) " "Verilog HDL Declaration information at draw_tower.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "draw_tower.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_tower.v(5) " "Verilog HDL Declaration information at draw_tower.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "draw_tower.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_tower.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_tower " "Found entity 1: draw_tower" {  } { { "draw_tower.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_files/vga_pll.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_files/vga_controller.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_files/vga_address_translator.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_files/vga_adapter.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_towerplacer.v 1 1 " "Found 1 design units, including 1 entities, in source file data_towerplacer.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "data_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "top_left TOP_LEFT control_towerplacer.v(19) " "Verilog HDL Declaration information at control_towerplacer.v(19): object \"top_left\" differs only in case from object \"TOP_LEFT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_square DRAW_SQUARE control_towerplacer.v(17) " "Verilog HDL Declaration information at control_towerplacer.v(17): object \"draw_square\" differs only in case from object \"DRAW_SQUARE\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down MOVE_DOWN control_towerplacer.v(13) " "Verilog HDL Declaration information at control_towerplacer.v(13): object \"move_down\" differs only in case from object \"MOVE_DOWN\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down_wait MOVE_DOWN_WAIT control_towerplacer.v(15) " "Verilog HDL Declaration information at control_towerplacer.v(15): object \"move_down_wait\" differs only in case from object \"MOVE_DOWN_WAIT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right MOVE_RIGHT control_towerplacer.v(14) " "Verilog HDL Declaration information at control_towerplacer.v(14): object \"move_right\" differs only in case from object \"MOVE_RIGHT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right_wait MOVE_RIGHT_WAIT control_towerplacer.v(16) " "Verilog HDL Declaration information at control_towerplacer.v(16): object \"move_right_wait\" differs only in case from object \"MOVE_RIGHT_WAIT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_tower DRAW_TOWER control_towerplacer.v(18) " "Verilog HDL Declaration information at control_towerplacer.v(18): object \"draw_tower\" differs only in case from object \"DRAW_TOWER\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_right ERASE_SQUARE_RIGHT control_towerplacer.v(20) " "Verilog HDL Declaration information at control_towerplacer.v(20): object \"erase_square_right\" differs only in case from object \"ERASE_SQUARE_RIGHT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_down ERASE_SQUARE_DOWN control_towerplacer.v(21) " "Verilog HDL Declaration information at control_towerplacer.v(21): object \"erase_square_down\" differs only in case from object \"ERASE_SQUARE_DOWN\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_tower ERASE_SQUARE_TOWER control_towerplacer.v(23) " "Verilog HDL Declaration information at control_towerplacer.v(23): object \"erase_square_tower\" differs only in case from object \"ERASE_SQUARE_TOWER\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_towerplacer.v 1 1 " "Found 1 design units, including 1 entities, in source file control_towerplacer.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_towerplacer " "Found entity 1: control_towerplacer" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece241project.v 1 1 " "Found 1 design units, including 1 entities, in source file ece241project.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE241Project " "Found entity 1: ECE241Project" {  } { { "ECE241Project.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_square_grid_selection.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_square_grid_selection.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_square_grid_selection " "Found entity 1: ram400x9_square_grid_selection" {  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_square_grid_selection.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_tower.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_tower " "Found entity 1: ram400x9_tower" {  } { { "ram400x9_tower.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_tower.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_car.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_car " "Found entity 1: ram400x9_car" {  } { { "ram400x9_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_car.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_20x20.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_20x20.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_20x20 " "Found entity 1: memory_address_translator_20x20" {  } { { "memory_address_translator_20x20.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/memory_address_translator_20x20.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram19200x9_map_background.v 1 1 " "Found 1 design units, including 1 entities, in source file ram19200x9_map_background.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram19200x9_map_background " "Found entity 1: ram19200x9_map_background" {  } { { "ram19200x9_map_background.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram19200x9_map_background.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tower.v 1 1 " "Found 1 design units, including 1 entities, in source file tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 tower " "Found entity 1: tower" {  } { { "tower.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/tower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x grid_selection_square.v(4) " "Verilog HDL Declaration information at grid_selection_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "grid_selection_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/grid_selection_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y grid_selection_square.v(5) " "Verilog HDL Declaration information at grid_selection_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "grid_selection_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/grid_selection_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grid_selection_square.v 1 1 " "Found 1 design units, including 1 entities, in source file grid_selection_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid_selection_square " "Found entity 1: grid_selection_square" {  } { { "grid_selection_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/grid_selection_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_square.v(4) " "Verilog HDL Declaration information at draw_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "draw_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_square.v(5) " "Verilog HDL Declaration information at draw_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "draw_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_square.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_square_grid " "Found entity 1: draw_square_grid" {  } { { "draw_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x erase_square.v(4) " "Verilog HDL Declaration information at erase_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "erase_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y erase_square.v(5) " "Verilog HDL Declaration information at erase_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "erase_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erase_square.v 1 1 " "Found 1 design units, including 1 entities, in source file erase_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 erase_square " "Found entity 1: erase_square" {  } { { "erase_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_160x120.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_160x120.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_160x120 " "Found entity 1: memory_address_translator_160x120" {  } { { "memory_address_translator_160x120.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/memory_address_translator_160x120.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x erase_car.v(4) " "Verilog HDL Declaration information at erase_car.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "erase_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_car.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y erase_car.v(5) " "Verilog HDL Declaration information at erase_car.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "erase_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_car.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543227286210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erase_car.v 1 1 " "Found 1 design units, including 1 entities, in source file erase_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 erase_car_background " "Found entity 1: erase_car_background" {  } { { "erase_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "towers.v 1 1 " "Found 1 design units, including 1 entities, in source file towers.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOWERS " "Found entity 1: TOWERS" {  } { { "TOWERS.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/TOWERS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cars.v 1 1 " "Found 1 design units, including 1 entities, in source file cars.v" { { "Info" "ISGN_ENTITY_NAME" "1 CARS " "Found entity 1: CARS" {  } { { "CARS.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/CARS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middle_states.v 2 2 " "Found 2 design units, including 2 entities, in source file middle_states.v" { { "Info" "ISGN_ENTITY_NAME" "1 middle_states " "Found entity 1: middle_states" {  } { { "middle_states.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286257 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_2seconds " "Found entity 2: counter_2seconds" {  } { { "middle_states.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v" 423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom19200x9_lose.v 1 1 " "Found 1 design units, including 1 entities, in source file rom19200x9_lose.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom19200x9_LOSE " "Found entity 1: rom19200x9_LOSE" {  } { { "rom19200x9_LOSE.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_LOSE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom19200x9_win.v 1 1 " "Found 1 design units, including 1 entities, in source file rom19200x9_win.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom19200x9_WIN " "Found entity 1: rom19200x9_WIN" {  } { { "rom19200x9_WIN.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_WIN.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom19200x9_save_gpa.v 1 1 " "Found 1 design units, including 1 entities, in source file rom19200x9_save_gpa.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom19200x9_SAVE_GPA " "Found entity 1: rom19200x9_SAVE_GPA" {  } { { "rom19200x9_SAVE_GPA.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_SAVE_GPA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_1_start.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_1_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_1_start " "Found entity 1: rom3200x9_stage_1_start" {  } { { "rom3200x9_stage_1_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_1_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_1_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_1_clear " "Found entity 1: rom3200x9_stage_1_clear" {  } { { "rom3200x9_stage_1_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_clear.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_2_start.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_2_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_2_start " "Found entity 1: rom3200x9_stage_2_start" {  } { { "rom3200x9_stage_2_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_2_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_2_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_2_clear " "Found entity 1: rom3200x9_stage_2_clear" {  } { { "rom3200x9_stage_2_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_clear.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_3_start.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_3_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_3_start " "Found entity 1: rom3200x9_stage_3_start" {  } { { "rom3200x9_stage_3_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_3_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_3_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_3_clear " "Found entity 1: rom3200x9_stage_3_clear" {  } { { "rom3200x9_stage_3_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_clear.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_win.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_win.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_WIN " "Found entity 1: draw_WIN" {  } { { "draw_WIN.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_WIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_lose.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_lose.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_LOSE " "Found entity 1: draw_LOSE" {  } { { "draw_LOSE.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_LOSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_save_gpa.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_save_gpa.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_SAVE_GPA " "Found entity 1: draw_SAVE_GPA" {  } { { "draw_SAVE_GPA.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_SAVE_GPA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_1_start.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_1_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_1_start " "Found entity 1: draw_stage_1_start" {  } { { "draw_stage_1_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_1_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_1_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_1_clear " "Found entity 1: draw_stage_1_clear" {  } { { "draw_stage_1_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_2_start.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_2_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_2_start " "Found entity 1: draw_stage_2_start" {  } { { "draw_stage_2_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_map.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_map " "Found entity 1: draw_map" {  } { { "draw_map.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_map.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erase_80x40.v 1 1 " "Found 1 design units, including 1 entities, in source file erase_80x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 erase_80x40 " "Found entity 1: erase_80x40" {  } { { "erase_80x40.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_80x40.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lasers.v 1 1 " "Found 1 design units, including 1 entities, in source file lasers.v" { { "Info" "ISGN_ENTITY_NAME" "1 LASERS " "Found entity 1: LASERS" {  } { { "LASERS.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/LASERS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227286411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227286411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE241Project " "Elaborating entity \"ECE241Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543227286796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_game_flow data_game_flow:DGF " "Elaborating entity \"data_game_flow\" for hierarchy \"data_game_flow:DGF\"" {  } { { "ECE241Project.v" "DGF" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227286812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram19200x9_map_background data_game_flow:DGF\|ram19200x9_map_background:MBCKGD " "Elaborating entity \"ram19200x9_map_background\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:MBCKGD\"" {  } { { "data_game_flow.v" "MBCKGD" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227286812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|ram19200x9_map_background:MBCKGD\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:MBCKGD\|altsyncram:altsyncram_component\"" {  } { { "ram19200x9_map_background.v" "altsyncram_component" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram19200x9_map_background.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227286912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|ram19200x9_map_background:MBCKGD\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|ram19200x9_map_background:MBCKGD\|altsyncram:altsyncram_component\"" {  } { { "ram19200x9_map_background.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram19200x9_map_background.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227286912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|ram19200x9_map_background:MBCKGD\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|ram19200x9_map_background:MBCKGD\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227286912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227286912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file defense_map_with_turn.mif " "Parameter \"init_file\" = \"defense_map_with_turn.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227286912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227286912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227286912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227286912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227286912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227286912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227286912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227286912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227286912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227286912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227286912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227286912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227286912 ""}  } { { "ram19200x9_map_background.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram19200x9_map_background.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227286912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3q1 " "Found entity 1: altsyncram_t3q1" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_t3q1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227287003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227287003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3q1 data_game_flow:DGF\|ram19200x9_map_background:MBCKGD\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated " "Elaborating entity \"altsyncram_t3q1\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:MBCKGD\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227287065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227287065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la data_game_flow:DGF\|ram19200x9_map_background:MBCKGD\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_7la:decode3 " "Elaborating entity \"decode_7la\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:MBCKGD\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_7la:decode3\"" {  } { { "db/altsyncram_t3q1.tdf" "decode3" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_t3q1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227287143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227287143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a data_game_flow:DGF\|ram19200x9_map_background:MBCKGD\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:MBCKGD\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_t3q1.tdf" "rden_decode" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_t3q1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/mux_ofb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227287197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227287197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb data_game_flow:DGF\|ram19200x9_map_background:MBCKGD\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:MBCKGD\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_t3q1.tdf" "mux2" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_t3q1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameCounter_30 data_game_flow:DGF\|FrameCounter_30:FC1 " "Elaborating entity \"FrameCounter_30\" for hierarchy \"data_game_flow:DGF\|FrameCounter_30:FC1\"" {  } { { "data_game_flow.v" "FC1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 data_game_flow.v(354) " "Verilog HDL assignment warning at data_game_flow.v(354): truncated value with size 32 to match size of target (21)" {  } { { "data_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287297 "|ECE241Project|data_game_flow:DGF|FrameCounter_30:FC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOWERS data_game_flow:DGF\|TOWERS:T1 " "Elaborating entity \"TOWERS\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\"" {  } { { "data_game_flow.v" "T1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tower data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1 " "Elaborating entity \"tower\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\"" {  } { { "TOWERS.v" "TOWER1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/TOWERS.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\"" {  } { { "tower.v" "d0" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/tower.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287297 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_grid data_towerplacer.v(46) " "Verilog HDL or VHDL warning at data_towerplacer.v(46): object \"game_grid\" assigned a value but never read" {  } { { "data_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543227287313 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_towerplacer.v(164) " "Verilog HDL assignment warning at data_towerplacer.v(164): truncated value with size 32 to match size of target (4)" {  } { { "data_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287313 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_towerplacer.v(165) " "Verilog HDL assignment warning at data_towerplacer.v(165): truncated value with size 39 to match size of target (15)" {  } { { "data_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287313 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_towerplacer.v(181) " "Verilog HDL assignment warning at data_towerplacer.v(181): truncated value with size 32 to match size of target (4)" {  } { { "data_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287313 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 15 data_towerplacer.v(182) " "Verilog HDL assignment warning at data_towerplacer.v(182): truncated value with size 40 to match size of target (15)" {  } { { "data_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287313 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_tower data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1 " "Elaborating entity \"draw_tower\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\"" {  } { { "data_towerplacer.v" "t1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_tower.v(69) " "Verilog HDL assignment warning at draw_tower.v(69): truncated value with size 32 to match size of target (5)" {  } { { "draw_tower.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287313 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_tower.v(71) " "Verilog HDL assignment warning at draw_tower.v(71): truncated value with size 32 to match size of target (5)" {  } { { "draw_tower.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287313 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 draw_tower.v(84) " "Verilog HDL assignment warning at draw_tower.v(84): truncated value with size 32 to match size of target (2)" {  } { { "draw_tower.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287313 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_translator_160x120 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|memory_address_translator_160x120:v1 " "Elaborating entity \"memory_address_translator_160x120\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|memory_address_translator_160x120:v1\"" {  } { { "draw_tower.v" "v1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_translator_20x20 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|memory_address_translator_20x20:m1 " "Elaborating entity \"memory_address_translator_20x20\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|memory_address_translator_20x20:m1\"" {  } { { "draw_tower.v" "m1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram400x9_tower data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit " "Elaborating entity \"ram400x9_tower\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\"" {  } { { "draw_tower.v" "tower_unit" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_tower.v" "altsyncram_component" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_tower.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_tower.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_tower.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tower.mif " "Parameter \"init_file\" = \"tower.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287344 ""}  } { { "ram400x9_tower.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_tower.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227287344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vao1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vao1 " "Found entity 1: altsyncram_vao1" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_vao1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227287413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227287413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vao1 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated " "Elaborating entity \"altsyncram_vao1\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_square_grid data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1 " "Elaborating entity \"draw_square_grid\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\"" {  } { { "data_towerplacer.v" "s1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_square.v(60) " "Verilog HDL assignment warning at draw_square.v(60): truncated value with size 32 to match size of target (5)" {  } { { "draw_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_square.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287466 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_square.v(62) " "Verilog HDL assignment warning at draw_square.v(62): truncated value with size 32 to match size of target (5)" {  } { { "draw_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_square.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287466 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 draw_square.v(75) " "Verilog HDL assignment warning at draw_square.v(75): truncated value with size 32 to match size of target (2)" {  } { { "draw_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_square.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287466 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram400x9_square_grid_selection data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid " "Elaborating entity \"ram400x9_square_grid_selection\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\"" {  } { { "draw_square.v" "select_grid" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_square.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_square_grid_selection.v" "altsyncram_component" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_square_grid_selection.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_square_grid_selection.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file square_grid_selection.mif " "Parameter \"init_file\" = \"square_grid_selection.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287498 ""}  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_square_grid_selection.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227287498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vp1 " "Found entity 1: altsyncram_9vp1" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_9vp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227287567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227287567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vp1 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated " "Elaborating entity \"altsyncram_9vp1\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase_square data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1 " "Elaborating entity \"erase_square\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\"" {  } { { "data_towerplacer.v" "e1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_square.v(77) " "Verilog HDL assignment warning at erase_square.v(77): truncated value with size 32 to match size of target (5)" {  } { { "erase_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_square.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287614 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_square.v(79) " "Verilog HDL assignment warning at erase_square.v(79): truncated value with size 32 to match size of target (5)" {  } { { "erase_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_square.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287614 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_towerplacer data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|control_towerplacer:c0 " "Elaborating entity \"control_towerplacer\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|control_towerplacer:c0\"" {  } { { "tower.v" "c0" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/tower.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287629 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_towerplacer.v(136) " "Verilog HDL Case Statement warning at control_towerplacer.v(136): incomplete case statement has no default case item" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 136 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543227287629 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_towerplacer.v(136) " "Verilog HDL Case Statement information at control_towerplacer.v(136): all case item expressions in this case statement are onehot" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 136 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543227287629 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LASERS data_game_flow:DGF\|LASERS:L1 " "Elaborating entity \"LASERS\" for hierarchy \"data_game_flow:DGF\|LASERS:L1\"" {  } { { "data_game_flow.v" "L1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "laser data_game_flow:DGF\|LASERS:L1\|laser:L1 " "Elaborating entity \"laser\" for hierarchy \"data_game_flow:DGF\|LASERS:L1\|laser:L1\"" {  } { { "LASERS.v" "L1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/LASERS.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_laser data_game_flow:DGF\|LASERS:L1\|laser:L1\|datapath_laser:d0 " "Elaborating entity \"datapath_laser\" for hierarchy \"data_game_flow:DGF\|LASERS:L1\|laser:L1\|datapath_laser:d0\"" {  } { { "laser/laser.v" "d0" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/laser.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayLaser data_game_flow:DGF\|LASERS:L1\|laser:L1\|datapath_laser:d0\|DelayLaser:d1 " "Elaborating entity \"DelayLaser\" for hierarchy \"data_game_flow:DGF\|LASERS:L1\|laser:L1\|datapath_laser:d0\|DelayLaser:d1\"" {  } { { "laser/data_laser.v" "d1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/data_laser.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 data_laser.v(247) " "Verilog HDL assignment warning at data_laser.v(247): truncated value with size 32 to match size of target (25)" {  } { { "laser/data_laser.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/data_laser.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287845 "|ECE241Project|data_game_flow:DGF|LASERS:L1|laser:L1|datapath_laser:d0|DelayLaser:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckCar data_game_flow:DGF\|LASERS:L1\|laser:L1\|datapath_laser:d0\|CheckCar:C0 " "Elaborating entity \"CheckCar\" for hierarchy \"data_game_flow:DGF\|LASERS:L1\|laser:L1\|datapath_laser:d0\|CheckCar:C0\"" {  } { { "laser/data_laser.v" "C0" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/data_laser.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_laser data_game_flow:DGF\|LASERS:L1\|laser:L1\|control_laser:c0 " "Elaborating entity \"control_laser\" for hierarchy \"data_game_flow:DGF\|LASERS:L1\|laser:L1\|control_laser:c0\"" {  } { { "laser/laser.v" "c0" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/laser/laser.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CARS data_game_flow:DGF\|CARS:C1 " "Elaborating entity \"CARS\" for hierarchy \"data_game_flow:DGF\|CARS:C1\"" {  } { { "data_game_flow.v" "C1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car data_game_flow:DGF\|CARS:C1\|car:CAR0 " "Elaborating entity \"car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\"" {  } { { "CARS.v" "CAR0" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/CARS.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0 " "Elaborating entity \"datapath_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\"" {  } { { "car/car.v" "d0" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/car.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287914 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_grid data_car.v(29) " "Verilog HDL or VHDL warning at data_car.v(29): object \"game_grid\" assigned a value but never read" {  } { { "car/data_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(125) " "Verilog HDL assignment warning at data_car.v(125): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_car.v(126) " "Verilog HDL assignment warning at data_car.v(126): truncated value with size 39 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 data_car.v(129) " "Verilog HDL assignment warning at data_car.v(129): truncated value with size 32 to match size of target (7)" {  } { { "car/data_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 15 data_car.v(130) " "Verilog HDL assignment warning at data_car.v(130): truncated value with size 40 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(133) " "Verilog HDL assignment warning at data_car.v(133): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_car.v(134) " "Verilog HDL assignment warning at data_car.v(134): truncated value with size 39 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 data_car.v(137) " "Verilog HDL assignment warning at data_car.v(137): truncated value with size 32 to match size of target (7)" {  } { { "car/data_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 15 data_car.v(138) " "Verilog HDL assignment warning at data_car.v(138): truncated value with size 40 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(141) " "Verilog HDL assignment warning at data_car.v(141): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_car.v(142) " "Verilog HDL assignment warning at data_car.v(142): truncated value with size 39 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayCar data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|DelayCar:d1 " "Elaborating entity \"DelayCar\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|DelayCar:d1\"" {  } { { "car/data_car.v" "d1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(188) " "Verilog HDL assignment warning at data_car.v(188): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|DelayCar:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 data_car.v(193) " "Verilog HDL assignment warning at data_car.v(193): truncated value with size 32 to match size of target (21)" {  } { { "car/data_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|DelayCar:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1 " "Elaborating entity \"draw_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\"" {  } { { "car/data_car.v" "c1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 draw_car.v(21) " "Verilog HDL assignment warning at draw_car.v(21): truncated value with size 8 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 draw_car.v(22) " "Verilog HDL assignment warning at draw_car.v(22): truncated value with size 7 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_car.v(60) " "Verilog HDL assignment warning at draw_car.v(60): truncated value with size 32 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_car.v(62) " "Verilog HDL assignment warning at draw_car.v(62): truncated value with size 32 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 draw_car.v(75) " "Verilog HDL assignment warning at draw_car.v(75): truncated value with size 32 to match size of target (2)" {  } { { "car/draw_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227287930 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram400x9_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit " "Elaborating entity \"ram400x9_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\"" {  } { { "car/draw_car.v" "car_unit" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_car.v" "altsyncram_component" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_car.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_car.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227287961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 4.0.mif " "Parameter \"init_file\" = \"4.0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227287961 ""}  } { { "ram400x9_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_car.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227287961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0un1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0un1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0un1 " "Found entity 1: altsyncram_0un1" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_0un1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227288036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227288036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0un1 data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated " "Elaborating entity \"altsyncram_0un1\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227288036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase_car_background data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1 " "Elaborating entity \"erase_car_background\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\"" {  } { { "car/data_car.v" "e1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227288084 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_car.v(68) " "Verilog HDL assignment warning at erase_car.v(68): truncated value with size 32 to match size of target (5)" {  } { { "erase_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_car.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227288084 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_car.v(70) " "Verilog HDL assignment warning at erase_car.v(70): truncated value with size 32 to match size of target (5)" {  } { { "erase_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_car.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227288084 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 erase_car.v(83) " "Verilog HDL assignment warning at erase_car.v(83): truncated value with size 32 to match size of target (2)" {  } { { "erase_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_car.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227288084 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|control_car:c0 " "Elaborating entity \"control_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|control_car:c0\"" {  } { { "car/car.v" "c0" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/car.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227288162 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_car.v(93) " "Verilog HDL Case Statement warning at control_car.v(93): incomplete case statement has no default case item" {  } { { "car/control_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v" 93 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543227288162 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_car.v(93) " "Verilog HDL Case Statement information at control_car.v(93): all case item expressions in this case statement are onehot" {  } { { "car/control_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543227288162 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "middle_states data_game_flow:DGF\|middle_states:m1 " "Elaborating entity \"middle_states\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\"" {  } { { "data_game_flow.v" "m1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227288500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_SAVE_GPA data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1 " "Elaborating entity \"draw_SAVE_GPA\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\"" {  } { { "middle_states.v" "SG1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227288500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 draw_SAVE_GPA.v(54) " "Verilog HDL assignment warning at draw_SAVE_GPA.v(54): truncated value with size 32 to match size of target (8)" {  } { { "draw_SAVE_GPA.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_SAVE_GPA.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227288500 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_SAVE_GPA.v(56) " "Verilog HDL assignment warning at draw_SAVE_GPA.v(56): truncated value with size 32 to match size of target (7)" {  } { { "draw_SAVE_GPA.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_SAVE_GPA.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227288500 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom19200x9_SAVE_GPA data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3 " "Elaborating entity \"rom19200x9_SAVE_GPA\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\"" {  } { { "draw_SAVE_GPA.v" "U3" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_SAVE_GPA.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227288516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_SAVE_GPA.v" "altsyncram_component" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_SAVE_GPA.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227288532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_SAVE_GPA.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_SAVE_GPA.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227288547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SAVE_GPA.mif " "Parameter \"init_file\" = \"SAVE_GPA.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288547 ""}  } { { "rom19200x9_SAVE_GPA.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_SAVE_GPA.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227288547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pfg1 " "Found entity 1: altsyncram_pfg1" {  } { { "db/altsyncram_pfg1.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_pfg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227288616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227288616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pfg1 data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\|altsyncram_pfg1:auto_generated " "Elaborating entity \"altsyncram_pfg1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\|altsyncram_pfg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227288616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_WIN data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1 " "Elaborating entity \"draw_WIN\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\"" {  } { { "middle_states.v" "W1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227288732 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 draw_WIN.v(54) " "Verilog HDL assignment warning at draw_WIN.v(54): truncated value with size 32 to match size of target (8)" {  } { { "draw_WIN.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_WIN.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227288732 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_WIN.v(56) " "Verilog HDL assignment warning at draw_WIN.v(56): truncated value with size 32 to match size of target (7)" {  } { { "draw_WIN.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_WIN.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227288732 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom19200x9_WIN data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1 " "Elaborating entity \"rom19200x9_WIN\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\"" {  } { { "draw_WIN.v" "U1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_WIN.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227288732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_WIN.v" "altsyncram_component" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_WIN.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227288763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_WIN.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_WIN.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227288763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../WIN.mif " "Parameter \"init_file\" = \"../WIN.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288763 ""}  } { { "rom19200x9_WIN.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_WIN.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227288763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c4g1 " "Found entity 1: altsyncram_c4g1" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_c4g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227288832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227288832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c4g1 data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated " "Elaborating entity \"altsyncram_c4g1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227288848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_LOSE data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1 " "Elaborating entity \"draw_LOSE\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\"" {  } { { "middle_states.v" "L1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227288948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 draw_LOSE.v(54) " "Verilog HDL assignment warning at draw_LOSE.v(54): truncated value with size 32 to match size of target (8)" {  } { { "draw_LOSE.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_LOSE.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227288948 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_LOSE:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_LOSE.v(56) " "Verilog HDL assignment warning at draw_LOSE.v(56): truncated value with size 32 to match size of target (7)" {  } { { "draw_LOSE.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_LOSE.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227288948 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_LOSE:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom19200x9_LOSE data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1 " "Elaborating entity \"rom19200x9_LOSE\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\"" {  } { { "draw_LOSE.v" "U1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_LOSE.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227288970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_LOSE.v" "altsyncram_component" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_LOSE.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227288986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_LOSE.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_LOSE.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227288986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../LOSE.mif " "Parameter \"init_file\" = \"../LOSE.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227288986 ""}  } { { "rom19200x9_LOSE.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_LOSE.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227288986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h7g1 " "Found entity 1: altsyncram_h7g1" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_h7g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227289067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227289067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h7g1 data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated " "Elaborating entity \"altsyncram_h7g1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_1_start data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start " "Elaborating entity \"draw_stage_1_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\"" {  } { { "middle_states.v" "s1_start" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_1_start.v(55) " "Verilog HDL assignment warning at draw_stage_1_start.v(55): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_1_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_start.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227289171 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_1_start.v(57) " "Verilog HDL assignment warning at draw_stage_1_start.v(57): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_1_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_start.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227289171 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_translator_80x40 data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|memory_address_translator_80x40:v1 " "Elaborating entity \"memory_address_translator_80x40\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|memory_address_translator_80x40:v1\"" {  } { { "draw_stage_1_start.v" "v1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_start.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_1_start data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1 " "Elaborating entity \"rom3200x9_stage_1_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\"" {  } { { "draw_stage_1_start.v" "U1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_start.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_1_start.v" "altsyncram_component" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_start.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_1_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_start.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_1_start.mif " "Parameter \"init_file\" = \"../stage_1_start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289202 ""}  } { { "rom3200x9_stage_1_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_start.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227289202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1h1 " "Found entity 1: altsyncram_l1h1" {  } { { "db/altsyncram_l1h1.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_l1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227289288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227289288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated " "Elaborating entity \"altsyncram_l1h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_1_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear " "Elaborating entity \"draw_stage_1_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\"" {  } { { "middle_states.v" "s1_clear" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_1_clear.v(58) " "Verilog HDL assignment warning at draw_stage_1_clear.v(58): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_1_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_clear.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227289343 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_1_clear.v(60) " "Verilog HDL assignment warning at draw_stage_1_clear.v(60): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_1_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_clear.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227289343 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_1_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1 " "Elaborating entity \"rom3200x9_stage_1_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\"" {  } { { "draw_stage_1_clear.v" "U1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_clear.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_1_clear.v" "altsyncram_component" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_clear.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_1_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_clear.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_1_clear.mif " "Parameter \"init_file\" = \"../stage_1_clear.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289376 ""}  } { { "rom3200x9_stage_1_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_clear.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227289376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e0h1 " "Found entity 1: altsyncram_e0h1" {  } { { "db/altsyncram_e0h1.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_e0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227289449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227289449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e0h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated " "Elaborating entity \"altsyncram_e0h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_2_start data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start " "Elaborating entity \"draw_stage_2_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\"" {  } { { "middle_states.v" "s2_start" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_2_start.v(58) " "Verilog HDL assignment warning at draw_stage_2_start.v(58): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_2_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_start.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227289503 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_2_start.v(60) " "Verilog HDL assignment warning at draw_stage_2_start.v(60): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_2_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_start.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227289504 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_2_start data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1 " "Elaborating entity \"rom3200x9_stage_2_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\"" {  } { { "draw_stage_2_start.v" "U1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_start.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_2_start.v" "altsyncram_component" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_start.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_2_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_start.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_2_start.mif " "Parameter \"init_file\" = \"../stage_2_start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289537 ""}  } { { "rom3200x9_stage_2_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_start.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227289537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m1h1 " "Found entity 1: altsyncram_m1h1" {  } { { "db/altsyncram_m1h1.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_m1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227289604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227289604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m1h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated " "Elaborating entity \"altsyncram_m1h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_2_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear " "Elaborating entity \"draw_stage_2_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\"" {  } { { "middle_states.v" "s2_clear" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_2_clear.v(58) " "Verilog HDL assignment warning at draw_stage_2_clear.v(58): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_2_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_clear.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227289666 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_2_clear.v(60) " "Verilog HDL assignment warning at draw_stage_2_clear.v(60): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_2_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_clear.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227289666 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_2_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1 " "Elaborating entity \"rom3200x9_stage_2_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\"" {  } { { "draw_stage_2_clear.v" "U1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_clear.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_2_clear.v" "altsyncram_component" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_clear.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_2_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_clear.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_2_clear.mif " "Parameter \"init_file\" = \"../stage_2_clear.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289688 ""}  } { { "rom3200x9_stage_2_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_clear.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227289688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f0h1 " "Found entity 1: altsyncram_f0h1" {  } { { "db/altsyncram_f0h1.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_f0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227289773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227289773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f0h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated " "Elaborating entity \"altsyncram_f0h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_3_start data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start " "Elaborating entity \"draw_stage_3_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\"" {  } { { "middle_states.v" "s3_start" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_3_start.v(58) " "Verilog HDL assignment warning at draw_stage_3_start.v(58): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_3_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_3_start.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227289820 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_3_start.v(60) " "Verilog HDL assignment warning at draw_stage_3_start.v(60): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_3_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_3_start.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227289820 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_3_start data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1 " "Elaborating entity \"rom3200x9_stage_3_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\"" {  } { { "draw_stage_3_start.v" "U1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_3_start.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_3_start.v" "altsyncram_component" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_start.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_3_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_start.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_3_start.mif " "Parameter \"init_file\" = \"../stage_3_start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227289851 ""}  } { { "rom3200x9_stage_3_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_start.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227289851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n1h1 " "Found entity 1: altsyncram_n1h1" {  } { { "db/altsyncram_n1h1.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_n1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227289936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227289936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n1h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated " "Elaborating entity \"altsyncram_n1h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227289936 ""}
{ "Warning" "WSGN_SEARCH_FILE" "draw_stage_3_clear.v 1 1 " "Using design file draw_stage_3_clear.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_3_clear " "Found entity 1: draw_stage_3_clear" {  } { { "draw_stage_3_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_3_clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227290020 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543227290020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_3_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear " "Elaborating entity \"draw_stage_3_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\"" {  } { { "middle_states.v" "s3_clear" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_3_clear.v(58) " "Verilog HDL assignment warning at draw_stage_3_clear.v(58): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_3_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_3_clear.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227290020 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_3_clear.v(60) " "Verilog HDL assignment warning at draw_stage_3_clear.v(60): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_3_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_3_clear.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227290020 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_3_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1 " "Elaborating entity \"rom3200x9_stage_3_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\"" {  } { { "draw_stage_3_clear.v" "U1" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_3_clear.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_3_clear.v" "altsyncram_component" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_clear.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_3_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_clear.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_3_clear.mif " "Parameter \"init_file\" = \"../stage_3_clear.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290052 ""}  } { { "rom3200x9_stage_3_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_clear.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227290052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0h1 " "Found entity 1: altsyncram_g0h1" {  } { { "db/altsyncram_g0h1.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_g0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227290136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227290136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g0h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated " "Elaborating entity \"altsyncram_g0h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_map data_game_flow:DGF\|middle_states:m1\|draw_map:map " "Elaborating entity \"draw_map\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_map:map\"" {  } { { "middle_states.v" "map" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290190 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 draw_map.v(61) " "Verilog HDL assignment warning at draw_map.v(61): truncated value with size 32 to match size of target (8)" {  } { { "draw_map.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_map.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227290190 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_map.v(63) " "Verilog HDL assignment warning at draw_map.v(63): truncated value with size 32 to match size of target (7)" {  } { { "draw_map.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_map.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227290190 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase_80x40 data_game_flow:DGF\|middle_states:m1\|erase_80x40:erase_stages " "Elaborating entity \"erase_80x40\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|erase_80x40:erase_stages\"" {  } { { "middle_states.v" "erase_stages" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 erase_80x40.v(62) " "Verilog HDL assignment warning at erase_80x40.v(62): truncated value with size 32 to match size of target (7)" {  } { { "erase_80x40.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_80x40.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227290274 "|ECE241Project|data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 erase_80x40.v(64) " "Verilog HDL assignment warning at erase_80x40.v(64): truncated value with size 32 to match size of target (7)" {  } { { "erase_80x40.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_80x40.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227290274 "|ECE241Project|data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_2seconds data_game_flow:DGF\|middle_states:m1\|counter_2seconds:counter " "Elaborating entity \"counter_2seconds\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|counter_2seconds:counter\"" {  } { { "middle_states.v" "counter" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 middle_states.v(444) " "Verilog HDL assignment warning at middle_states.v(444): truncated value with size 32 to match size of target (27)" {  } { { "middle_states.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543227290274 "|ECE241Project|data_game_flow:DGF|middle_states:m1|counter_2seconds:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_game_flow control_game_flow:CGF " "Elaborating entity \"control_game_flow\" for hierarchy \"control_game_flow:CGF\"" {  } { { "ECE241Project.v" "CGF" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "ECE241Project.v" "VGA" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_files/vga_adapter.v" "user_input_translator" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_files/vga_adapter.v" "VideoMemory" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_files/vga_adapter.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE defense_map_with_turn.mif " "Parameter \"INIT_FILE\" = \"defense_map_with_turn.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290305 ""}  } { { "vga_files/vga_adapter.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227290305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vsn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vsn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vsn1 " "Found entity 1: altsyncram_vsn1" {  } { { "db/altsyncram_vsn1.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altsyncram_vsn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227290390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227290390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vsn1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vsn1:auto_generated " "Elaborating entity \"altsyncram_vsn1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vsn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_files/vga_adapter.v" "mypll" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_files/vga_pll.v" "altpll_component" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_files/vga_pll.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543227290591 ""}  } { { "vga_files/vga_pll.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543227290591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543227290669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227290669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_files/vga_adapter.v" "controller" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227290691 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543227294780 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "ECE241Project.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543227299079 "|ECE241Project|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543227299079 "|ECE241Project|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543227299079 "|ECE241Project|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543227299079 "|ECE241Project|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543227299079 "|ECE241Project|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543227299079 "|ECE241Project|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543227299079 "|ECE241Project|VGA_B[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543227299079 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543227299396 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543227310835 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Maya Murmann/ece241-git/ECE241_Project/output_files/ECE241Project.map.smsg " "Generated suppressed messages file C:/Users/Maya Murmann/ece241-git/ECE241_Project/output_files/ECE241Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227311399 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543227312239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543227312239 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543227312486 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1543227312486 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ECE241Project.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543227312856 "|ECE241Project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ECE241Project.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543227312856 "|ECE241Project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ECE241Project.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543227312856 "|ECE241Project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ECE241Project.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543227312856 "|ECE241Project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ECE241Project.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543227312856 "|ECE241Project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ECE241Project.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543227312856 "|ECE241Project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ECE241Project.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543227312856 "|ECE241Project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ECE241Project.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543227312856 "|ECE241Project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ECE241Project.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543227312856 "|ECE241Project|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543227312856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4463 " "Implemented 4463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543227312872 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543227312872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3998 " "Implemented 3998 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543227312872 ""} { "Info" "ICUT_CUT_TM_RAMS" "414 " "Implemented 414 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543227312872 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543227312872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543227312872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543227312972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 05:15:12 2018 " "Processing ended: Mon Nov 26 05:15:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543227312972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543227312972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543227312972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543227312972 ""}
>>>>>>> 2e03ac3a09aa4635b1a9316da8ff8e3f79b5bfbd
