Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 13:21:31 2024
| Host         : DESKTOP-S7QFKVR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     75          
TIMING-18  Warning           Missing input or output delay   31          
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (148)
5. checking no_input_delay (11)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 75 register/latch pins with no clock driven by root clock pin: baudRateInst/baudClk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (148)
--------------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.883        0.000                      0                  136        0.158        0.000                      0                  136        4.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.883        0.000                      0                  136        0.158        0.000                      0                  136        4.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 2.543ns (45.947%)  route 2.992ns (54.053%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.562     5.083    baudRateInst/CLK
    SLICE_X34Y40         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.638     6.239    baudRateInst/counter_reg[0]
    SLICE_X35Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.819    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.933    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.047    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.161    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.275    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.389    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  baudRateInst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.503    baudRateInst/counter_reg[0]_i_11_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.837 f  baudRateInst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.818     8.656    baudRateInst/p_0_in[30]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.303     8.959 f  baudRateInst/counter[0]_i_7/O
                         net (fo=1, routed)           0.549     9.507    baudRateInst/counter[0]_i_7_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.631 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.986    10.618    baudRateInst/clear
    SLICE_X34Y45         FDRE                                         r  baudRateInst/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    baudRateInst/CLK
    SLICE_X34Y45         FDRE                                         r  baudRateInst/counter_reg[20]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    14.501    baudRateInst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 2.543ns (45.947%)  route 2.992ns (54.053%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.562     5.083    baudRateInst/CLK
    SLICE_X34Y40         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.638     6.239    baudRateInst/counter_reg[0]
    SLICE_X35Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.819    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.933    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.047    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.161    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.275    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.389    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  baudRateInst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.503    baudRateInst/counter_reg[0]_i_11_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.837 f  baudRateInst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.818     8.656    baudRateInst/p_0_in[30]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.303     8.959 f  baudRateInst/counter[0]_i_7/O
                         net (fo=1, routed)           0.549     9.507    baudRateInst/counter[0]_i_7_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.631 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.986    10.618    baudRateInst/clear
    SLICE_X34Y45         FDRE                                         r  baudRateInst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    baudRateInst/CLK
    SLICE_X34Y45         FDRE                                         r  baudRateInst/counter_reg[21]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    14.501    baudRateInst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 2.543ns (45.947%)  route 2.992ns (54.053%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.562     5.083    baudRateInst/CLK
    SLICE_X34Y40         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.638     6.239    baudRateInst/counter_reg[0]
    SLICE_X35Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.819    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.933    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.047    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.161    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.275    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.389    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  baudRateInst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.503    baudRateInst/counter_reg[0]_i_11_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.837 f  baudRateInst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.818     8.656    baudRateInst/p_0_in[30]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.303     8.959 f  baudRateInst/counter[0]_i_7/O
                         net (fo=1, routed)           0.549     9.507    baudRateInst/counter[0]_i_7_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.631 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.986    10.618    baudRateInst/clear
    SLICE_X34Y45         FDRE                                         r  baudRateInst/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    baudRateInst/CLK
    SLICE_X34Y45         FDRE                                         r  baudRateInst/counter_reg[22]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    14.501    baudRateInst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 2.543ns (45.947%)  route 2.992ns (54.053%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.562     5.083    baudRateInst/CLK
    SLICE_X34Y40         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.638     6.239    baudRateInst/counter_reg[0]
    SLICE_X35Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.819    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.933    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.047    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.161    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.275    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.389    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  baudRateInst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.503    baudRateInst/counter_reg[0]_i_11_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.837 f  baudRateInst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.818     8.656    baudRateInst/p_0_in[30]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.303     8.959 f  baudRateInst/counter[0]_i_7/O
                         net (fo=1, routed)           0.549     9.507    baudRateInst/counter[0]_i_7_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.631 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.986    10.618    baudRateInst/clear
    SLICE_X34Y45         FDRE                                         r  baudRateInst/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    baudRateInst/CLK
    SLICE_X34Y45         FDRE                                         r  baudRateInst/counter_reg[23]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    14.501    baudRateInst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 2.543ns (45.991%)  route 2.986ns (54.009%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.562     5.083    baudRateInst/CLK
    SLICE_X34Y40         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.638     6.239    baudRateInst/counter_reg[0]
    SLICE_X35Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.819    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.933    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.047    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.161    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.275    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.389    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  baudRateInst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.503    baudRateInst/counter_reg[0]_i_11_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.837 f  baudRateInst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.818     8.656    baudRateInst/p_0_in[30]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.303     8.959 f  baudRateInst/counter[0]_i_7/O
                         net (fo=1, routed)           0.549     9.507    baudRateInst/counter[0]_i_7_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.631 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.981    10.613    baudRateInst/clear
    SLICE_X34Y46         FDRE                                         r  baudRateInst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    baudRateInst/CLK
    SLICE_X34Y46         FDRE                                         r  baudRateInst/counter_reg[24]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    baudRateInst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  3.888    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 2.543ns (45.991%)  route 2.986ns (54.009%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.562     5.083    baudRateInst/CLK
    SLICE_X34Y40         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.638     6.239    baudRateInst/counter_reg[0]
    SLICE_X35Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.819    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.933    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.047    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.161    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.275    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.389    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  baudRateInst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.503    baudRateInst/counter_reg[0]_i_11_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.837 f  baudRateInst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.818     8.656    baudRateInst/p_0_in[30]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.303     8.959 f  baudRateInst/counter[0]_i_7/O
                         net (fo=1, routed)           0.549     9.507    baudRateInst/counter[0]_i_7_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.631 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.981    10.613    baudRateInst/clear
    SLICE_X34Y46         FDRE                                         r  baudRateInst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    baudRateInst/CLK
    SLICE_X34Y46         FDRE                                         r  baudRateInst/counter_reg[25]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    baudRateInst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  3.888    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 2.543ns (45.991%)  route 2.986ns (54.009%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.562     5.083    baudRateInst/CLK
    SLICE_X34Y40         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.638     6.239    baudRateInst/counter_reg[0]
    SLICE_X35Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.819    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.933    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.047    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.161    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.275    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.389    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  baudRateInst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.503    baudRateInst/counter_reg[0]_i_11_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.837 f  baudRateInst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.818     8.656    baudRateInst/p_0_in[30]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.303     8.959 f  baudRateInst/counter[0]_i_7/O
                         net (fo=1, routed)           0.549     9.507    baudRateInst/counter[0]_i_7_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.631 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.981    10.613    baudRateInst/clear
    SLICE_X34Y46         FDRE                                         r  baudRateInst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    baudRateInst/CLK
    SLICE_X34Y46         FDRE                                         r  baudRateInst/counter_reg[26]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    baudRateInst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  3.888    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 2.543ns (45.991%)  route 2.986ns (54.009%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.562     5.083    baudRateInst/CLK
    SLICE_X34Y40         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.638     6.239    baudRateInst/counter_reg[0]
    SLICE_X35Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.819    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.933    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.047    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.161    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.275    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.389    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  baudRateInst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.503    baudRateInst/counter_reg[0]_i_11_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.837 f  baudRateInst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.818     8.656    baudRateInst/p_0_in[30]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.303     8.959 f  baudRateInst/counter[0]_i_7/O
                         net (fo=1, routed)           0.549     9.507    baudRateInst/counter[0]_i_7_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.631 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.981    10.613    baudRateInst/clear
    SLICE_X34Y46         FDRE                                         r  baudRateInst/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    baudRateInst/CLK
    SLICE_X34Y46         FDRE                                         r  baudRateInst/counter_reg[27]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    baudRateInst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  3.888    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 2.543ns (47.126%)  route 2.853ns (52.874%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.562     5.083    baudRateInst/CLK
    SLICE_X34Y40         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.638     6.239    baudRateInst/counter_reg[0]
    SLICE_X35Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.819    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.933    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.047    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.161    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.275    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.389    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  baudRateInst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.503    baudRateInst/counter_reg[0]_i_11_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.837 f  baudRateInst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.818     8.656    baudRateInst/p_0_in[30]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.303     8.959 f  baudRateInst/counter[0]_i_7/O
                         net (fo=1, routed)           0.549     9.507    baudRateInst/counter[0]_i_7_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.631 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.848    10.479    baudRateInst/clear
    SLICE_X34Y44         FDRE                                         r  baudRateInst/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    baudRateInst/CLK
    SLICE_X34Y44         FDRE                                         r  baudRateInst/counter_reg[16]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.501    baudRateInst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 2.543ns (47.126%)  route 2.853ns (52.874%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.562     5.083    baudRateInst/CLK
    SLICE_X34Y40         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.638     6.239    baudRateInst/counter_reg[0]
    SLICE_X35Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.819 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.819    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.933    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.047    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.161    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.275    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.389    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  baudRateInst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.503    baudRateInst/counter_reg[0]_i_11_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.837 f  baudRateInst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.818     8.656    baudRateInst/p_0_in[30]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.303     8.959 f  baudRateInst/counter[0]_i_7/O
                         net (fo=1, routed)           0.549     9.507    baudRateInst/counter[0]_i_7_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.631 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.848    10.479    baudRateInst/clear
    SLICE_X34Y44         FDRE                                         r  baudRateInst/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    baudRateInst/CLK
    SLICE_X34Y44         FDRE                                         r  baudRateInst/counter_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.501    baudRateInst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  4.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.733%)  route 0.077ns (29.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.595     1.478    nolabel_line91/vga_sync_unit/CLK
    SLICE_X0Y6           FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.141     1.619 f  nolabel_line91/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.077     1.696    nolabel_line91/vga_sync_unit/h_count_reg_reg_n_0_[9]
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.045     1.741 r  nolabel_line91/vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.741    nolabel_line91/vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X1Y6           FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     1.993    nolabel_line91/vga_sync_unit/CLK
    SLICE_X1Y6           FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y6           FDCE (Hold_fdce_C_D)         0.092     1.583    nolabel_line91/vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.200%)  route 0.170ns (47.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.595     1.478    nolabel_line91/vga_sync_unit/CLK
    SLICE_X1Y6           FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     1.619 f  nolabel_line91/vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=14, routed)          0.170     1.789    nolabel_line91/vga_sync_unit/h_count_reg_reg_n_0_[5]
    SLICE_X3Y7           LUT5 (Prop_lut5_I4_O)        0.045     1.834 r  nolabel_line91/vga_sync_unit/rom_addr_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.834    nolabel_line91/rom1/D[8]
    SLICE_X3Y7           FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    nolabel_line91/rom1/CLK
    SLICE_X3Y7           FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[8]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.091     1.584    nolabel_line91/rom1/rom_addr_next_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.053%)  route 0.171ns (47.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.595     1.478    nolabel_line91/vga_sync_unit/CLK
    SLICE_X1Y6           FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     1.619 f  nolabel_line91/vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=14, routed)          0.171     1.790    nolabel_line91/vga_sync_unit/h_count_reg_reg_n_0_[5]
    SLICE_X3Y7           LUT5 (Prop_lut5_I4_O)        0.045     1.835 r  nolabel_line91/vga_sync_unit/rom_addr_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.835    nolabel_line91/rom1/D[9]
    SLICE_X3Y7           FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    nolabel_line91/rom1/CLK
    SLICE_X3Y7           FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[9]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.092     1.585    nolabel_line91/rom1/rom_addr_next_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.367%)  route 0.200ns (58.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.594     1.477    nolabel_line91/vga_sync_unit/CLK
    SLICE_X0Y8           FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.200     1.818    nolabel_line91/rom1/D[2]
    SLICE_X2Y7           FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    nolabel_line91/rom1/CLK
    SLICE_X2Y7           FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.063     1.556    nolabel_line91/rom1/rom_addr_next_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.303%)  route 0.184ns (49.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.594     1.477    nolabel_line91/vga_sync_unit/CLK
    SLICE_X0Y8           FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  nolabel_line91/vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.184     1.802    nolabel_line91/vga_sync_unit/D[1]
    SLICE_X1Y7           LUT5 (Prop_lut5_I4_O)        0.045     1.847 r  nolabel_line91/vga_sync_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    nolabel_line91/vga_sync_unit/v_count_reg[0]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    nolabel_line91/vga_sync_unit/CLK
    SLICE_X1Y7           FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y7           FDCE (Hold_fdce_C_D)         0.091     1.584    nolabel_line91/vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.684%)  route 0.129ns (36.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.594     1.477    nolabel_line91/vga_sync_unit/CLK
    SLICE_X1Y7           FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.128     1.605 r  nolabel_line91/vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.129     1.734    nolabel_line91/vga_sync_unit/v_count_reg_reg_n_0_[7]
    SLICE_X1Y7           LUT6 (Prop_lut6_I4_O)        0.098     1.832 r  nolabel_line91/vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.832    nolabel_line91/vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    nolabel_line91/vga_sync_unit/CLK
    SLICE_X1Y7           FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y7           FDCE (Hold_fdce_C_D)         0.092     1.569    nolabel_line91/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/baudClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/baudClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.563     1.446    baudRateInst/CLK
    SLICE_X33Y46         FDRE                                         r  baudRateInst/baudClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudRateInst/baudClk_reg/Q
                         net (fo=2, routed)           0.168     1.755    baudRateInst/baudClk
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.800 r  baudRateInst/baudClk_i_1/O
                         net (fo=1, routed)           0.000     1.800    baudRateInst/baudClk_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  baudRateInst/baudClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.832     1.959    baudRateInst/CLK
    SLICE_X33Y46         FDRE                                         r  baudRateInst/baudClk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    baudRateInst/baudClk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line91/readAscii_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.226ns (60.619%)  route 0.147ns (39.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.593     1.476    nolabel_line91/CLK
    SLICE_X3Y11          FDRE                                         r  nolabel_line91/readAscii_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  nolabel_line91/readAscii_reg[0][6]/Q
                         net (fo=1, routed)           0.147     1.751    nolabel_line91/vga_sync_unit/rom_addr_next_reg[10][6]
    SLICE_X3Y9           LUT4 (Prop_lut4_I1_O)        0.098     1.849 r  nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_1/O
                         net (fo=1, routed)           0.000     1.849    nolabel_line91/rom1/D[10]
    SLICE_X3Y9           FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    nolabel_line91/rom1/CLK
    SLICE_X3Y9           FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[10]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.092     1.585    nolabel_line91/rom1/rom_addr_next_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.562     1.445    baudRateInst/CLK
    SLICE_X34Y46         FDRE                                         r  baudRateInst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  baudRateInst/counter_reg[26]/Q
                         net (fo=2, routed)           0.125     1.735    baudRateInst/counter_reg[26]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  baudRateInst/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    baudRateInst/counter_reg[24]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  baudRateInst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.831     1.958    baudRateInst/CLK
    SLICE_X34Y46         FDRE                                         r  baudRateInst/counter_reg[26]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    baudRateInst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.563     1.446    baudRateInst/CLK
    SLICE_X34Y47         FDRE                                         r  baudRateInst/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  baudRateInst/counter_reg[30]/Q
                         net (fo=2, routed)           0.125     1.736    baudRateInst/counter_reg[30]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  baudRateInst/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    baudRateInst/counter_reg[28]_i_1_n_5
    SLICE_X34Y47         FDRE                                         r  baudRateInst/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.832     1.959    baudRateInst/CLK
    SLICE_X34Y47         FDRE                                         r  baudRateInst/counter_reg[30]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    baudRateInst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    lastInput_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    lastInput_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    lastInput_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    lastInput_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    lastInput_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    lastInput_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    lastInput_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    lastInput_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    updateFromUART_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    lastInput_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    lastInput_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    lastInput_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    lastInput_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    lastInput_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    lastInput_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    lastInput_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    lastInput_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    lastInput_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    lastInput_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    lastInput_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    lastInput_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    lastInput_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    lastInput_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    lastInput_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    lastInput_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    lastInput_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    lastInput_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    lastInput_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    lastInput_reg[4]/C



