#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000241e60bf380 .scope module, "seven_seg" "seven_seg" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_100mhz";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "Anode_Activate";
    .port_info 3 /OUTPUT 7 "LED_out";
v00000241e6119380_0 .var "Anode_Activate", 3 0;
v00000241e6119420_0 .var "LED_BCD", 3 0;
v00000241e6118020_0 .net "LED_activating_counter", 1 0, L_00000241e612c5d0;  1 drivers
v00000241e6117da0_0 .var "LED_out", 6 0;
o00000241e60c3b58 .functor BUFZ 1, C4<z>; HiZ drive
v00000241e6118c00_0 .net "clk_100mhz", 0 0, o00000241e60c3b58;  0 drivers
v00000241e6117e40_0 .var "clk_1hz", 0 0;
v00000241e6118700_0 .var "count", 31 0;
v00000241e6118fc0_0 .var "displayed_number", 15 0;
v00000241e61180c0_0 .var "refresh_counter", 19 0;
o00000241e60c2778 .functor BUFZ 1, C4<z>; HiZ drive
v00000241e6118160_0 .net "reset", 0 0, o00000241e60c2778;  0 drivers
v00000241e61183e0_0 .net "result", 31 0, L_00000241e604c140;  1 drivers
E_00000241e6039350 .event anyedge, v00000241e6119420_0;
E_00000241e60390d0 .event anyedge, v00000241e6118020_0, v00000241e6118fc0_0;
E_00000241e6038490 .event posedge, v00000241e6114000_0, v00000241e6118c00_0;
L_00000241e612c5d0 .part v00000241e61180c0_0, 18, 2;
S_00000241e5fed0c0 .scope module, "uut" "top_module" 2 21, 3 1 0, S_00000241e60bf380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "display_data";
v00000241e61168d0_0 .net "ALUControl", 3 0, v00000241e60c0770_0;  1 drivers
v00000241e6116290_0 .net "ALUSrc", 0 0, v00000241e60c0090_0;  1 drivers
v00000241e6116330_0 .net "Carry", 0 0, v00000241e60c1170_0;  1 drivers
v00000241e6116650_0 .net "DataAddr", 31 0, v00000241e6034570_0;  1 drivers
v00000241e61163d0_0 .net "ImmSrc", 1 0, v00000241e60bf9b0_0;  1 drivers
v00000241e61166f0_0 .net "Instr", 31 0, L_00000241e604c1b0;  1 drivers
v00000241e6116970_0 .net "MemWrite", 0 0, v00000241e60c08b0_0;  1 drivers
v00000241e6116a10_0 .net "Negative", 0 0, v00000241e60c1210_0;  1 drivers
v00000241e6115930_0 .net "Overflow", 0 0, v00000241e6033c10_0;  1 drivers
v00000241e6116ab0_0 .net "PC", 31 0, v00000241e61155e0_0;  1 drivers
v00000241e6116bf0_0 .net "PCSrc", 0 0, L_00000241e604bb90;  1 drivers
v00000241e6116c90_0 .net "ReadData", 31 0, L_00000241e604c680;  1 drivers
o00000241e60c1c68 .functor BUFZ 1, C4<z>; HiZ drive
v00000241e6116d30_0 .net "RegSrc", 0 0, o00000241e60c1c68;  0 drivers
v00000241e6116e70_0 .net "RegWrite", 0 0, v00000241e60bf730_0;  1 drivers
v00000241e6116fb0_0 .net "ResultSrc", 1 0, v00000241e60c12b0_0;  1 drivers
v00000241e6117550_0 .net "WriteData", 31 0, L_00000241e604bce0;  1 drivers
v00000241e61175f0_0 .net "Zero", 0 0, v00000241e60351f0_0;  1 drivers
v00000241e6117690_0 .net "clk", 0 0, v00000241e6117e40_0;  1 drivers
v00000241e60bf7d0_0 .net "display_data", 31 0, L_00000241e604c140;  alias, 1 drivers
v00000241e61191a0_0 .net "reset", 0 0, o00000241e60c2778;  alias, 0 drivers
S_00000241e5fed250 .scope module, "CP1" "controlpath" 3 20, 4 1 0, S_00000241e5fed0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 32 "Instr";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegSrc";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 4 "ALUControl";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
L_00000241e604bf10 .functor BUFZ 1, v00000241e60c08b0_0, C4<0>, C4<0>, C4<0>;
L_00000241e604bb90 .functor AND 1, v00000241e60bfa50_0, v00000241e60351f0_0, C4<1>, C4<1>;
v00000241e60bfc30_0 .net "ALUControl", 3 0, v00000241e60c0770_0;  alias, 1 drivers
v00000241e60c1530_0 .net "ALUOp", 1 0, v00000241e60c06d0_0;  1 drivers
v00000241e60bfd70_0 .net "ALUSrc", 0 0, v00000241e60c0090_0;  alias, 1 drivers
v00000241e60c0bd0_0 .net "Branch", 0 0, v00000241e60bfa50_0;  1 drivers
v00000241e60bfe10_0 .net "ImmSrc", 1 0, v00000241e60bf9b0_0;  alias, 1 drivers
v00000241e60c03b0_0 .net "Instr", 31 0, L_00000241e604c1b0;  alias, 1 drivers
v00000241e60c0ef0_0 .net "Jump", 0 0, v00000241e60c09f0_0;  1 drivers
v00000241e60c0630_0 .net "MemWrite", 0 0, v00000241e60c08b0_0;  alias, 1 drivers
v00000241e60c0b30_0 .net "PCSrc", 0 0, L_00000241e604bb90;  alias, 1 drivers
v00000241e60bf910_0 .net "RegSrc", 0 0, o00000241e60c1c68;  alias, 0 drivers
v00000241e60c0c70_0 .net "RegWrite", 0 0, v00000241e60bf730_0;  alias, 1 drivers
v00000241e60bf870_0 .net "ResultSrc", 1 0, v00000241e60c12b0_0;  alias, 1 drivers
v00000241e60c0d10_0 .net "WE", 0 0, L_00000241e604bf10;  1 drivers
v00000241e60c01d0_0 .net "Zero", 0 0, v00000241e60351f0_0;  alias, 1 drivers
L_00000241e612b6d0 .part L_00000241e604c1b0, 0, 7;
L_00000241e612c2b0 .part L_00000241e604c1b0, 12, 3;
L_00000241e612b8b0 .part L_00000241e604c1b0, 30, 1;
L_00000241e612c3f0 .part L_00000241e604c1b0, 4, 1;
S_00000241e5fe0e80 .scope module, "AD1" "ALU_Decoder" 4 27, 5 1 0, S_00000241e5fed250;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "opb5";
    .port_info 4 /OUTPUT 4 "ALUControl";
v00000241e60c0770_0 .var "ALUControl", 3 0;
v00000241e60bfcd0_0 .net "ALUOp", 1 0, v00000241e60c06d0_0;  alias, 1 drivers
v00000241e60bfaf0_0 .net "funct3", 2 0, L_00000241e612c2b0;  1 drivers
v00000241e60c13f0_0 .net "funct7b5", 0 0, L_00000241e612b8b0;  1 drivers
v00000241e60bfb90_0 .net "opb5", 0 0, L_00000241e612c3f0;  1 drivers
E_00000241e6038550 .event anyedge, v00000241e60bfb90_0, v00000241e60c13f0_0, v00000241e60bfaf0_0, v00000241e60bfcd0_0;
S_00000241e5fe1010 .scope module, "MD1" "Main_Decoder" 4 21, 6 1 0, S_00000241e5fed250;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "Jump";
v00000241e60c06d0_0 .var "ALUOp", 1 0;
v00000241e60c0090_0 .var "ALUSrc", 0 0;
v00000241e60bfa50_0 .var "Branch", 0 0;
v00000241e60bf9b0_0 .var "ImmSrc", 1 0;
v00000241e60c09f0_0 .var "Jump", 0 0;
v00000241e60c08b0_0 .var "MemWrite", 0 0;
v00000241e60bf730_0 .var "RegWrite", 0 0;
v00000241e60c12b0_0 .var "ResultSrc", 1 0;
v00000241e60c0950_0 .net "op", 6 0, L_00000241e612b6d0;  1 drivers
E_00000241e6039390 .event anyedge, v00000241e60c0950_0;
S_00000241e5fb1760 .scope module, "DM1" "Data_Memory" 3 24, 7 1 0, S_00000241e5fed0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /OUTPUT 32 "RD";
L_00000241e604c680 .functor BUFZ 32, L_00000241e612a870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000241e60bfeb0_0 .net "A", 31 0, v00000241e6034570_0;  alias, 1 drivers
v00000241e60c0450_0 .net "CLK", 0 0, v00000241e6117e40_0;  alias, 1 drivers
v00000241e60c1490_0 .net "RD", 31 0, L_00000241e604c680;  alias, 1 drivers
v00000241e60c0130_0 .net "WD", 31 0, L_00000241e604bce0;  alias, 1 drivers
v00000241e60c0270_0 .net "WE", 0 0, v00000241e60c08b0_0;  alias, 1 drivers
v00000241e60c0310_0 .net *"_ivl_0", 31 0, L_00000241e612a870;  1 drivers
v00000241e60c0f90_0 .net *"_ivl_3", 29 0, L_00000241e612bbd0;  1 drivers
v00000241e60c04f0_0 .var/i "i", 31 0;
v00000241e60c1350 .array "mem", 63 0, 31 0;
E_00000241e6038710 .event posedge, v00000241e60c0450_0;
L_00000241e612a870 .array/port v00000241e60c1350, L_00000241e612bbd0;
L_00000241e612bbd0 .part v00000241e6034570_0, 2, 30;
S_00000241e5fb18f0 .scope module, "DP1" "datapath" 3 15, 8 1 0, S_00000241e5fed0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 1 "ALUSrc";
    .port_info 2 /INPUT 1 "PCSrc";
    .port_info 3 /INPUT 1 "RegSrc";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 2 "ResultSrc";
    .port_info 6 /INPUT 4 "ALUControl";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 32 "RD";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 1 "Zero";
    .port_info 12 /OUTPUT 1 "Overflow";
    .port_info 13 /OUTPUT 1 "Carry";
    .port_info 14 /OUTPUT 1 "Negative";
    .port_info 15 /OUTPUT 32 "PC";
    .port_info 16 /OUTPUT 32 "WD";
    .port_info 17 /OUTPUT 32 "ALUResult";
    .port_info 18 /OUTPUT 32 "display_data";
L_00000241e604bce0 .functor BUFZ 32, L_00000241e612acd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000241e6114140_0 .net "ALUControl", 3 0, v00000241e60c0770_0;  alias, 1 drivers
v00000241e61159d0_0 .net "ALUResult", 31 0, v00000241e6034570_0;  alias, 1 drivers
v00000241e6115ed0_0 .net "ALUSrc", 0 0, v00000241e60c0090_0;  alias, 1 drivers
v00000241e6117190_0 .net "B", 31 0, v00000241e60c0db0_0;  1 drivers
v00000241e6115c50_0 .net "Carry", 0 0, v00000241e60c1170_0;  alias, 1 drivers
v00000241e6117230_0 .net "ImmExt", 31 0, v00000241e6115360_0;  1 drivers
v00000241e6116b50_0 .net "ImmSrc", 1 0, v00000241e60bf9b0_0;  alias, 1 drivers
v00000241e6116f10_0 .net "Instr", 31 0, L_00000241e604c1b0;  alias, 1 drivers
v00000241e6115d90_0 .net "Negative", 0 0, v00000241e60c1210_0;  alias, 1 drivers
v00000241e6116470_0 .net "Overflow", 0 0, v00000241e6033c10_0;  alias, 1 drivers
v00000241e6115b10_0 .net "PC", 31 0, v00000241e61155e0_0;  alias, 1 drivers
v00000241e6116830_0 .net "PCPlus4", 31 0, L_00000241e612b310;  1 drivers
v00000241e6115bb0_0 .net "PCSrc", 0 0, L_00000241e604bb90;  alias, 1 drivers
v00000241e6117370_0 .net "PCTarget", 31 0, L_00000241e612c210;  1 drivers
v00000241e6116510_0 .net "PC_Next", 31 0, v00000241e6114e60_0;  1 drivers
v00000241e6116dd0_0 .net "RD", 31 0, L_00000241e604c680;  alias, 1 drivers
v00000241e6115a70_0 .net "RD1", 31 0, L_00000241e612ac30;  1 drivers
v00000241e6117050_0 .net "RD2", 31 0, L_00000241e612acd0;  1 drivers
v00000241e61165b0_0 .net "RegSrc", 0 0, o00000241e60c1c68;  alias, 0 drivers
v00000241e6115f70_0 .net "RegWrite", 0 0, v00000241e60bf730_0;  alias, 1 drivers
v00000241e6116010_0 .net "Result", 31 0, v00000241e6113f60_0;  1 drivers
v00000241e6115cf0_0 .net "ResultSrc", 1 0, v00000241e60c12b0_0;  alias, 1 drivers
v00000241e61170f0_0 .net "WD", 31 0, L_00000241e604bce0;  alias, 1 drivers
v00000241e61172d0_0 .net "Zero", 0 0, v00000241e60351f0_0;  alias, 1 drivers
v00000241e6115890_0 .net "clk", 0 0, v00000241e6117e40_0;  alias, 1 drivers
v00000241e6115e30_0 .net "display_data", 31 0, L_00000241e604c140;  alias, 1 drivers
v00000241e61157f0_0 .net "reset", 0 0, o00000241e60c2778;  alias, 0 drivers
L_00000241e612b590 .part L_00000241e604c1b0, 15, 5;
L_00000241e612b630 .part L_00000241e604c1b0, 20, 5;
L_00000241e612c170 .part L_00000241e604c1b0, 7, 5;
S_00000241e5fa8260 .scope module, "ALM" "ALU_Mux" 8 48, 9 1 0, S_00000241e5fb18f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "WD";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "B";
v00000241e60c15d0_0 .net "ALUSrc", 0 0, v00000241e60c0090_0;  alias, 1 drivers
v00000241e60c0db0_0 .var "B", 31 0;
v00000241e60c0590_0 .net "ImmExt", 31 0, v00000241e6115360_0;  alias, 1 drivers
v00000241e60c0e50_0 .net "WD", 31 0, L_00000241e612acd0;  alias, 1 drivers
E_00000241e6038750 .event anyedge, v00000241e60c0090_0, v00000241e60c0e50_0, v00000241e60c0590_0;
S_00000241e5fa83f0 .scope module, "AR" "ALU" 8 51, 10 1 0, S_00000241e5fb18f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Overflow";
    .port_info 6 /OUTPUT 1 "Carry";
    .port_info 7 /OUTPUT 1 "Negative";
v00000241e60c1030_0 .net "A", 31 0, L_00000241e612ac30;  alias, 1 drivers
v00000241e60c10d0_0 .net "B", 31 0, v00000241e60c0db0_0;  alias, 1 drivers
v00000241e60c1170_0 .var "Carry", 0 0;
v00000241e60c1210_0 .var "Negative", 0 0;
v00000241e6033c10_0 .var "Overflow", 0 0;
v00000241e60351f0_0 .var "Zero", 0 0;
v00000241e6033df0_0 .net "control", 3 0, v00000241e60c0770_0;  alias, 1 drivers
v00000241e6034570_0 .var "result", 31 0;
v00000241e6034750_0 .var "temp", 32 0;
E_00000241e6038b10/0 .event anyedge, v00000241e60c0770_0, v00000241e60c1030_0, v00000241e60c0db0_0, v00000241e6034750_0;
E_00000241e6038b10/1 .event anyedge, v00000241e60bfeb0_0;
E_00000241e6038b10 .event/or E_00000241e6038b10/0, E_00000241e6038b10/1;
S_00000241e5fe6c10 .scope module, "P1" "PC_Plus_4" 8 30, 11 1 0, S_00000241e5fb18f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCPlus4";
v00000241e601e740_0 .net "PC", 31 0, v00000241e61155e0_0;  alias, 1 drivers
v00000241e6113d80_0 .net "PCPlus4", 31 0, L_00000241e612b310;  alias, 1 drivers
v00000241e6114f00_0 .var/i "p4", 31 0;
L_00000241e612b310 .arith/sum 32, v00000241e61155e0_0, v00000241e6114f00_0;
S_00000241e5fe6da0 .scope module, "P2" "PC_Target" 8 31, 12 1 0, S_00000241e5fb18f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /OUTPUT 32 "PCTarget";
v00000241e61148c0_0 .net "ImmExt", 31 0, v00000241e6115360_0;  alias, 1 drivers
v00000241e6114d20_0 .net "PC", 31 0, v00000241e61155e0_0;  alias, 1 drivers
v00000241e6114460_0 .net "PCTarget", 31 0, L_00000241e612c210;  alias, 1 drivers
L_00000241e612c210 .arith/sum 32, v00000241e61155e0_0, v00000241e6115360_0;
S_00000241e5fd71a0 .scope module, "P3" "PC_Mux" 8 32, 13 1 0, S_00000241e5fb18f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PCSrc";
    .port_info 1 /INPUT 32 "PC_Target";
    .port_info 2 /INPUT 32 "PC_Plus_4";
    .port_info 3 /OUTPUT 32 "PC_Next";
v00000241e6114fa0_0 .net "PCSrc", 0 0, L_00000241e604bb90;  alias, 1 drivers
v00000241e6114e60_0 .var "PC_Next", 31 0;
v00000241e6113920_0 .net "PC_Plus_4", 31 0, L_00000241e612b310;  alias, 1 drivers
v00000241e6113c40_0 .net "PC_Target", 31 0, L_00000241e612c210;  alias, 1 drivers
E_00000241e6039f50 .event anyedge, v00000241e60c0b30_0, v00000241e6114460_0, v00000241e6113d80_0;
S_00000241e5fd7330 .scope module, "PC1" "PC_Reg" 8 35, 14 1 0, S_00000241e5fb18f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "PC";
v00000241e61155e0_0 .var "PC", 31 0;
v00000241e6115040_0 .net "PCNext", 31 0, v00000241e6114e60_0;  alias, 1 drivers
v00000241e6114820_0 .net "clk", 0 0, v00000241e6117e40_0;  alias, 1 drivers
v00000241e6114000_0 .net "reset", 0 0, o00000241e60c2778;  alias, 0 drivers
E_00000241e6039c50 .event posedge, v00000241e6114000_0, v00000241e60c0450_0;
S_00000241e5fd6c70 .scope module, "RF" "Register_File" 8 44, 15 1 0, S_00000241e5fb18f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RA1";
    .port_info 1 /INPUT 5 "RA2";
    .port_info 2 /INPUT 5 "WA3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "WE3";
    .port_info 5 /INPUT 1 "CLK";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
    .port_info 8 /OUTPUT 32 "display_data";
v00000241e6113e20_4 .array/port v00000241e6113e20, 4;
L_00000241e604c140 .functor BUFZ 32, v00000241e6113e20_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000241e6114aa0_0 .net "CLK", 0 0, v00000241e6117e40_0;  alias, 1 drivers
v00000241e6114500_0 .net "RA1", 4 0, L_00000241e612b590;  1 drivers
v00000241e6114b40_0 .net "RA2", 4 0, L_00000241e612b630;  1 drivers
v00000241e61145a0_0 .net "RD1", 31 0, L_00000241e612ac30;  alias, 1 drivers
v00000241e6115400_0 .net "RD2", 31 0, L_00000241e612acd0;  alias, 1 drivers
v00000241e6114a00_0 .net "WA3", 4 0, L_00000241e612c170;  1 drivers
v00000241e6113ce0_0 .net "WD3", 31 0, v00000241e6113f60_0;  alias, 1 drivers
v00000241e6114280_0 .net "WE3", 0 0, v00000241e60bf730_0;  alias, 1 drivers
v00000241e6114be0_0 .net *"_ivl_0", 31 0, L_00000241e612b1d0;  1 drivers
v00000241e6113b00_0 .net *"_ivl_10", 31 0, L_00000241e612b270;  1 drivers
v00000241e61154a0_0 .net *"_ivl_12", 6 0, L_00000241e612b3b0;  1 drivers
L_00000241e612e920 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241e6113880_0 .net *"_ivl_15", 1 0, L_00000241e612e920;  1 drivers
v00000241e61141e0_0 .net *"_ivl_18", 31 0, L_00000241e612bb30;  1 drivers
L_00000241e612e968 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e6114320_0 .net *"_ivl_21", 26 0, L_00000241e612e968;  1 drivers
L_00000241e612e9b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e61150e0_0 .net/2u *"_ivl_22", 31 0, L_00000241e612e9b0;  1 drivers
v00000241e6114960_0 .net *"_ivl_24", 0 0, L_00000241e612c0d0;  1 drivers
L_00000241e612e9f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e6114c80_0 .net/2u *"_ivl_26", 31 0, L_00000241e612e9f8;  1 drivers
v00000241e61143c0_0 .net *"_ivl_28", 31 0, L_00000241e612b4f0;  1 drivers
L_00000241e612e848 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e6114640_0 .net *"_ivl_3", 26 0, L_00000241e612e848;  1 drivers
v00000241e6113a60_0 .net *"_ivl_30", 6 0, L_00000241e612c490;  1 drivers
L_00000241e612ea40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241e61146e0_0 .net *"_ivl_33", 1 0, L_00000241e612ea40;  1 drivers
L_00000241e612e890 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e6114dc0_0 .net/2u *"_ivl_4", 31 0, L_00000241e612e890;  1 drivers
v00000241e6114780_0 .net *"_ivl_6", 0 0, L_00000241e612ab90;  1 drivers
L_00000241e612e8d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e6115180_0 .net/2u *"_ivl_8", 31 0, L_00000241e612e8d8;  1 drivers
v00000241e61139c0_0 .net "display_data", 31 0, L_00000241e604c140;  alias, 1 drivers
v00000241e6115540_0 .var/i "i", 31 0;
v00000241e6113e20 .array "regfile", 31 0, 31 0;
L_00000241e612b1d0 .concat [ 5 27 0 0], L_00000241e612b590, L_00000241e612e848;
L_00000241e612ab90 .cmp/eq 32, L_00000241e612b1d0, L_00000241e612e890;
L_00000241e612b270 .array/port v00000241e6113e20, L_00000241e612b3b0;
L_00000241e612b3b0 .concat [ 5 2 0 0], L_00000241e612b590, L_00000241e612e920;
L_00000241e612ac30 .functor MUXZ 32, L_00000241e612b270, L_00000241e612e8d8, L_00000241e612ab90, C4<>;
L_00000241e612bb30 .concat [ 5 27 0 0], L_00000241e612b630, L_00000241e612e968;
L_00000241e612c0d0 .cmp/eq 32, L_00000241e612bb30, L_00000241e612e9b0;
L_00000241e612b4f0 .array/port v00000241e6113e20, L_00000241e612c490;
L_00000241e612c490 .concat [ 5 2 0 0], L_00000241e612b630, L_00000241e612ea40;
L_00000241e612acd0 .functor MUXZ 32, L_00000241e612b4f0, L_00000241e612e9f8, L_00000241e612c0d0, C4<>;
S_00000241e5fd6e00 .scope module, "RM" "Result_Mux" 8 54, 16 1 0, S_00000241e5fb18f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUResult";
    .port_info 1 /INPUT 32 "ReadData";
    .port_info 2 /INPUT 32 "PC_Plus_4";
    .port_info 3 /INPUT 2 "ResultSrc";
    .port_info 4 /OUTPUT 32 "Result";
v00000241e6115220_0 .net "ALUResult", 31 0, v00000241e6034570_0;  alias, 1 drivers
v00000241e6113ec0_0 .net "PC_Plus_4", 31 0, L_00000241e612b310;  alias, 1 drivers
v00000241e6113ba0_0 .net "ReadData", 31 0, L_00000241e604c680;  alias, 1 drivers
v00000241e6113f60_0 .var "Result", 31 0;
v00000241e61152c0_0 .net "ResultSrc", 1 0, v00000241e60c12b0_0;  alias, 1 drivers
E_00000241e6039650 .event anyedge, v00000241e60c12b0_0, v00000241e60bfeb0_0, v00000241e60c1490_0, v00000241e6113d80_0;
S_00000241e5fcbf20 .scope module, "SE" "Sign_Extender" 8 33, 17 1 0, S_00000241e5fb18f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v00000241e6115360_0 .var "ImmExt", 31 0;
v00000241e6115680_0 .net "ImmSrc", 1 0, v00000241e60bf9b0_0;  alias, 1 drivers
v00000241e61140a0_0 .net "Instr", 31 0, L_00000241e604c1b0;  alias, 1 drivers
E_00000241e6039750 .event anyedge, v00000241e60bf9b0_0, v00000241e60c03b0_0;
S_00000241e604e2c0 .scope module, "IM1" "Instruction_Memory" 3 22, 18 1 0, S_00000241e5fed0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_00000241e604c1b0 .functor BUFZ 32, L_00000241e612b9f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000241e61161f0_0 .net "A", 31 0, v00000241e61155e0_0;  alias, 1 drivers
v00000241e61174b0_0 .net "RD", 31 0, L_00000241e604c1b0;  alias, 1 drivers
v00000241e61160b0_0 .net *"_ivl_0", 31 0, L_00000241e612b9f0;  1 drivers
v00000241e6116150_0 .net *"_ivl_3", 29 0, L_00000241e612c530;  1 drivers
v00000241e6116790 .array "mem", 13 0, 31 0;
L_00000241e612b9f0 .array/port v00000241e6116790, L_00000241e612c530;
L_00000241e612c530 .part v00000241e61155e0_0, 2, 30;
S_00000241e5f8c960 .scope module, "top_tb" "top_tb" 19 1;
 .timescale 0 0;
v00000241e612b130_0 .var "clk", 0 0;
v00000241e612aff0_0 .net "display_data", 31 0, L_00000241e604c220;  1 drivers
v00000241e612b450_0 .var "reset", 0 0;
S_00000241e604ea90 .scope module, "DUT" "top_module" 19 5, 3 1 0, S_00000241e5f8c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "display_data";
v00000241e611fac0_0 .net "ALUControl", 3 0, v00000241e6117c60_0;  1 drivers
v00000241e611fb60_0 .net "ALUSrc", 0 0, v00000241e6117d00_0;  1 drivers
v00000241e611fca0_0 .net "Carry", 0 0, v00000241e611a7b0_0;  1 drivers
v00000241e611a670_0 .net "DataAddr", 31 0, v00000241e6119e50_0;  1 drivers
v00000241e612ad70_0 .net "ImmSrc", 1 0, v00000241e6117ee0_0;  1 drivers
v00000241e612b090_0 .net "Instr", 31 0, L_00000241e604c370;  1 drivers
v00000241e612aaf0_0 .net "MemWrite", 0 0, v00000241e6118980_0;  1 drivers
v00000241e612ae10_0 .net "Negative", 0 0, v00000241e6119d10_0;  1 drivers
v00000241e612aeb0_0 .net "Overflow", 0 0, v00000241e611a850_0;  1 drivers
v00000241e612af50_0 .net "PC", 31 0, v00000241e6119ef0_0;  1 drivers
v00000241e612b950_0 .net "PCSrc", 0 0, L_00000241e604c290;  1 drivers
v00000241e612c350_0 .net "ReadData", 31 0, L_00000241e604bd50;  1 drivers
o00000241e60c4248 .functor BUFZ 1, C4<z>; HiZ drive
v00000241e612c030_0 .net "RegSrc", 0 0, o00000241e60c4248;  0 drivers
v00000241e612a9b0_0 .net "RegWrite", 0 0, v00000241e6118b60_0;  1 drivers
v00000241e612b810_0 .net "ResultSrc", 1 0, v00000241e61179e0_0;  1 drivers
v00000241e612aa50_0 .net "WriteData", 31 0, L_00000241e604c530;  1 drivers
v00000241e612a910_0 .net "Zero", 0 0, v00000241e611afd0_0;  1 drivers
v00000241e612ba90_0 .net "clk", 0 0, v00000241e612b130_0;  1 drivers
v00000241e612be50_0 .net "display_data", 31 0, L_00000241e604c220;  alias, 1 drivers
v00000241e612b770_0 .net "reset", 0 0, v00000241e612b450_0;  1 drivers
S_00000241e604e900 .scope module, "CP1" "controlpath" 3 20, 4 1 0, S_00000241e604ea90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 32 "Instr";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegSrc";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 4 "ALUControl";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
L_00000241e604c300 .functor BUFZ 1, v00000241e6118980_0, C4<0>, C4<0>, C4<0>;
L_00000241e604c290 .functor AND 1, v00000241e61192e0_0, v00000241e611afd0_0, C4<1>, C4<1>;
v00000241e6118200_0 .net "ALUControl", 3 0, v00000241e6117c60_0;  alias, 1 drivers
v00000241e61182a0_0 .net "ALUOp", 1 0, v00000241e6119240_0;  1 drivers
v00000241e6117b20_0 .net "ALUSrc", 0 0, v00000241e6117d00_0;  alias, 1 drivers
v00000241e6118340_0 .net "Branch", 0 0, v00000241e61192e0_0;  1 drivers
v00000241e6118480_0 .net "ImmSrc", 1 0, v00000241e6117ee0_0;  alias, 1 drivers
v00000241e6119560_0 .net "Instr", 31 0, L_00000241e604c370;  alias, 1 drivers
v00000241e6118520_0 .net "Jump", 0 0, v00000241e61194c0_0;  1 drivers
v00000241e6118ca0_0 .net "MemWrite", 0 0, v00000241e6118980_0;  alias, 1 drivers
v00000241e6117a80_0 .net "PCSrc", 0 0, L_00000241e604c290;  alias, 1 drivers
v00000241e61187a0_0 .net "RegSrc", 0 0, o00000241e60c4248;  alias, 0 drivers
v00000241e6118d40_0 .net "RegWrite", 0 0, v00000241e6118b60_0;  alias, 1 drivers
v00000241e61185c0_0 .net "ResultSrc", 1 0, v00000241e61179e0_0;  alias, 1 drivers
v00000241e6118840_0 .net "WE", 0 0, L_00000241e604c300;  1 drivers
v00000241e6118660_0 .net "Zero", 0 0, v00000241e611afd0_0;  alias, 1 drivers
L_00000241e618a2e0 .part L_00000241e604c370, 0, 7;
L_00000241e6189d40 .part L_00000241e604c370, 12, 3;
L_00000241e618a380 .part L_00000241e604c370, 30, 1;
L_00000241e618a420 .part L_00000241e604c370, 4, 1;
S_00000241e604de10 .scope module, "AD1" "ALU_Decoder" 4 27, 5 1 0, S_00000241e604e900;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "opb5";
    .port_info 4 /OUTPUT 4 "ALUControl";
v00000241e6117c60_0 .var "ALUControl", 3 0;
v00000241e6117940_0 .net "ALUOp", 1 0, v00000241e6119240_0;  alias, 1 drivers
v00000241e6118ac0_0 .net "funct3", 2 0, L_00000241e6189d40;  1 drivers
v00000241e6117f80_0 .net "funct7b5", 0 0, L_00000241e618a380;  1 drivers
v00000241e6117bc0_0 .net "opb5", 0 0, L_00000241e618a420;  1 drivers
E_00000241e603a1d0 .event anyedge, v00000241e6117bc0_0, v00000241e6117f80_0, v00000241e6118ac0_0, v00000241e6117940_0;
S_00000241e604e450 .scope module, "MD1" "Main_Decoder" 4 21, 6 1 0, S_00000241e604e900;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "Jump";
v00000241e6119240_0 .var "ALUOp", 1 0;
v00000241e6117d00_0 .var "ALUSrc", 0 0;
v00000241e61192e0_0 .var "Branch", 0 0;
v00000241e6117ee0_0 .var "ImmSrc", 1 0;
v00000241e61194c0_0 .var "Jump", 0 0;
v00000241e6118980_0 .var "MemWrite", 0 0;
v00000241e6118b60_0 .var "RegWrite", 0 0;
v00000241e61179e0_0 .var "ResultSrc", 1 0;
v00000241e6117800_0 .net "op", 6 0, L_00000241e618a2e0;  1 drivers
E_00000241e603a410 .event anyedge, v00000241e6117800_0;
S_00000241e604ec20 .scope module, "DM1" "Data_Memory" 3 24, 7 1 0, S_00000241e604ea90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /OUTPUT 32 "RD";
L_00000241e604bd50 .functor BUFZ 32, L_00000241e61895c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000241e61188e0_0 .net "A", 31 0, v00000241e6119e50_0;  alias, 1 drivers
v00000241e6118f20_0 .net "CLK", 0 0, v00000241e612b130_0;  alias, 1 drivers
v00000241e61178a0_0 .net "RD", 31 0, L_00000241e604bd50;  alias, 1 drivers
v00000241e6118a20_0 .net "WD", 31 0, L_00000241e604c530;  alias, 1 drivers
v00000241e6118e80_0 .net "WE", 0 0, v00000241e6118980_0;  alias, 1 drivers
v00000241e6119060_0 .net *"_ivl_0", 31 0, L_00000241e61895c0;  1 drivers
v00000241e6119600_0 .net *"_ivl_3", 29 0, L_00000241e618a4c0;  1 drivers
v00000241e6119100_0 .var/i "i", 31 0;
v00000241e61196a0 .array "mem", 63 0, 31 0;
E_00000241e60398d0 .event posedge, v00000241e6118f20_0;
L_00000241e61895c0 .array/port v00000241e61196a0, L_00000241e618a4c0;
L_00000241e618a4c0 .part v00000241e6119e50_0, 2, 30;
S_00000241e604dfa0 .scope module, "DP1" "datapath" 3 15, 8 1 0, S_00000241e604ea90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 1 "ALUSrc";
    .port_info 2 /INPUT 1 "PCSrc";
    .port_info 3 /INPUT 1 "RegSrc";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 2 "ResultSrc";
    .port_info 6 /INPUT 4 "ALUControl";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 32 "RD";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 1 "Zero";
    .port_info 12 /OUTPUT 1 "Overflow";
    .port_info 13 /OUTPUT 1 "Carry";
    .port_info 14 /OUTPUT 1 "Negative";
    .port_info 15 /OUTPUT 32 "PC";
    .port_info 16 /OUTPUT 32 "WD";
    .port_info 17 /OUTPUT 32 "ALUResult";
    .port_info 18 /OUTPUT 32 "display_data";
L_00000241e604c530 .functor BUFZ 32, L_00000241e6189340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000241e6120100_0 .net "ALUControl", 3 0, v00000241e6117c60_0;  alias, 1 drivers
v00000241e61210a0_0 .net "ALUResult", 31 0, v00000241e6119e50_0;  alias, 1 drivers
v00000241e6120880_0 .net "ALUSrc", 0 0, v00000241e6117d00_0;  alias, 1 drivers
v00000241e6120e20_0 .net "B", 31 0, v00000241e611a3f0_0;  1 drivers
v00000241e6120920_0 .net "Carry", 0 0, v00000241e611a7b0_0;  alias, 1 drivers
v00000241e6121000_0 .net "ImmExt", 31 0, v00000241e611fc00_0;  1 drivers
v00000241e611fde0_0 .net "ImmSrc", 1 0, v00000241e6117ee0_0;  alias, 1 drivers
v00000241e6120b00_0 .net "Instr", 31 0, L_00000241e604c370;  alias, 1 drivers
v00000241e61201a0_0 .net "Negative", 0 0, v00000241e6119d10_0;  alias, 1 drivers
v00000241e61202e0_0 .net "Overflow", 0 0, v00000241e611a850_0;  alias, 1 drivers
v00000241e6121460_0 .net "PC", 31 0, v00000241e6119ef0_0;  alias, 1 drivers
v00000241e6120240_0 .net "PCPlus4", 31 0, L_00000241e612c670;  1 drivers
v00000241e611f980_0 .net "PCSrc", 0 0, L_00000241e604c290;  alias, 1 drivers
v00000241e6121140_0 .net "PCTarget", 31 0, L_00000241e612bc70;  1 drivers
v00000241e61209c0_0 .net "PC_Next", 31 0, v00000241e611a170_0;  1 drivers
v00000241e6120ba0_0 .net "RD", 31 0, L_00000241e604bd50;  alias, 1 drivers
v00000241e611ffc0_0 .net "RD1", 31 0, L_00000241e612bf90;  1 drivers
v00000241e6120380_0 .net "RD2", 31 0, L_00000241e6189340;  1 drivers
v00000241e6120420_0 .net "RegSrc", 0 0, o00000241e60c4248;  alias, 0 drivers
v00000241e6120d80_0 .net "RegWrite", 0 0, v00000241e6118b60_0;  alias, 1 drivers
v00000241e611f840_0 .net "Result", 31 0, v00000241e6120a60_0;  1 drivers
v00000241e6120560_0 .net "ResultSrc", 1 0, v00000241e61179e0_0;  alias, 1 drivers
v00000241e6120c40_0 .net "WD", 31 0, L_00000241e604c530;  alias, 1 drivers
v00000241e6120ce0_0 .net "Zero", 0 0, v00000241e611afd0_0;  alias, 1 drivers
v00000241e611fd40_0 .net "clk", 0 0, v00000241e612b130_0;  alias, 1 drivers
v00000241e611fa20_0 .net "display_data", 31 0, L_00000241e604c220;  alias, 1 drivers
v00000241e611fe80_0 .net "reset", 0 0, v00000241e612b450_0;  alias, 1 drivers
L_00000241e618a600 .part L_00000241e604c370, 15, 5;
L_00000241e6189f20 .part L_00000241e604c370, 20, 5;
L_00000241e6189660 .part L_00000241e604c370, 7, 5;
S_00000241e604e130 .scope module, "ALM" "ALU_Mux" 8 48, 9 1 0, S_00000241e604dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "WD";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "B";
v00000241e611a710_0 .net "ALUSrc", 0 0, v00000241e6117d00_0;  alias, 1 drivers
v00000241e611a3f0_0 .var "B", 31 0;
v00000241e6119f90_0 .net "ImmExt", 31 0, v00000241e611fc00_0;  alias, 1 drivers
v00000241e611aad0_0 .net "WD", 31 0, L_00000241e6189340;  alias, 1 drivers
E_00000241e603a210 .event anyedge, v00000241e6117d00_0, v00000241e611aad0_0, v00000241e6119f90_0;
S_00000241e604e5e0 .scope module, "AR" "ALU" 8 51, 10 1 0, S_00000241e604dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Overflow";
    .port_info 6 /OUTPUT 1 "Carry";
    .port_info 7 /OUTPUT 1 "Negative";
v00000241e611ab70_0 .net "A", 31 0, L_00000241e612bf90;  alias, 1 drivers
v00000241e611a030_0 .net "B", 31 0, v00000241e611a3f0_0;  alias, 1 drivers
v00000241e611a7b0_0 .var "Carry", 0 0;
v00000241e6119d10_0 .var "Negative", 0 0;
v00000241e611a850_0 .var "Overflow", 0 0;
v00000241e611afd0_0 .var "Zero", 0 0;
v00000241e6119db0_0 .net "control", 3 0, v00000241e6117c60_0;  alias, 1 drivers
v00000241e6119e50_0 .var "result", 31 0;
v00000241e611a490_0 .var "temp", 32 0;
E_00000241e603a350/0 .event anyedge, v00000241e6117c60_0, v00000241e611ab70_0, v00000241e611a3f0_0, v00000241e611a490_0;
E_00000241e603a350/1 .event anyedge, v00000241e61188e0_0;
E_00000241e603a350 .event/or E_00000241e603a350/0, E_00000241e603a350/1;
S_00000241e604e770 .scope module, "P1" "PC_Plus_4" 8 30, 11 1 0, S_00000241e604dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCPlus4";
v00000241e611a0d0_0 .net "PC", 31 0, v00000241e6119ef0_0;  alias, 1 drivers
v00000241e611b1b0_0 .net "PCPlus4", 31 0, L_00000241e612c670;  alias, 1 drivers
v00000241e6119a90_0 .var/i "p4", 31 0;
L_00000241e612c670 .arith/sum 32, v00000241e6119ef0_0, v00000241e6119a90_0;
S_00000241e611d120 .scope module, "P2" "PC_Target" 8 31, 12 1 0, S_00000241e604dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /OUTPUT 32 "PCTarget";
v00000241e611a530_0 .net "ImmExt", 31 0, v00000241e611fc00_0;  alias, 1 drivers
v00000241e611a8f0_0 .net "PC", 31 0, v00000241e6119ef0_0;  alias, 1 drivers
v00000241e611b390_0 .net "PCTarget", 31 0, L_00000241e612bc70;  alias, 1 drivers
L_00000241e612bc70 .arith/sum 32, v00000241e6119ef0_0, v00000241e611fc00_0;
S_00000241e611b820 .scope module, "P3" "PC_Mux" 8 32, 13 1 0, S_00000241e604dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PCSrc";
    .port_info 1 /INPUT 32 "PC_Target";
    .port_info 2 /INPUT 32 "PC_Plus_4";
    .port_info 3 /OUTPUT 32 "PC_Next";
v00000241e611a5d0_0 .net "PCSrc", 0 0, L_00000241e604c290;  alias, 1 drivers
v00000241e611a170_0 .var "PC_Next", 31 0;
v00000241e611b430_0 .net "PC_Plus_4", 31 0, L_00000241e612c670;  alias, 1 drivers
v00000241e611b250_0 .net "PC_Target", 31 0, L_00000241e612bc70;  alias, 1 drivers
E_00000241e603a250 .event anyedge, v00000241e6117a80_0, v00000241e611b390_0, v00000241e611b1b0_0;
S_00000241e611d440 .scope module, "PC1" "PC_Reg" 8 35, 14 1 0, S_00000241e604dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "PC";
v00000241e6119ef0_0 .var "PC", 31 0;
v00000241e611b110_0 .net "PCNext", 31 0, v00000241e611a170_0;  alias, 1 drivers
v00000241e611a990_0 .net "clk", 0 0, v00000241e612b130_0;  alias, 1 drivers
v00000241e611aa30_0 .net "reset", 0 0, v00000241e612b450_0;  alias, 1 drivers
E_00000241e6039f90 .event posedge, v00000241e611aa30_0, v00000241e6118f20_0;
S_00000241e611c180 .scope module, "RF" "Register_File" 8 44, 15 1 0, S_00000241e604dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RA1";
    .port_info 1 /INPUT 5 "RA2";
    .port_info 2 /INPUT 5 "WA3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "WE3";
    .port_info 5 /INPUT 1 "CLK";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
    .port_info 8 /OUTPUT 32 "display_data";
v00000241e61211e0_4 .array/port v00000241e61211e0, 4;
L_00000241e604c220 .functor BUFZ 32, v00000241e61211e0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000241e611b2f0_0 .net "CLK", 0 0, v00000241e612b130_0;  alias, 1 drivers
v00000241e6119b30_0 .net "RA1", 4 0, L_00000241e618a600;  1 drivers
v00000241e61198b0_0 .net "RA2", 4 0, L_00000241e6189f20;  1 drivers
v00000241e611ac10_0 .net "RD1", 31 0, L_00000241e612bf90;  alias, 1 drivers
v00000241e611a2b0_0 .net "RD2", 31 0, L_00000241e6189340;  alias, 1 drivers
v00000241e611acb0_0 .net "WA3", 4 0, L_00000241e6189660;  1 drivers
v00000241e6119810_0 .net "WD3", 31 0, v00000241e6120a60_0;  alias, 1 drivers
v00000241e611a350_0 .net "WE3", 0 0, v00000241e6118b60_0;  alias, 1 drivers
v00000241e611ad50_0 .net *"_ivl_0", 31 0, L_00000241e612bd10;  1 drivers
v00000241e6119bd0_0 .net *"_ivl_10", 31 0, L_00000241e612bdb0;  1 drivers
v00000241e611adf0_0 .net *"_ivl_12", 6 0, L_00000241e612bef0;  1 drivers
L_00000241e612eb60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241e611ae90_0 .net *"_ivl_15", 1 0, L_00000241e612eb60;  1 drivers
v00000241e611af30_0 .net *"_ivl_18", 31 0, L_00000241e618a240;  1 drivers
L_00000241e612eba8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e611b070_0 .net *"_ivl_21", 26 0, L_00000241e612eba8;  1 drivers
L_00000241e612ebf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e611b4d0_0 .net/2u *"_ivl_22", 31 0, L_00000241e612ebf0;  1 drivers
v00000241e6119c70_0 .net *"_ivl_24", 0 0, L_00000241e6189a20;  1 drivers
L_00000241e612ec38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e611b570_0 .net/2u *"_ivl_26", 31 0, L_00000241e612ec38;  1 drivers
v00000241e611b610_0 .net *"_ivl_28", 31 0, L_00000241e618a100;  1 drivers
L_00000241e612ea88 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e611b6b0_0 .net *"_ivl_3", 26 0, L_00000241e612ea88;  1 drivers
v00000241e6119950_0 .net *"_ivl_30", 6 0, L_00000241e618a560;  1 drivers
L_00000241e612ec80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241e61199f0_0 .net *"_ivl_33", 1 0, L_00000241e612ec80;  1 drivers
L_00000241e612ead0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e6120600_0 .net/2u *"_ivl_4", 31 0, L_00000241e612ead0;  1 drivers
v00000241e6120740_0 .net *"_ivl_6", 0 0, L_00000241e612c710;  1 drivers
L_00000241e612eb18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e611ff20_0 .net/2u *"_ivl_8", 31 0, L_00000241e612eb18;  1 drivers
v00000241e6120060_0 .net "display_data", 31 0, L_00000241e604c220;  alias, 1 drivers
v00000241e61216e0_0 .var/i "i", 31 0;
v00000241e61211e0 .array "regfile", 31 0, 31 0;
L_00000241e612bd10 .concat [ 5 27 0 0], L_00000241e618a600, L_00000241e612ea88;
L_00000241e612c710 .cmp/eq 32, L_00000241e612bd10, L_00000241e612ead0;
L_00000241e612bdb0 .array/port v00000241e61211e0, L_00000241e612bef0;
L_00000241e612bef0 .concat [ 5 2 0 0], L_00000241e618a600, L_00000241e612eb60;
L_00000241e612bf90 .functor MUXZ 32, L_00000241e612bdb0, L_00000241e612eb18, L_00000241e612c710, C4<>;
L_00000241e618a240 .concat [ 5 27 0 0], L_00000241e6189f20, L_00000241e612eba8;
L_00000241e6189a20 .cmp/eq 32, L_00000241e618a240, L_00000241e612ebf0;
L_00000241e618a100 .array/port v00000241e61211e0, L_00000241e618a560;
L_00000241e618a560 .concat [ 5 2 0 0], L_00000241e6189f20, L_00000241e612ec80;
L_00000241e6189340 .functor MUXZ 32, L_00000241e618a100, L_00000241e612ec38, L_00000241e6189a20, C4<>;
S_00000241e611c630 .scope module, "RM" "Result_Mux" 8 54, 16 1 0, S_00000241e604dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUResult";
    .port_info 1 /INPUT 32 "ReadData";
    .port_info 2 /INPUT 32 "PC_Plus_4";
    .port_info 3 /INPUT 2 "ResultSrc";
    .port_info 4 /OUTPUT 32 "Result";
v00000241e611f8e0_0 .net "ALUResult", 31 0, v00000241e6119e50_0;  alias, 1 drivers
v00000241e61207e0_0 .net "PC_Plus_4", 31 0, L_00000241e612c670;  alias, 1 drivers
v00000241e6121280_0 .net "ReadData", 31 0, L_00000241e604bd50;  alias, 1 drivers
v00000241e6120a60_0 .var "Result", 31 0;
v00000241e61204c0_0 .net "ResultSrc", 1 0, v00000241e61179e0_0;  alias, 1 drivers
E_00000241e6039c90 .event anyedge, v00000241e61179e0_0, v00000241e61188e0_0, v00000241e61178a0_0, v00000241e611b1b0_0;
S_00000241e611be60 .scope module, "SE" "Sign_Extender" 8 33, 17 1 0, S_00000241e604dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v00000241e611fc00_0 .var "ImmExt", 31 0;
v00000241e61206a0_0 .net "ImmSrc", 1 0, v00000241e6117ee0_0;  alias, 1 drivers
v00000241e61213c0_0 .net "Instr", 31 0, L_00000241e604c370;  alias, 1 drivers
E_00000241e6039e90 .event anyedge, v00000241e6117ee0_0, v00000241e6119560_0;
S_00000241e611bcd0 .scope module, "IM1" "Instruction_Memory" 3 22, 18 1 0, S_00000241e604ea90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_00000241e604c370 .functor BUFZ 32, L_00000241e6189200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000241e6121320_0 .net "A", 31 0, v00000241e6119ef0_0;  alias, 1 drivers
v00000241e6120ec0_0 .net "RD", 31 0, L_00000241e604c370;  alias, 1 drivers
v00000241e6120f60_0 .net *"_ivl_0", 31 0, L_00000241e6189200;  1 drivers
v00000241e61215a0_0 .net *"_ivl_3", 29 0, L_00000241e6189520;  1 drivers
v00000241e6121500 .array "mem", 13 0, 31 0;
L_00000241e6189200 .array/port v00000241e6121500, L_00000241e6189520;
L_00000241e6189520 .part v00000241e6119ef0_0, 2, 30;
    .scope S_00000241e5fe6c10;
T_0 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000241e6114f00_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00000241e5fd71a0;
T_1 ;
    %wait E_00000241e6039f50;
    %load/vec4 v00000241e6114fa0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v00000241e6113c40_0;
    %store/vec4 v00000241e6114e60_0, 0, 32;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v00000241e6113920_0;
    %store/vec4 v00000241e6114e60_0, 0, 32;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000241e5fcbf20;
T_2 ;
    %wait E_00000241e6039750;
    %load/vec4 v00000241e6115680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000241e6115360_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v00000241e61140a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000241e61140a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000241e6115360_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v00000241e61140a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000241e61140a0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000241e61140a0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000241e6115360_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v00000241e61140a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000241e61140a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000241e61140a0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000241e61140a0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000241e6115360_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v00000241e61140a0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v00000241e61140a0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000241e61140a0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000241e61140a0_0;
    %parti/s 19, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v00000241e6115360_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000241e5fd7330;
T_3 ;
    %wait E_00000241e6039c50;
    %load/vec4 v00000241e6114000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241e61155e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000241e6115040_0;
    %assign/vec4 v00000241e61155e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000241e5fd6c70;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241e6115540_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000241e6115540_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000241e6115540_0;
    %store/vec4a v00000241e6113e20, 4, 0;
    %load/vec4 v00000241e6115540_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241e6115540_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_00000241e5fd6c70;
T_5 ;
    %wait E_00000241e6038710;
    %load/vec4 v00000241e6114280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000241e6114a00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000241e6113ce0_0;
    %load/vec4 v00000241e6114a00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241e6113e20, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000241e5fa8260;
T_6 ;
    %wait E_00000241e6038750;
    %load/vec4 v00000241e60c15d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v00000241e60c0e50_0;
    %store/vec4 v00000241e60c0db0_0, 0, 32;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v00000241e60c0590_0;
    %store/vec4 v00000241e60c0db0_0, 0, 32;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000241e5fa83f0;
T_7 ;
    %wait E_00000241e6038b10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241e6034570_0, 0, 32;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v00000241e6034750_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60351f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6033c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c1170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c1210_0, 0, 1;
    %load/vec4 v00000241e6033df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241e6034570_0, 0, 32;
    %jmp T_7.14;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000241e60c1030_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000241e60c10d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v00000241e6034750_0, 0, 33;
    %load/vec4 v00000241e6034750_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000241e6034570_0, 0, 32;
    %load/vec4 v00000241e6034750_0;
    %parti/s 1, 32, 7;
    %store/vec4 v00000241e60c1170_0, 0, 1;
    %load/vec4 v00000241e60c1030_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v00000241e60c10d0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v00000241e6034570_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v00000241e60c1030_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000241e60c10d0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v00000241e6034570_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %store/vec4 v00000241e6033c10_0, 0, 1;
    %jmp T_7.14;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000241e60c1030_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000241e60c10d0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %addi 1, 0, 33;
    %store/vec4 v00000241e6034750_0, 0, 33;
    %load/vec4 v00000241e6034750_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000241e6034570_0, 0, 32;
    %load/vec4 v00000241e6034750_0;
    %parti/s 1, 32, 7;
    %store/vec4 v00000241e60c1170_0, 0, 1;
    %load/vec4 v00000241e60c1030_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000241e60c10d0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v00000241e6034570_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v00000241e60c1030_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v00000241e60c10d0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v00000241e6034570_0;
    %parti/s 1, 31, 6;
    %and;
    %or;
    %store/vec4 v00000241e6033c10_0, 0, 1;
    %jmp T_7.14;
T_7.2 ;
    %load/vec4 v00000241e60c1030_0;
    %load/vec4 v00000241e60c10d0_0;
    %and;
    %store/vec4 v00000241e6034570_0, 0, 32;
    %jmp T_7.14;
T_7.3 ;
    %load/vec4 v00000241e60c1030_0;
    %load/vec4 v00000241e60c10d0_0;
    %or;
    %store/vec4 v00000241e6034570_0, 0, 32;
    %jmp T_7.14;
T_7.4 ;
    %load/vec4 v00000241e60c1030_0;
    %load/vec4 v00000241e60c10d0_0;
    %xor;
    %store/vec4 v00000241e6034570_0, 0, 32;
    %jmp T_7.14;
T_7.5 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v00000241e60c1030_0;
    %load/vec4 v00000241e60c10d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000241e6034570_0, 0, 32;
    %jmp T_7.14;
T_7.6 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v00000241e60c1030_0;
    %load/vec4 v00000241e60c10d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000241e6034570_0, 0, 32;
    %jmp T_7.14;
T_7.7 ;
    %load/vec4 v00000241e60c1030_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000241e6034570_0, 0, 32;
    %jmp T_7.14;
T_7.8 ;
    %load/vec4 v00000241e60c1030_0;
    %load/vec4 v00000241e60c10d0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %add;
    %store/vec4 v00000241e6034570_0, 0, 32;
    %jmp T_7.14;
T_7.9 ;
    %load/vec4 v00000241e60c10d0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000241e6034570_0, 0, 32;
    %jmp T_7.14;
T_7.10 ;
    %load/vec4 v00000241e60c1030_0;
    %load/vec4 v00000241e60c10d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000241e6034570_0, 0, 32;
    %jmp T_7.14;
T_7.11 ;
    %load/vec4 v00000241e60c1030_0;
    %load/vec4 v00000241e60c10d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000241e6034570_0, 0, 32;
    %jmp T_7.14;
T_7.12 ;
    %load/vec4 v00000241e60c1030_0;
    %load/vec4 v00000241e60c10d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000241e6034570_0, 0, 32;
    %jmp T_7.14;
T_7.14 ;
    %pop/vec4 1;
    %load/vec4 v00000241e6034570_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000241e60351f0_0, 0, 1;
    %load/vec4 v00000241e6034570_0;
    %parti/s 1, 31, 6;
    %store/vec4 v00000241e60c1210_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000241e5fd6e00;
T_8 ;
    %wait E_00000241e6039650;
    %load/vec4 v00000241e61152c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v00000241e6115220_0;
    %store/vec4 v00000241e6113f60_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v00000241e6113ba0_0;
    %store/vec4 v00000241e6113f60_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v00000241e6113ec0_0;
    %store/vec4 v00000241e6113f60_0, 0, 32;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v00000241e6113ec0_0;
    %store/vec4 v00000241e6113f60_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000241e5fe1010;
T_9 ;
    %wait E_00000241e6039390;
    %load/vec4 v00000241e60c0950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60bf730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60bf9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c0090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c08b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60c12b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60bfa50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60c06d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c09f0_0, 0, 1;
    %jmp T_9.11;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60bf730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60bf9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c0090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c08b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60c12b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60bfa50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60c06d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c09f0_0, 0, 1;
    %jmp T_9.11;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e60bf730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60bf9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e60c0090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c08b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000241e60c12b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60bfa50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60c06d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c09f0_0, 0, 1;
    %jmp T_9.11;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60bf730_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000241e60bf9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e60c0090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e60c08b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60c12b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60bfa50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60c06d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c09f0_0, 0, 1;
    %jmp T_9.11;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e60bf730_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000241e60bf9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c0090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c08b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60c12b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60bfa50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000241e60c06d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c09f0_0, 0, 1;
    %jmp T_9.11;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e60bf730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60bf9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e60c0090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c08b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60c12b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60bfa50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000241e60c06d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c09f0_0, 0, 1;
    %jmp T_9.11;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60bf730_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000241e60bf9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c0090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c08b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60c12b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e60bfa50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000241e60c06d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c09f0_0, 0, 1;
    %jmp T_9.11;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e60bf730_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000241e60bf9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c0090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c08b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000241e60c12b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60bfa50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60c06d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e60c09f0_0, 0, 1;
    %jmp T_9.11;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e60bf730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60bf9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e60c0090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c08b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000241e60c12b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60bfa50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60c06d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e60c09f0_0, 0, 1;
    %jmp T_9.11;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e60bf730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60bf9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e60c0090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c08b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60c12b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60bfa50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000241e60c06d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c09f0_0, 0, 1;
    %jmp T_9.11;
T_9.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e60bf730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60bf9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e60c0090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c08b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e60c12b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60bfa50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000241e60c06d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e60c09f0_0, 0, 1;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000241e5fe0e80;
T_10 ;
    %wait E_00000241e6038550;
    %load/vec4 v00000241e60bfcd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000241e60c0770_0, 0, 4;
    %jmp T_10.5;
T_10.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000241e60c0770_0, 0, 4;
    %jmp T_10.5;
T_10.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000241e60c0770_0, 0, 4;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v00000241e60bfaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000241e60c0770_0, 0, 4;
    %jmp T_10.15;
T_10.6 ;
    %load/vec4 v00000241e60c13f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_10.18, 4;
    %load/vec4 v00000241e60bfb90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000241e60c0770_0, 0, 4;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000241e60c0770_0, 0, 4;
T_10.17 ;
    %jmp T_10.15;
T_10.7 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000241e60c0770_0, 0, 4;
    %jmp T_10.15;
T_10.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000241e60c0770_0, 0, 4;
    %jmp T_10.15;
T_10.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000241e60c0770_0, 0, 4;
    %jmp T_10.15;
T_10.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000241e60c0770_0, 0, 4;
    %jmp T_10.15;
T_10.11 ;
    %load/vec4 v00000241e60c13f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.19, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000241e60c0770_0, 0, 4;
    %jmp T_10.20;
T_10.19 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000241e60c0770_0, 0, 4;
T_10.20 ;
    %jmp T_10.15;
T_10.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000241e60c0770_0, 0, 4;
    %jmp T_10.15;
T_10.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000241e60c0770_0, 0, 4;
    %jmp T_10.15;
T_10.15 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v00000241e60bfaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000241e60c0770_0, 0, 4;
    %jmp T_10.24;
T_10.21 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000241e60c0770_0, 0, 4;
    %jmp T_10.24;
T_10.22 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000241e60c0770_0, 0, 4;
    %jmp T_10.24;
T_10.24 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000241e604e2c0;
T_11 ;
    %vpi_call 18 19 "$readmemh", "test_prog.hex", v00000241e6116790 {0 0 0};
    %end;
    .thread T_11;
    .scope S_00000241e5fb1760;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241e60c04f0_0, 0, 32;
T_12.0 ;
    %load/vec4 v00000241e60c04f0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000241e60c04f0_0;
    %store/vec4a v00000241e60c1350, 4, 0;
    %load/vec4 v00000241e60c04f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241e60c04f0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_00000241e5fb1760;
T_13 ;
    %wait E_00000241e6038710;
    %load/vec4 v00000241e60c0270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000241e60c0130_0;
    %load/vec4 v00000241e60bfeb0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241e60c1350, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000241e60bf380;
T_14 ;
    %wait E_00000241e6038490;
    %load/vec4 v00000241e6118160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241e6117e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241e6118700_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000241e6118700_0;
    %cmpi/e 49999999, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v00000241e6117e40_0;
    %inv;
    %assign/vec4 v00000241e6117e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241e6118700_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v00000241e6118700_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000241e6118700_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000241e60bf380;
T_15 ;
    %wait E_00000241e6038490;
    %load/vec4 v00000241e6118160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000241e6118fc0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000241e61183e0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v00000241e6118fc0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000241e60bf380;
T_16 ;
    %wait E_00000241e6038490;
    %load/vec4 v00000241e6118160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000241e61180c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000241e61180c0_0;
    %addi 1, 0, 20;
    %assign/vec4 v00000241e61180c0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000241e60bf380;
T_17 ;
    %wait E_00000241e60390d0;
    %load/vec4 v00000241e6118020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000241e6119380_0, 0, 4;
    %load/vec4 v00000241e6118fc0_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %div;
    %pad/u 4;
    %store/vec4 v00000241e6119420_0, 0, 4;
    %jmp T_17.4;
T_17.1 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000241e6119380_0, 0, 4;
    %load/vec4 v00000241e6118fc0_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %pushi/vec4 100, 0, 32;
    %div;
    %pad/u 4;
    %store/vec4 v00000241e6119420_0, 0, 4;
    %jmp T_17.4;
T_17.2 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000241e6119380_0, 0, 4;
    %load/vec4 v00000241e6118fc0_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %pushi/vec4 100, 0, 32;
    %mod;
    %pushi/vec4 10, 0, 32;
    %div;
    %pad/u 4;
    %store/vec4 v00000241e6119420_0, 0, 4;
    %jmp T_17.4;
T_17.3 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v00000241e6119380_0, 0, 4;
    %load/vec4 v00000241e6118fc0_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %mod;
    %pushi/vec4 100, 0, 32;
    %mod;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v00000241e6119420_0, 0, 4;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000241e60bf380;
T_18 ;
    %wait E_00000241e6039350;
    %load/vec4 v00000241e6119420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v00000241e6117da0_0, 0, 7;
    %jmp T_18.11;
T_18.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v00000241e6117da0_0, 0, 7;
    %jmp T_18.11;
T_18.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v00000241e6117da0_0, 0, 7;
    %jmp T_18.11;
T_18.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000241e6117da0_0, 0, 7;
    %jmp T_18.11;
T_18.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000241e6117da0_0, 0, 7;
    %jmp T_18.11;
T_18.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v00000241e6117da0_0, 0, 7;
    %jmp T_18.11;
T_18.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000241e6117da0_0, 0, 7;
    %jmp T_18.11;
T_18.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v00000241e6117da0_0, 0, 7;
    %jmp T_18.11;
T_18.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v00000241e6117da0_0, 0, 7;
    %jmp T_18.11;
T_18.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000241e6117da0_0, 0, 7;
    %jmp T_18.11;
T_18.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v00000241e6117da0_0, 0, 7;
    %jmp T_18.11;
T_18.11 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000241e604e770;
T_19 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000241e6119a90_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_00000241e611b820;
T_20 ;
    %wait E_00000241e603a250;
    %load/vec4 v00000241e611a5d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %jmp T_20.2;
T_20.0 ;
    %load/vec4 v00000241e611b250_0;
    %store/vec4 v00000241e611a170_0, 0, 32;
    %jmp T_20.2;
T_20.1 ;
    %load/vec4 v00000241e611b430_0;
    %store/vec4 v00000241e611a170_0, 0, 32;
    %jmp T_20.2;
T_20.2 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000241e611be60;
T_21 ;
    %wait E_00000241e6039e90;
    %load/vec4 v00000241e61206a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000241e611fc00_0, 0, 32;
    %jmp T_21.5;
T_21.0 ;
    %load/vec4 v00000241e61213c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000241e61213c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000241e611fc00_0, 0, 32;
    %jmp T_21.5;
T_21.1 ;
    %load/vec4 v00000241e61213c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000241e61213c0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000241e61213c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000241e611fc00_0, 0, 32;
    %jmp T_21.5;
T_21.2 ;
    %load/vec4 v00000241e61213c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000241e61213c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000241e61213c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000241e61213c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000241e611fc00_0, 0, 32;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v00000241e61213c0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v00000241e61213c0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000241e61213c0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000241e61213c0_0;
    %parti/s 19, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v00000241e611fc00_0, 0, 32;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000241e611d440;
T_22 ;
    %wait E_00000241e6039f90;
    %load/vec4 v00000241e611aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241e6119ef0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000241e611b110_0;
    %assign/vec4 v00000241e6119ef0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000241e611c180;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241e61216e0_0, 0, 32;
T_23.0 ;
    %load/vec4 v00000241e61216e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000241e61216e0_0;
    %store/vec4a v00000241e61211e0, 4, 0;
    %load/vec4 v00000241e61216e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241e61216e0_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .thread T_23;
    .scope S_00000241e611c180;
T_24 ;
    %wait E_00000241e60398d0;
    %load/vec4 v00000241e611a350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.2, 9;
    %load/vec4 v00000241e611acb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v00000241e6119810_0;
    %load/vec4 v00000241e611acb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241e61211e0, 0, 4;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00000241e604e130;
T_25 ;
    %wait E_00000241e603a210;
    %load/vec4 v00000241e611a710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %jmp T_25.2;
T_25.0 ;
    %load/vec4 v00000241e611aad0_0;
    %store/vec4 v00000241e611a3f0_0, 0, 32;
    %jmp T_25.2;
T_25.1 ;
    %load/vec4 v00000241e6119f90_0;
    %store/vec4 v00000241e611a3f0_0, 0, 32;
    %jmp T_25.2;
T_25.2 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000241e604e5e0;
T_26 ;
    %wait E_00000241e603a350;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241e6119e50_0, 0, 32;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v00000241e611a490_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e611afd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e611a850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e611a7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6119d10_0, 0, 1;
    %load/vec4 v00000241e6119db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_26.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_26.12, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241e6119e50_0, 0, 32;
    %jmp T_26.14;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000241e611ab70_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000241e611a030_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v00000241e611a490_0, 0, 33;
    %load/vec4 v00000241e611a490_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000241e6119e50_0, 0, 32;
    %load/vec4 v00000241e611a490_0;
    %parti/s 1, 32, 7;
    %store/vec4 v00000241e611a7b0_0, 0, 1;
    %load/vec4 v00000241e611ab70_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v00000241e611a030_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v00000241e6119e50_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v00000241e611ab70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000241e611a030_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v00000241e6119e50_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %store/vec4 v00000241e611a850_0, 0, 1;
    %jmp T_26.14;
T_26.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000241e611ab70_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000241e611a030_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %addi 1, 0, 33;
    %store/vec4 v00000241e611a490_0, 0, 33;
    %load/vec4 v00000241e611a490_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000241e6119e50_0, 0, 32;
    %load/vec4 v00000241e611a490_0;
    %parti/s 1, 32, 7;
    %store/vec4 v00000241e611a7b0_0, 0, 1;
    %load/vec4 v00000241e611ab70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000241e611a030_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v00000241e6119e50_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v00000241e611ab70_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v00000241e611a030_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v00000241e6119e50_0;
    %parti/s 1, 31, 6;
    %and;
    %or;
    %store/vec4 v00000241e611a850_0, 0, 1;
    %jmp T_26.14;
T_26.2 ;
    %load/vec4 v00000241e611ab70_0;
    %load/vec4 v00000241e611a030_0;
    %and;
    %store/vec4 v00000241e6119e50_0, 0, 32;
    %jmp T_26.14;
T_26.3 ;
    %load/vec4 v00000241e611ab70_0;
    %load/vec4 v00000241e611a030_0;
    %or;
    %store/vec4 v00000241e6119e50_0, 0, 32;
    %jmp T_26.14;
T_26.4 ;
    %load/vec4 v00000241e611ab70_0;
    %load/vec4 v00000241e611a030_0;
    %xor;
    %store/vec4 v00000241e6119e50_0, 0, 32;
    %jmp T_26.14;
T_26.5 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v00000241e611ab70_0;
    %load/vec4 v00000241e611a030_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000241e6119e50_0, 0, 32;
    %jmp T_26.14;
T_26.6 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v00000241e611ab70_0;
    %load/vec4 v00000241e611a030_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000241e6119e50_0, 0, 32;
    %jmp T_26.14;
T_26.7 ;
    %load/vec4 v00000241e611ab70_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000241e6119e50_0, 0, 32;
    %jmp T_26.14;
T_26.8 ;
    %load/vec4 v00000241e611ab70_0;
    %load/vec4 v00000241e611a030_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %add;
    %store/vec4 v00000241e6119e50_0, 0, 32;
    %jmp T_26.14;
T_26.9 ;
    %load/vec4 v00000241e611a030_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000241e6119e50_0, 0, 32;
    %jmp T_26.14;
T_26.10 ;
    %load/vec4 v00000241e611ab70_0;
    %load/vec4 v00000241e611a030_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000241e6119e50_0, 0, 32;
    %jmp T_26.14;
T_26.11 ;
    %load/vec4 v00000241e611ab70_0;
    %load/vec4 v00000241e611a030_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000241e6119e50_0, 0, 32;
    %jmp T_26.14;
T_26.12 ;
    %load/vec4 v00000241e611ab70_0;
    %load/vec4 v00000241e611a030_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000241e6119e50_0, 0, 32;
    %jmp T_26.14;
T_26.14 ;
    %pop/vec4 1;
    %load/vec4 v00000241e6119e50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000241e611afd0_0, 0, 1;
    %load/vec4 v00000241e6119e50_0;
    %parti/s 1, 31, 6;
    %store/vec4 v00000241e6119d10_0, 0, 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_00000241e611c630;
T_27 ;
    %wait E_00000241e6039c90;
    %load/vec4 v00000241e61204c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %jmp T_27.4;
T_27.0 ;
    %load/vec4 v00000241e611f8e0_0;
    %store/vec4 v00000241e6120a60_0, 0, 32;
    %jmp T_27.4;
T_27.1 ;
    %load/vec4 v00000241e6121280_0;
    %store/vec4 v00000241e6120a60_0, 0, 32;
    %jmp T_27.4;
T_27.2 ;
    %load/vec4 v00000241e61207e0_0;
    %store/vec4 v00000241e6120a60_0, 0, 32;
    %jmp T_27.4;
T_27.3 ;
    %load/vec4 v00000241e61207e0_0;
    %store/vec4 v00000241e6120a60_0, 0, 32;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000241e604e450;
T_28 ;
    %wait E_00000241e603a410;
    %load/vec4 v00000241e6117800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6118b60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e6117ee0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6117d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6118980_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e61179e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61192e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e6119240_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61194c0_0, 0, 1;
    %jmp T_28.11;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6118b60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e6117ee0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6117d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6118980_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e61179e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61192e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e6119240_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61194c0_0, 0, 1;
    %jmp T_28.11;
T_28.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e6118b60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e6117ee0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e6117d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6118980_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000241e61179e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61192e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e6119240_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61194c0_0, 0, 1;
    %jmp T_28.11;
T_28.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6118b60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000241e6117ee0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e6117d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e6118980_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e61179e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61192e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e6119240_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61194c0_0, 0, 1;
    %jmp T_28.11;
T_28.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e6118b60_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000241e6117ee0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6117d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6118980_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e61179e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61192e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000241e6119240_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61194c0_0, 0, 1;
    %jmp T_28.11;
T_28.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e6118b60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e6117ee0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e6117d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6118980_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e61179e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61192e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000241e6119240_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61194c0_0, 0, 1;
    %jmp T_28.11;
T_28.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6118b60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000241e6117ee0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6117d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6118980_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e61179e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e61192e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000241e6119240_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61194c0_0, 0, 1;
    %jmp T_28.11;
T_28.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e6118b60_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000241e6117ee0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6117d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6118980_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000241e61179e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61192e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e6119240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e61194c0_0, 0, 1;
    %jmp T_28.11;
T_28.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e6118b60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e6117ee0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e6117d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6118980_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000241e61179e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61192e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e6119240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e61194c0_0, 0, 1;
    %jmp T_28.11;
T_28.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e6118b60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e6117ee0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e6117d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6118980_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e61179e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61192e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000241e6119240_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61194c0_0, 0, 1;
    %jmp T_28.11;
T_28.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e6118b60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e6117ee0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e6117d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e6118980_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241e61179e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61192e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000241e6119240_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e61194c0_0, 0, 1;
    %jmp T_28.11;
T_28.11 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_00000241e604de10;
T_29 ;
    %wait E_00000241e603a1d0;
    %load/vec4 v00000241e6117940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000241e6117c60_0, 0, 4;
    %jmp T_29.5;
T_29.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000241e6117c60_0, 0, 4;
    %jmp T_29.5;
T_29.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000241e6117c60_0, 0, 4;
    %jmp T_29.5;
T_29.2 ;
    %load/vec4 v00000241e6118ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.13, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000241e6117c60_0, 0, 4;
    %jmp T_29.15;
T_29.6 ;
    %load/vec4 v00000241e6117f80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_29.18, 4;
    %load/vec4 v00000241e6117bc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.16, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000241e6117c60_0, 0, 4;
    %jmp T_29.17;
T_29.16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000241e6117c60_0, 0, 4;
T_29.17 ;
    %jmp T_29.15;
T_29.7 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000241e6117c60_0, 0, 4;
    %jmp T_29.15;
T_29.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000241e6117c60_0, 0, 4;
    %jmp T_29.15;
T_29.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000241e6117c60_0, 0, 4;
    %jmp T_29.15;
T_29.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000241e6117c60_0, 0, 4;
    %jmp T_29.15;
T_29.11 ;
    %load/vec4 v00000241e6117f80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.19, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000241e6117c60_0, 0, 4;
    %jmp T_29.20;
T_29.19 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000241e6117c60_0, 0, 4;
T_29.20 ;
    %jmp T_29.15;
T_29.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000241e6117c60_0, 0, 4;
    %jmp T_29.15;
T_29.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000241e6117c60_0, 0, 4;
    %jmp T_29.15;
T_29.15 ;
    %pop/vec4 1;
    %jmp T_29.5;
T_29.3 ;
    %load/vec4 v00000241e6118ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.22, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000241e6117c60_0, 0, 4;
    %jmp T_29.24;
T_29.21 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000241e6117c60_0, 0, 4;
    %jmp T_29.24;
T_29.22 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000241e6117c60_0, 0, 4;
    %jmp T_29.24;
T_29.24 ;
    %pop/vec4 1;
    %jmp T_29.5;
T_29.5 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_00000241e611bcd0;
T_30 ;
    %vpi_call 18 19 "$readmemh", "test_prog.hex", v00000241e6121500 {0 0 0};
    %end;
    .thread T_30;
    .scope S_00000241e604ec20;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241e6119100_0, 0, 32;
T_31.0 ;
    %load/vec4 v00000241e6119100_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_31.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000241e6119100_0;
    %store/vec4a v00000241e61196a0, 4, 0;
    %load/vec4 v00000241e6119100_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241e6119100_0, 0, 32;
    %jmp T_31.0;
T_31.1 ;
    %end;
    .thread T_31;
    .scope S_00000241e604ec20;
T_32 ;
    %wait E_00000241e60398d0;
    %load/vec4 v00000241e6118e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v00000241e6118a20_0;
    %load/vec4 v00000241e61188e0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241e61196a0, 0, 4;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_00000241e5f8c960;
T_33 ;
    %delay 5, 0;
    %load/vec4 v00000241e612b130_0;
    %inv;
    %store/vec4 v00000241e612b130_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_00000241e5f8c960;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e612b130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241e612b450_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e612b450_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 19 18 "$finish" {0 0 0};
    %end;
    .thread T_34;
    .scope S_00000241e5f8c960;
T_35 ;
    %vpi_call 19 23 "$dumpfile", "execute.vcd" {0 0 0};
    %vpi_call 19 24 "$dumpvars" {0 0 0};
    %vpi_call 19 25 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000241e61211e0, 0> {0 0 0};
    %vpi_call 19 26 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000241e61211e0, 1> {0 0 0};
    %vpi_call 19 27 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000241e61211e0, 2> {0 0 0};
    %vpi_call 19 28 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000241e61211e0, 3> {0 0 0};
    %vpi_call 19 29 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000241e61211e0, 4> {0 0 0};
    %vpi_call 19 30 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000241e61211e0, 5> {0 0 0};
    %vpi_call 19 31 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000241e61211e0, 6> {0 0 0};
    %vpi_call 19 32 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000241e61211e0, 7> {0 0 0};
    %vpi_call 19 33 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000241e61211e0, 8> {0 0 0};
    %vpi_call 19 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000241e61211e0, 9> {0 0 0};
    %vpi_call 19 35 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000241e61211e0, 10> {0 0 0};
    %end;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "seven_seg.v";
    "top_module.v";
    "controlpath.v";
    "ALU_Decoder.v";
    "Main_Decoder.v";
    "data_memory.v";
    "datapath.v";
    "ALU_Mux.v";
    "ALU.v";
    "PC_Plus_4.v";
    "PC_Target.v";
    "PC_Mux.v";
    "PC_Reg.v";
    "register_file.v";
    "Result_Mux.v";
    "Sign_Extender.v";
    "instruction_memory.v";
    "top_tb.v";
