# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Aug 28 2022 16:21:19

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: 5K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.85965 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_3mhz
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_3mhz:R vs. clk_3mhz:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_dn:in
			6.1.2::Path details for port: usb_dp:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_dn:out
			6.2.2::Path details for port: usb_dp:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_dn:in
			6.4.2::Path details for port: usb_dp:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_dn:out
			6.5.2::Path details for port: usb_dp:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk_3mhz  | Frequency: 56.47 MHz  | Target: 3.00 MHz   | 
Clock: clk_app   | Frequency: 51.15 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb   | Frequency: 49.38 MHz  | Target: 48.01 MHz  | 
Clock: clki      | N/A                   | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_3mhz      clk_3mhz       333330           315622      N/A              N/A         N/A              N/A         N/A              N/A         
clk_3mhz      clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_3mhz      clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_3mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        83330            63781       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_3mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            579         N/A              N/A         N/A              N/A         N/A              N/A         
clki          clk_3mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clki          clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clki          clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                 Setup Times  Clock Reference:Phase  
---------  -------------------------  -----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  3451         clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  3980         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port                 Clock to Out  Clock Reference:Phase  
----------  -------------------------  ------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  16992         clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  16992         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                 Hold Times  Clock Reference:Phase  
---------  -------------------------  ----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  -1732       clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  -2818       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port                 Minimum Clock to Out  Clock Reference:Phase  
----------  -------------------------  --------------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  11371                 clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  10907                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_3mhz
**************************************
Clock: clk_3mhz
Frequency: 56.47 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_21_LC_8_25_5/lcout
Path End         : up_cnt_20_LC_9_24_1/in3
Capture Clock    : up_cnt_20_LC_9_24_1/clk
Setup Constraint : 333330p
Path slack       : 315622p

Capture Clock Arrival Time (clk_3mhz:R#2)   333330
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    8861
- Setup Time                                  -728
-----------------------------------------   ------ 
End-of-path required time (ps)              341462

Launch Clock Arrival Time (clk_3mhz:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   8861
+ Clock To Q                                1391
+ Data Path Delay                          15589
----------------------------------------   ----- 
End-of-path arrival time (ps)              25840
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_3_LC_9_9_0/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__1875/I                                       Odrv12                         0                 0  RISE       1
I__1875/O                                       Odrv12                      1073              1073  RISE       1
I__1877/I                                       Span12Mux_v                    0              1073  RISE       1
I__1877/O                                       Span12Mux_v                  980              2053  RISE       1
I__1878/I                                       Span12Mux_s9_v                 0              2053  RISE       1
I__1878/O                                       Span12Mux_s9_v               755              2808  RISE       1
I__1879/I                                       Sp12to4                        0              2808  RISE       1
I__1879/O                                       Sp12to4                      596              3404  RISE       1
I__1880/I                                       Span4Mux_s1_v                  0              3404  RISE       1
I__1880/O                                       Span4Mux_s1_v                344              3748  RISE       1
I__1881/I                                       IoSpan4Mux                     0              3748  RISE       1
I__1881/O                                       IoSpan4Mux                   622              4371  RISE       1
I__1882/I                                       LocalMux                       0              4371  RISE       1
I__1882/O                                       LocalMux                    1099              5470  RISE       1
I__1883/I                                       IoInMux                        0              5470  RISE       1
I__1883/O                                       IoInMux                      662              6132  RISE       1
clk_3mhz_keep_RNIV6O6/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6132  RISE       1
clk_3mhz_keep_RNIV6O6/GLOBALBUFFEROUTPUT        ICE_GB                      1589              7722  RISE      24
I__2425/I                                       gio2CtrlBuf                    0              7722  RISE       1
I__2425/O                                       gio2CtrlBuf                    0              7722  RISE       1
I__2426/I                                       GlobalMux                      0              7722  RISE       1
I__2426/O                                       GlobalMux                    252              7973  RISE       1
I__2428/I                                       ClkMux                         0              7973  RISE       1
I__2428/O                                       ClkMux                       887              8861  RISE       1
up_cnt_21_LC_8_25_5/clk                         LogicCell40_SEQ_MODE_1000      0              8861  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_21_LC_8_25_5/lcout                      LogicCell40_SEQ_MODE_1000   1391             10251  315622  RISE      24
I__2461/I                                      LocalMux                       0             10251  315622  RISE       1
I__2461/O                                      LocalMux                    1099             11351  315622  RISE       1
I__2466/I                                      InMux                          0             11351  315622  RISE       1
I__2466/O                                      InMux                        662             12013  315622  RISE       1
up_cnt_RNI71AQ_20_LC_9_24_2/in1                LogicCell40_SEQ_MODE_0000      0             12013  315622  RISE       1
up_cnt_RNI71AQ_20_LC_9_24_2/lcout              LogicCell40_SEQ_MODE_0000   1179             13192  315622  RISE       2
I__2378/I                                      Odrv4                          0             13192  315622  RISE       1
I__2378/O                                      Odrv4                        596             13788  315622  RISE       1
I__2380/I                                      LocalMux                       0             13788  315622  RISE       1
I__2380/O                                      LocalMux                    1099             14887  315622  RISE       1
I__2382/I                                      InMux                          0             14887  315622  RISE       1
I__2382/O                                      InMux                        662             15549  315622  RISE       1
I__2383/I                                      CascadeMux                     0             15549  315622  RISE       1
I__2383/O                                      CascadeMux                     0             15549  315622  RISE       1
up_cnt_RNO_0_0_LC_8_23_0/in2                   LogicCell40_SEQ_MODE_0000      0             15549  315622  RISE       1
up_cnt_RNO_0_0_LC_8_23_0/carryout              LogicCell40_SEQ_MODE_0000    609             16158  315622  RISE       2
up_cnt_RNO_0_1_LC_8_23_1/carryin               LogicCell40_SEQ_MODE_0000      0             16158  315622  RISE       1
up_cnt_RNO_0_1_LC_8_23_1/carryout              LogicCell40_SEQ_MODE_0000    278             16436  315622  RISE       2
up_cnt_RNO_0_2_LC_8_23_2/carryin               LogicCell40_SEQ_MODE_0000      0             16436  315622  RISE       1
up_cnt_RNO_0_2_LC_8_23_2/carryout              LogicCell40_SEQ_MODE_0000    278             16715  315622  RISE       2
up_cnt_RNO_0_3_LC_8_23_3/carryin               LogicCell40_SEQ_MODE_0000      0             16715  315622  RISE       1
up_cnt_RNO_0_3_LC_8_23_3/carryout              LogicCell40_SEQ_MODE_0000    278             16993  315622  RISE       2
up_cnt_RNO_0_4_LC_8_23_4/carryin               LogicCell40_SEQ_MODE_0000      0             16993  315622  RISE       1
up_cnt_RNO_0_4_LC_8_23_4/carryout              LogicCell40_SEQ_MODE_0000    278             17271  315622  RISE       2
up_cnt_RNO_0_5_LC_8_23_5/carryin               LogicCell40_SEQ_MODE_0000      0             17271  315622  RISE       1
up_cnt_RNO_0_5_LC_8_23_5/carryout              LogicCell40_SEQ_MODE_0000    278             17549  315622  RISE       2
up_cnt_RNO_0_6_LC_8_23_6/carryin               LogicCell40_SEQ_MODE_0000      0             17549  315622  RISE       1
up_cnt_RNO_0_6_LC_8_23_6/carryout              LogicCell40_SEQ_MODE_0000    278             17827  315622  RISE       2
up_cnt_RNO_0_7_LC_8_23_7/carryin               LogicCell40_SEQ_MODE_0000      0             17827  315622  RISE       1
up_cnt_RNO_0_7_LC_8_23_7/carryout              LogicCell40_SEQ_MODE_0000    278             18105  315622  RISE       1
IN_MUX_bfv_8_24_0_/carryinitin                 ICE_CARRY_IN_MUX               0             18105  315622  RISE       1
IN_MUX_bfv_8_24_0_/carryinitout                ICE_CARRY_IN_MUX             556             18662  315622  RISE       2
up_cnt_RNO_0_8_LC_8_24_0/carryin               LogicCell40_SEQ_MODE_0000      0             18662  315622  RISE       1
up_cnt_RNO_0_8_LC_8_24_0/carryout              LogicCell40_SEQ_MODE_0000    278             18940  315622  RISE       2
up_cnt_RNO_0_9_LC_8_24_1/carryin               LogicCell40_SEQ_MODE_0000      0             18940  315622  RISE       1
up_cnt_RNO_0_9_LC_8_24_1/carryout              LogicCell40_SEQ_MODE_0000    278             19218  315622  RISE       2
up_cnt_RNO_0_10_LC_8_24_2/carryin              LogicCell40_SEQ_MODE_0000      0             19218  315622  RISE       1
up_cnt_RNO_0_10_LC_8_24_2/carryout             LogicCell40_SEQ_MODE_0000    278             19496  315622  RISE       2
up_cnt_RNO_0_11_LC_8_24_3/carryin              LogicCell40_SEQ_MODE_0000      0             19496  315622  RISE       1
up_cnt_RNO_0_11_LC_8_24_3/carryout             LogicCell40_SEQ_MODE_0000    278             19774  315622  RISE       2
up_cnt_RNO_0_12_LC_8_24_4/carryin              LogicCell40_SEQ_MODE_0000      0             19774  315622  RISE       1
up_cnt_RNO_0_12_LC_8_24_4/carryout             LogicCell40_SEQ_MODE_0000    278             20052  315622  RISE       2
up_cnt_RNO_0_13_LC_8_24_5/carryin              LogicCell40_SEQ_MODE_0000      0             20052  315622  RISE       1
up_cnt_RNO_0_13_LC_8_24_5/carryout             LogicCell40_SEQ_MODE_0000    278             20330  315622  RISE       2
up_cnt_RNO_0_14_LC_8_24_6/carryin              LogicCell40_SEQ_MODE_0000      0             20330  315622  RISE       1
up_cnt_RNO_0_14_LC_8_24_6/carryout             LogicCell40_SEQ_MODE_0000    278             20608  315622  RISE       2
up_cnt_RNO_0_15_LC_8_24_7/carryin              LogicCell40_SEQ_MODE_0000      0             20608  315622  RISE       1
up_cnt_RNO_0_15_LC_8_24_7/carryout             LogicCell40_SEQ_MODE_0000    278             20887  315622  RISE       1
IN_MUX_bfv_8_25_0_/carryinitin                 ICE_CARRY_IN_MUX               0             20887  315622  RISE       1
IN_MUX_bfv_8_25_0_/carryinitout                ICE_CARRY_IN_MUX             556             21443  315622  RISE       2
up_cnt_RNO_0_16_LC_8_25_0/carryin              LogicCell40_SEQ_MODE_0000      0             21443  315622  RISE       1
up_cnt_RNO_0_16_LC_8_25_0/carryout             LogicCell40_SEQ_MODE_0000    278             21721  315622  RISE       2
up_cnt_RNO_0_17_LC_8_25_1/carryin              LogicCell40_SEQ_MODE_0000      0             21721  315622  RISE       1
up_cnt_RNO_0_17_LC_8_25_1/carryout             LogicCell40_SEQ_MODE_0000    278             21999  315622  RISE       2
up_cnt_RNO_0_18_LC_8_25_2/carryin              LogicCell40_SEQ_MODE_0000      0             21999  315622  RISE       1
up_cnt_RNO_0_18_LC_8_25_2/carryout             LogicCell40_SEQ_MODE_0000    278             22277  315622  RISE       2
up_cnt_RNO_0_19_LC_8_25_3/carryin              LogicCell40_SEQ_MODE_0000      0             22277  315622  RISE       1
up_cnt_RNO_0_19_LC_8_25_3/carryout             LogicCell40_SEQ_MODE_0000    278             22555  315622  RISE       2
I__1789/I                                      InMux                          0             22555  315622  RISE       1
I__1789/O                                      InMux                        662             23218  315622  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_8_25_4/in3    LogicCell40_SEQ_MODE_0000      0             23218  315622  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_8_25_4/lcout  LogicCell40_SEQ_MODE_0000    861             24079  315622  RISE       1
I__2384/I                                      LocalMux                       0             24079  315622  RISE       1
I__2384/O                                      LocalMux                    1099             25178  315622  RISE       1
I__2385/I                                      InMux                          0             25178  315622  RISE       1
I__2385/O                                      InMux                        662             25840  315622  RISE       1
up_cnt_20_LC_9_24_1/in3                        LogicCell40_SEQ_MODE_1000      0             25840  315622  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_3_LC_9_9_0/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__1875/I                                       Odrv12                         0                 0  RISE       1
I__1875/O                                       Odrv12                      1073              1073  RISE       1
I__1877/I                                       Span12Mux_v                    0              1073  RISE       1
I__1877/O                                       Span12Mux_v                  980              2053  RISE       1
I__1878/I                                       Span12Mux_s9_v                 0              2053  RISE       1
I__1878/O                                       Span12Mux_s9_v               755              2808  RISE       1
I__1879/I                                       Sp12to4                        0              2808  RISE       1
I__1879/O                                       Sp12to4                      596              3404  RISE       1
I__1880/I                                       Span4Mux_s1_v                  0              3404  RISE       1
I__1880/O                                       Span4Mux_s1_v                344              3748  RISE       1
I__1881/I                                       IoSpan4Mux                     0              3748  RISE       1
I__1881/O                                       IoSpan4Mux                   622              4371  RISE       1
I__1882/I                                       LocalMux                       0              4371  RISE       1
I__1882/O                                       LocalMux                    1099              5470  RISE       1
I__1883/I                                       IoInMux                        0              5470  RISE       1
I__1883/O                                       IoInMux                      662              6132  RISE       1
clk_3mhz_keep_RNIV6O6/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6132  RISE       1
clk_3mhz_keep_RNIV6O6/GLOBALBUFFEROUTPUT        ICE_GB                      1589              7722  RISE      24
I__2425/I                                       gio2CtrlBuf                    0              7722  RISE       1
I__2425/O                                       gio2CtrlBuf                    0              7722  RISE       1
I__2426/I                                       GlobalMux                      0              7722  RISE       1
I__2426/O                                       GlobalMux                    252              7973  RISE       1
I__2429/I                                       ClkMux                         0              7973  RISE       1
I__2429/O                                       ClkMux                       887              8861  RISE       1
up_cnt_20_LC_9_24_1/clk                         LogicCell40_SEQ_MODE_1000      0              8861  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 51.15 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_2_LC_15_17_1/lcout
Path End         : u_app.data_q_3_LC_15_17_5/in1
Capture Clock    : u_app.data_q_3_LC_15_17_5/clk
Setup Constraint : 83330p
Path slack       : 63781p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5629
- Setup Time                               -1060
----------------------------------------   ----- 
End-of-path required time (ps)             87899

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5629
+ Clock To Q                               1391
+ Data Path Delay                         17098
---------------------------------------   ----- 
End-of-path arrival time (ps)             24118
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_9_4_6/lcout       LogicCell40_SEQ_MODE_1000      0                 0  RISE       4
I__1961/I                                        Odrv4                          0                 0  RISE       1
I__1961/O                                        Odrv4                        596               596  RISE       1
I__1964/I                                        Span4Mux_s3_v                  0               596  RISE       1
I__1964/O                                        Span4Mux_s3_v                543              1139  RISE       1
I__1967/I                                        LocalMux                       0              1139  RISE       1
I__1967/O                                        LocalMux                    1099              2238  RISE       1
I__1968/I                                        IoInMux                        0              2238  RISE       1
I__1968/O                                        IoInMux                      662              2901  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2901  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              4490  RISE      54
I__10067/I                                       gio2CtrlBuf                    0              4490  RISE       1
I__10067/O                                       gio2CtrlBuf                    0              4490  RISE       1
I__10068/I                                       GlobalMux                      0              4490  RISE       1
I__10068/O                                       GlobalMux                    252              4742  RISE       1
I__10083/I                                       ClkMux                         0              4742  RISE       1
I__10083/O                                       ClkMux                       887              5629  RISE       1
u_app.data_q_2_LC_15_17_1/clk                    LogicCell40_SEQ_MODE_1000      0              5629  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_2_LC_15_17_1/lcout             LogicCell40_SEQ_MODE_1000   1391              7020  63781  RISE       5
I__7520/I                                   LocalMux                       0              7020  63781  RISE       1
I__7520/O                                   LocalMux                    1099              8119  63781  RISE       1
I__7525/I                                   InMux                          0              8119  63781  RISE       1
I__7525/O                                   InMux                        662              8781  63781  RISE       1
u_app.data_q_RNIDKPU_1_LC_14_18_7/in1       LogicCell40_SEQ_MODE_0000      0              8781  63781  RISE       1
u_app.data_q_RNIDKPU_1_LC_14_18_7/lcout     LogicCell40_SEQ_MODE_0000   1179              9960  63781  RISE       3
I__6717/I                                   LocalMux                       0              9960  63781  RISE       1
I__6717/O                                   LocalMux                    1099             11059  63781  RISE       1
I__6719/I                                   InMux                          0             11059  63781  RISE       1
I__6719/O                                   InMux                        662             11721  63781  RISE       1
u_app.data_q_RNIJ50D2_0_LC_14_17_6/in3      LogicCell40_SEQ_MODE_0000      0             11721  63781  RISE       1
u_app.data_q_RNIJ50D2_0_LC_14_17_6/lcout    LogicCell40_SEQ_MODE_0000    861             12582  63781  RISE       1
I__6554/I                                   LocalMux                       0             12582  63781  RISE       1
I__6554/O                                   LocalMux                    1099             13682  63781  RISE       1
I__6555/I                                   InMux                          0             13682  63781  RISE       1
I__6555/O                                   InMux                        662             14344  63781  RISE       1
u_app.data_q_RNIT9QO5_7_LC_14_17_0/in3      LogicCell40_SEQ_MODE_0000      0             14344  63781  RISE       1
u_app.data_q_RNIT9QO5_7_LC_14_17_0/ltout    LogicCell40_SEQ_MODE_0000    609             14953  63781  FALL       1
I__6587/I                                   CascadeMux                     0             14953  63781  FALL       1
I__6587/O                                   CascadeMux                     0             14953  63781  FALL       1
u_app.status_q_RNI5NIEB_6_LC_14_17_1/in2    LogicCell40_SEQ_MODE_0000      0             14953  63781  FALL       1
u_app.status_q_RNI5NIEB_6_LC_14_17_1/lcout  LogicCell40_SEQ_MODE_0000   1179             16132  63781  RISE       3
I__7564/I                                   LocalMux                       0             16132  63781  RISE       1
I__7564/O                                   LocalMux                    1099             17231  63781  RISE       1
I__7567/I                                   InMux                          0             17231  63781  RISE       1
I__7567/O                                   InMux                        662             17893  63781  RISE       1
u_app.data_q_RNIDKPU_0_LC_14_16_0/in1       LogicCell40_SEQ_MODE_0000      0             17893  63781  RISE       1
u_app.data_q_RNIDKPU_0_LC_14_16_0/carryout  LogicCell40_SEQ_MODE_0000    675             18569  63781  RISE       2
u_app.data_q_RNO_1_1_LC_14_16_1/carryin     LogicCell40_SEQ_MODE_0000      0             18569  63781  RISE       1
u_app.data_q_RNO_1_1_LC_14_16_1/carryout    LogicCell40_SEQ_MODE_0000    278             18847  63781  RISE       2
u_app.data_q_RNO_1_2_LC_14_16_2/carryin     LogicCell40_SEQ_MODE_0000      0             18847  63781  RISE       1
u_app.data_q_RNO_1_2_LC_14_16_2/carryout    LogicCell40_SEQ_MODE_0000    278             19125  63781  RISE       2
I__6544/I                                   InMux                          0             19125  63781  RISE       1
I__6544/O                                   InMux                        662             19787  63781  RISE       1
u_app.data_q_RNO_1_3_LC_14_16_3/in3         LogicCell40_SEQ_MODE_0000      0             19787  63781  RISE       1
u_app.data_q_RNO_1_3_LC_14_16_3/lcout       LogicCell40_SEQ_MODE_0000    861             20648  63781  RISE       1
I__7658/I                                   Odrv4                          0             20648  63781  RISE       1
I__7658/O                                   Odrv4                        596             21244  63781  RISE       1
I__7659/I                                   Span4Mux_h                     0             21244  63781  RISE       1
I__7659/O                                   Span4Mux_h                   517             21761  63781  RISE       1
I__7660/I                                   Span4Mux_v                     0             21761  63781  RISE       1
I__7660/O                                   Span4Mux_v                   596             22357  63781  RISE       1
I__7661/I                                   LocalMux                       0             22357  63781  RISE       1
I__7661/O                                   LocalMux                    1099             23456  63781  RISE       1
I__7662/I                                   InMux                          0             23456  63781  RISE       1
I__7662/O                                   InMux                        662             24118  63781  RISE       1
u_app.data_q_3_LC_15_17_5/in1               LogicCell40_SEQ_MODE_1000      0             24118  63781  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_9_4_6/lcout       LogicCell40_SEQ_MODE_1000      0                 0  RISE       4
I__1961/I                                        Odrv4                          0                 0  RISE       1
I__1961/O                                        Odrv4                        596               596  RISE       1
I__1964/I                                        Span4Mux_s3_v                  0               596  RISE       1
I__1964/O                                        Span4Mux_s3_v                543              1139  RISE       1
I__1967/I                                        LocalMux                       0              1139  RISE       1
I__1967/O                                        LocalMux                    1099              2238  RISE       1
I__1968/I                                        IoInMux                        0              2238  RISE       1
I__1968/O                                        IoInMux                      662              2901  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2901  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              4490  RISE      54
I__10067/I                                       gio2CtrlBuf                    0              4490  RISE       1
I__10067/O                                       gio2CtrlBuf                    0              4490  RISE       1
I__10068/I                                       GlobalMux                      0              4490  RISE       1
I__10068/O                                       GlobalMux                    252              4742  RISE       1
I__10083/I                                       ClkMux                         0              4742  RISE       1
I__10083/O                                       ClkMux                       887              5629  RISE       1
u_app.data_q_3_LC_15_17_5/clk                    LogicCell40_SEQ_MODE_1000      0              5629  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 49.38 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_10_19_2/lcout
Path End         : u_usb_cdc.u_sie.crc16_q_14_LC_12_6_6/ce
Capture Clock    : u_usb_cdc.u_sie.crc16_q_14_LC_12_6_6/clk
Setup Constraint : 20830p
Path slack       : 579p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21969

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         18860
---------------------------------------   ----- 
End-of-path arrival time (ps)             21390
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                            ICE_GB                         0                 0  RISE     381
I__10579/I                                           gio2CtrlBuf                    0                 0  RISE       1
I__10579/O                                           gio2CtrlBuf                    0                 0  RISE       1
I__10580/I                                           GlobalMux                      0                 0  RISE       1
I__10580/O                                           GlobalMux                    252               252  RISE       1
I__10693/I                                           ClkMux                         0               252  RISE       1
I__10693/O                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_10_19_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_10_19_2/lcout                      LogicCell40_SEQ_MODE_1000   1391              2530    579  RISE       3
I__3111/I                                                                  LocalMux                       0              2530    579  RISE       1
I__3111/O                                                                  LocalMux                    1099              3629    579  RISE       1
I__3113/I                                                                  InMux                          0              3629    579  RISE       1
I__3113/O                                                                  InMux                        662              4291    579  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_LC_10_19_3/in1                LogicCell40_SEQ_MODE_0000      0              4291    579  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_LC_10_19_3/lcout              LogicCell40_SEQ_MODE_0000   1179              5470    579  RISE       1
I__3102/I                                                                  Odrv12                         0              5470    579  RISE       1
I__3102/O                                                                  Odrv12                      1073              6543    579  RISE       1
I__3103/I                                                                  Sp12to4                        0              6543    579  RISE       1
I__3103/O                                                                  Sp12to4                      596              7139    579  RISE       1
I__3104/I                                                                  IoSpan4Mux                     0              7139    579  RISE       1
I__3104/O                                                                  IoSpan4Mux                   622              7761    579  RISE       1
I__3105/I                                                                  LocalMux                       0              7761    579  RISE       1
I__3105/O                                                                  LocalMux                    1099              8861    579  RISE       1
I__3106/I                                                                  IoInMux                        0              8861    579  RISE       1
I__3106/O                                                                  IoInMux                      662              9523    579  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_0/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              9523    579  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_0/GLOBALBUFFEROUTPUT          ICE_GB                      1589             11112    579  RISE      36
I__5364/I                                                                  gio2CtrlBuf                    0             11112    579  RISE       1
I__5364/O                                                                  gio2CtrlBuf                    0             11112    579  RISE       1
I__5365/I                                                                  GlobalMux                      0             11112    579  RISE       1
I__5365/O                                                                  GlobalMux                    252             11364    579  RISE       1
I__5366/I                                                                  Glb2LocalMux                   0             11364    579  RISE       1
I__5366/O                                                                  Glb2LocalMux                 583             11947    579  RISE       1
I__5380/I                                                                  LocalMux                       0             11947    579  RISE       1
I__5380/O                                                                  LocalMux                    1099             13046    579  RISE       1
I__5383/I                                                                  InMux                          0             13046    579  RISE       1
I__5383/O                                                                  InMux                        662             13708    579  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI4BI42_4_LC_12_12_6/in3              LogicCell40_SEQ_MODE_0000      0             13708    579  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI4BI42_4_LC_12_12_6/ltout            LogicCell40_SEQ_MODE_0000    609             14317    579  FALL       1
I__4059/I                                                                  CascadeMux                     0             14317    579  FALL       1
I__4059/O                                                                  CascadeMux                     0             14317    579  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_4_LC_12_12_7/in2              LogicCell40_SEQ_MODE_0000      0             14317    579  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_4_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000   1179             15496    579  RISE       1
I__4055/I                                                                  Odrv12                         0             15496    579  RISE       1
I__4055/O                                                                  Odrv12                      1073             16569    579  RISE       1
I__4056/I                                                                  Span12Mux_s6_v                 0             16569    579  RISE       1
I__4056/O                                                                  Span12Mux_s6_v               517             17085    579  RISE       1
I__4057/I                                                                  LocalMux                       0             17085    579  RISE       1
I__4057/O                                                                  LocalMux                    1099             18185    579  RISE       1
I__4058/I                                                                  IoInMux                        0             18185    579  RISE       1
I__4058/O                                                                  IoInMux                      662             18847    579  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_1_4/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             18847    579  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_1_4/GLOBALBUFFEROUTPUT        ICE_GB                      1589             20436    579  RISE      56
I__8060/I                                                                  gio2CtrlBuf                    0             20436    579  RISE       1
I__8060/O                                                                  gio2CtrlBuf                    0             20436    579  RISE       1
I__8061/I                                                                  GlobalMux                      0             20436    579  RISE       1
I__8061/O                                                                  GlobalMux                    252             20688    579  RISE       1
I__8062/I                                                                  CEMux                          0             20688    579  RISE       1
I__8062/O                                                                  CEMux                        702             21390    579  RISE       1
u_usb_cdc.u_sie.crc16_q_14_LC_12_6_6/ce                                    LogicCell40_SEQ_MODE_1010      0             21390    579  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                 ICE_GB                         0                 0  RISE     381
I__10579/I                                gio2CtrlBuf                    0                 0  RISE       1
I__10579/O                                gio2CtrlBuf                    0                 0  RISE       1
I__10580/I                                GlobalMux                      0                 0  RISE       1
I__10580/O                                GlobalMux                    252               252  RISE       1
I__10584/I                                ClkMux                         0               252  RISE       1
I__10584/O                                ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.crc16_q_14_LC_12_6_6/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_10_19_2/lcout
Path End         : u_usb_cdc.u_sie.crc16_q_14_LC_12_6_6/ce
Capture Clock    : u_usb_cdc.u_sie.crc16_q_14_LC_12_6_6/clk
Setup Constraint : 20830p
Path slack       : 579p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21969

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         18860
---------------------------------------   ----- 
End-of-path arrival time (ps)             21390
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                            ICE_GB                         0                 0  RISE     381
I__10579/I                                           gio2CtrlBuf                    0                 0  RISE       1
I__10579/O                                           gio2CtrlBuf                    0                 0  RISE       1
I__10580/I                                           GlobalMux                      0                 0  RISE       1
I__10580/O                                           GlobalMux                    252               252  RISE       1
I__10693/I                                           ClkMux                         0               252  RISE       1
I__10693/O                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_10_19_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_10_19_2/lcout                      LogicCell40_SEQ_MODE_1000   1391              2530    579  RISE       3
I__3111/I                                                                  LocalMux                       0              2530    579  RISE       1
I__3111/O                                                                  LocalMux                    1099              3629    579  RISE       1
I__3113/I                                                                  InMux                          0              3629    579  RISE       1
I__3113/O                                                                  InMux                        662              4291    579  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_LC_10_19_3/in1                LogicCell40_SEQ_MODE_0000      0              4291    579  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_LC_10_19_3/lcout              LogicCell40_SEQ_MODE_0000   1179              5470    579  RISE       1
I__3102/I                                                                  Odrv12                         0              5470    579  RISE       1
I__3102/O                                                                  Odrv12                      1073              6543    579  RISE       1
I__3103/I                                                                  Sp12to4                        0              6543    579  RISE       1
I__3103/O                                                                  Sp12to4                      596              7139    579  RISE       1
I__3104/I                                                                  IoSpan4Mux                     0              7139    579  RISE       1
I__3104/O                                                                  IoSpan4Mux                   622              7761    579  RISE       1
I__3105/I                                                                  LocalMux                       0              7761    579  RISE       1
I__3105/O                                                                  LocalMux                    1099              8861    579  RISE       1
I__3106/I                                                                  IoInMux                        0              8861    579  RISE       1
I__3106/O                                                                  IoInMux                      662              9523    579  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_0/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              9523    579  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_0/GLOBALBUFFEROUTPUT          ICE_GB                      1589             11112    579  RISE      36
I__5364/I                                                                  gio2CtrlBuf                    0             11112    579  RISE       1
I__5364/O                                                                  gio2CtrlBuf                    0             11112    579  RISE       1
I__5365/I                                                                  GlobalMux                      0             11112    579  RISE       1
I__5365/O                                                                  GlobalMux                    252             11364    579  RISE       1
I__5366/I                                                                  Glb2LocalMux                   0             11364    579  RISE       1
I__5366/O                                                                  Glb2LocalMux                 583             11947    579  RISE       1
I__5380/I                                                                  LocalMux                       0             11947    579  RISE       1
I__5380/O                                                                  LocalMux                    1099             13046    579  RISE       1
I__5383/I                                                                  InMux                          0             13046    579  RISE       1
I__5383/O                                                                  InMux                        662             13708    579  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI4BI42_4_LC_12_12_6/in3              LogicCell40_SEQ_MODE_0000      0             13708    579  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI4BI42_4_LC_12_12_6/ltout            LogicCell40_SEQ_MODE_0000    609             14317    579  FALL       1
I__4059/I                                                                  CascadeMux                     0             14317    579  FALL       1
I__4059/O                                                                  CascadeMux                     0             14317    579  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_4_LC_12_12_7/in2              LogicCell40_SEQ_MODE_0000      0             14317    579  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_4_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000   1179             15496    579  RISE       1
I__4055/I                                                                  Odrv12                         0             15496    579  RISE       1
I__4055/O                                                                  Odrv12                      1073             16569    579  RISE       1
I__4056/I                                                                  Span12Mux_s6_v                 0             16569    579  RISE       1
I__4056/O                                                                  Span12Mux_s6_v               517             17085    579  RISE       1
I__4057/I                                                                  LocalMux                       0             17085    579  RISE       1
I__4057/O                                                                  LocalMux                    1099             18185    579  RISE       1
I__4058/I                                                                  IoInMux                        0             18185    579  RISE       1
I__4058/O                                                                  IoInMux                      662             18847    579  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_1_4/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             18847    579  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_1_4/GLOBALBUFFEROUTPUT        ICE_GB                      1589             20436    579  RISE      56
I__8060/I                                                                  gio2CtrlBuf                    0             20436    579  RISE       1
I__8060/O                                                                  gio2CtrlBuf                    0             20436    579  RISE       1
I__8061/I                                                                  GlobalMux                      0             20436    579  RISE       1
I__8061/O                                                                  GlobalMux                    252             20688    579  RISE       1
I__8062/I                                                                  CEMux                          0             20688    579  RISE       1
I__8062/O                                                                  CEMux                        702             21390    579  RISE       1
u_usb_cdc.u_sie.crc16_q_14_LC_12_6_6/ce                                    LogicCell40_SEQ_MODE_1010      0             21390    579  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                 ICE_GB                         0                 0  RISE     381
I__10579/I                                gio2CtrlBuf                    0                 0  RISE       1
I__10579/O                                gio2CtrlBuf                    0                 0  RISE       1
I__10580/I                                GlobalMux                      0                 0  RISE       1
I__10580/O                                GlobalMux                    252               252  RISE       1
I__10584/I                                ClkMux                         0               252  RISE       1
I__10584/O                                ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.crc16_q_14_LC_12_6_6/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.2::Critical Path Report for (clk_3mhz:R vs. clk_3mhz:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_21_LC_8_25_5/lcout
Path End         : up_cnt_20_LC_9_24_1/in3
Capture Clock    : up_cnt_20_LC_9_24_1/clk
Setup Constraint : 333330p
Path slack       : 315622p

Capture Clock Arrival Time (clk_3mhz:R#2)   333330
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    8861
- Setup Time                                  -728
-----------------------------------------   ------ 
End-of-path required time (ps)              341462

Launch Clock Arrival Time (clk_3mhz:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   8861
+ Clock To Q                                1391
+ Data Path Delay                          15589
----------------------------------------   ----- 
End-of-path arrival time (ps)              25840
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_3_LC_9_9_0/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__1875/I                                       Odrv12                         0                 0  RISE       1
I__1875/O                                       Odrv12                      1073              1073  RISE       1
I__1877/I                                       Span12Mux_v                    0              1073  RISE       1
I__1877/O                                       Span12Mux_v                  980              2053  RISE       1
I__1878/I                                       Span12Mux_s9_v                 0              2053  RISE       1
I__1878/O                                       Span12Mux_s9_v               755              2808  RISE       1
I__1879/I                                       Sp12to4                        0              2808  RISE       1
I__1879/O                                       Sp12to4                      596              3404  RISE       1
I__1880/I                                       Span4Mux_s1_v                  0              3404  RISE       1
I__1880/O                                       Span4Mux_s1_v                344              3748  RISE       1
I__1881/I                                       IoSpan4Mux                     0              3748  RISE       1
I__1881/O                                       IoSpan4Mux                   622              4371  RISE       1
I__1882/I                                       LocalMux                       0              4371  RISE       1
I__1882/O                                       LocalMux                    1099              5470  RISE       1
I__1883/I                                       IoInMux                        0              5470  RISE       1
I__1883/O                                       IoInMux                      662              6132  RISE       1
clk_3mhz_keep_RNIV6O6/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6132  RISE       1
clk_3mhz_keep_RNIV6O6/GLOBALBUFFEROUTPUT        ICE_GB                      1589              7722  RISE      24
I__2425/I                                       gio2CtrlBuf                    0              7722  RISE       1
I__2425/O                                       gio2CtrlBuf                    0              7722  RISE       1
I__2426/I                                       GlobalMux                      0              7722  RISE       1
I__2426/O                                       GlobalMux                    252              7973  RISE       1
I__2428/I                                       ClkMux                         0              7973  RISE       1
I__2428/O                                       ClkMux                       887              8861  RISE       1
up_cnt_21_LC_8_25_5/clk                         LogicCell40_SEQ_MODE_1000      0              8861  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_21_LC_8_25_5/lcout                      LogicCell40_SEQ_MODE_1000   1391             10251  315622  RISE      24
I__2461/I                                      LocalMux                       0             10251  315622  RISE       1
I__2461/O                                      LocalMux                    1099             11351  315622  RISE       1
I__2466/I                                      InMux                          0             11351  315622  RISE       1
I__2466/O                                      InMux                        662             12013  315622  RISE       1
up_cnt_RNI71AQ_20_LC_9_24_2/in1                LogicCell40_SEQ_MODE_0000      0             12013  315622  RISE       1
up_cnt_RNI71AQ_20_LC_9_24_2/lcout              LogicCell40_SEQ_MODE_0000   1179             13192  315622  RISE       2
I__2378/I                                      Odrv4                          0             13192  315622  RISE       1
I__2378/O                                      Odrv4                        596             13788  315622  RISE       1
I__2380/I                                      LocalMux                       0             13788  315622  RISE       1
I__2380/O                                      LocalMux                    1099             14887  315622  RISE       1
I__2382/I                                      InMux                          0             14887  315622  RISE       1
I__2382/O                                      InMux                        662             15549  315622  RISE       1
I__2383/I                                      CascadeMux                     0             15549  315622  RISE       1
I__2383/O                                      CascadeMux                     0             15549  315622  RISE       1
up_cnt_RNO_0_0_LC_8_23_0/in2                   LogicCell40_SEQ_MODE_0000      0             15549  315622  RISE       1
up_cnt_RNO_0_0_LC_8_23_0/carryout              LogicCell40_SEQ_MODE_0000    609             16158  315622  RISE       2
up_cnt_RNO_0_1_LC_8_23_1/carryin               LogicCell40_SEQ_MODE_0000      0             16158  315622  RISE       1
up_cnt_RNO_0_1_LC_8_23_1/carryout              LogicCell40_SEQ_MODE_0000    278             16436  315622  RISE       2
up_cnt_RNO_0_2_LC_8_23_2/carryin               LogicCell40_SEQ_MODE_0000      0             16436  315622  RISE       1
up_cnt_RNO_0_2_LC_8_23_2/carryout              LogicCell40_SEQ_MODE_0000    278             16715  315622  RISE       2
up_cnt_RNO_0_3_LC_8_23_3/carryin               LogicCell40_SEQ_MODE_0000      0             16715  315622  RISE       1
up_cnt_RNO_0_3_LC_8_23_3/carryout              LogicCell40_SEQ_MODE_0000    278             16993  315622  RISE       2
up_cnt_RNO_0_4_LC_8_23_4/carryin               LogicCell40_SEQ_MODE_0000      0             16993  315622  RISE       1
up_cnt_RNO_0_4_LC_8_23_4/carryout              LogicCell40_SEQ_MODE_0000    278             17271  315622  RISE       2
up_cnt_RNO_0_5_LC_8_23_5/carryin               LogicCell40_SEQ_MODE_0000      0             17271  315622  RISE       1
up_cnt_RNO_0_5_LC_8_23_5/carryout              LogicCell40_SEQ_MODE_0000    278             17549  315622  RISE       2
up_cnt_RNO_0_6_LC_8_23_6/carryin               LogicCell40_SEQ_MODE_0000      0             17549  315622  RISE       1
up_cnt_RNO_0_6_LC_8_23_6/carryout              LogicCell40_SEQ_MODE_0000    278             17827  315622  RISE       2
up_cnt_RNO_0_7_LC_8_23_7/carryin               LogicCell40_SEQ_MODE_0000      0             17827  315622  RISE       1
up_cnt_RNO_0_7_LC_8_23_7/carryout              LogicCell40_SEQ_MODE_0000    278             18105  315622  RISE       1
IN_MUX_bfv_8_24_0_/carryinitin                 ICE_CARRY_IN_MUX               0             18105  315622  RISE       1
IN_MUX_bfv_8_24_0_/carryinitout                ICE_CARRY_IN_MUX             556             18662  315622  RISE       2
up_cnt_RNO_0_8_LC_8_24_0/carryin               LogicCell40_SEQ_MODE_0000      0             18662  315622  RISE       1
up_cnt_RNO_0_8_LC_8_24_0/carryout              LogicCell40_SEQ_MODE_0000    278             18940  315622  RISE       2
up_cnt_RNO_0_9_LC_8_24_1/carryin               LogicCell40_SEQ_MODE_0000      0             18940  315622  RISE       1
up_cnt_RNO_0_9_LC_8_24_1/carryout              LogicCell40_SEQ_MODE_0000    278             19218  315622  RISE       2
up_cnt_RNO_0_10_LC_8_24_2/carryin              LogicCell40_SEQ_MODE_0000      0             19218  315622  RISE       1
up_cnt_RNO_0_10_LC_8_24_2/carryout             LogicCell40_SEQ_MODE_0000    278             19496  315622  RISE       2
up_cnt_RNO_0_11_LC_8_24_3/carryin              LogicCell40_SEQ_MODE_0000      0             19496  315622  RISE       1
up_cnt_RNO_0_11_LC_8_24_3/carryout             LogicCell40_SEQ_MODE_0000    278             19774  315622  RISE       2
up_cnt_RNO_0_12_LC_8_24_4/carryin              LogicCell40_SEQ_MODE_0000      0             19774  315622  RISE       1
up_cnt_RNO_0_12_LC_8_24_4/carryout             LogicCell40_SEQ_MODE_0000    278             20052  315622  RISE       2
up_cnt_RNO_0_13_LC_8_24_5/carryin              LogicCell40_SEQ_MODE_0000      0             20052  315622  RISE       1
up_cnt_RNO_0_13_LC_8_24_5/carryout             LogicCell40_SEQ_MODE_0000    278             20330  315622  RISE       2
up_cnt_RNO_0_14_LC_8_24_6/carryin              LogicCell40_SEQ_MODE_0000      0             20330  315622  RISE       1
up_cnt_RNO_0_14_LC_8_24_6/carryout             LogicCell40_SEQ_MODE_0000    278             20608  315622  RISE       2
up_cnt_RNO_0_15_LC_8_24_7/carryin              LogicCell40_SEQ_MODE_0000      0             20608  315622  RISE       1
up_cnt_RNO_0_15_LC_8_24_7/carryout             LogicCell40_SEQ_MODE_0000    278             20887  315622  RISE       1
IN_MUX_bfv_8_25_0_/carryinitin                 ICE_CARRY_IN_MUX               0             20887  315622  RISE       1
IN_MUX_bfv_8_25_0_/carryinitout                ICE_CARRY_IN_MUX             556             21443  315622  RISE       2
up_cnt_RNO_0_16_LC_8_25_0/carryin              LogicCell40_SEQ_MODE_0000      0             21443  315622  RISE       1
up_cnt_RNO_0_16_LC_8_25_0/carryout             LogicCell40_SEQ_MODE_0000    278             21721  315622  RISE       2
up_cnt_RNO_0_17_LC_8_25_1/carryin              LogicCell40_SEQ_MODE_0000      0             21721  315622  RISE       1
up_cnt_RNO_0_17_LC_8_25_1/carryout             LogicCell40_SEQ_MODE_0000    278             21999  315622  RISE       2
up_cnt_RNO_0_18_LC_8_25_2/carryin              LogicCell40_SEQ_MODE_0000      0             21999  315622  RISE       1
up_cnt_RNO_0_18_LC_8_25_2/carryout             LogicCell40_SEQ_MODE_0000    278             22277  315622  RISE       2
up_cnt_RNO_0_19_LC_8_25_3/carryin              LogicCell40_SEQ_MODE_0000      0             22277  315622  RISE       1
up_cnt_RNO_0_19_LC_8_25_3/carryout             LogicCell40_SEQ_MODE_0000    278             22555  315622  RISE       2
I__1789/I                                      InMux                          0             22555  315622  RISE       1
I__1789/O                                      InMux                        662             23218  315622  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_8_25_4/in3    LogicCell40_SEQ_MODE_0000      0             23218  315622  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_8_25_4/lcout  LogicCell40_SEQ_MODE_0000    861             24079  315622  RISE       1
I__2384/I                                      LocalMux                       0             24079  315622  RISE       1
I__2384/O                                      LocalMux                    1099             25178  315622  RISE       1
I__2385/I                                      InMux                          0             25178  315622  RISE       1
I__2385/O                                      InMux                        662             25840  315622  RISE       1
up_cnt_20_LC_9_24_1/in3                        LogicCell40_SEQ_MODE_1000      0             25840  315622  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_3_LC_9_9_0/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__1875/I                                       Odrv12                         0                 0  RISE       1
I__1875/O                                       Odrv12                      1073              1073  RISE       1
I__1877/I                                       Span12Mux_v                    0              1073  RISE       1
I__1877/O                                       Span12Mux_v                  980              2053  RISE       1
I__1878/I                                       Span12Mux_s9_v                 0              2053  RISE       1
I__1878/O                                       Span12Mux_s9_v               755              2808  RISE       1
I__1879/I                                       Sp12to4                        0              2808  RISE       1
I__1879/O                                       Sp12to4                      596              3404  RISE       1
I__1880/I                                       Span4Mux_s1_v                  0              3404  RISE       1
I__1880/O                                       Span4Mux_s1_v                344              3748  RISE       1
I__1881/I                                       IoSpan4Mux                     0              3748  RISE       1
I__1881/O                                       IoSpan4Mux                   622              4371  RISE       1
I__1882/I                                       LocalMux                       0              4371  RISE       1
I__1882/O                                       LocalMux                    1099              5470  RISE       1
I__1883/I                                       IoInMux                        0              5470  RISE       1
I__1883/O                                       IoInMux                      662              6132  RISE       1
clk_3mhz_keep_RNIV6O6/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6132  RISE       1
clk_3mhz_keep_RNIV6O6/GLOBALBUFFEROUTPUT        ICE_GB                      1589              7722  RISE      24
I__2425/I                                       gio2CtrlBuf                    0              7722  RISE       1
I__2425/O                                       gio2CtrlBuf                    0              7722  RISE       1
I__2426/I                                       GlobalMux                      0              7722  RISE       1
I__2426/O                                       GlobalMux                    252              7973  RISE       1
I__2429/I                                       ClkMux                         0              7973  RISE       1
I__2429/O                                       ClkMux                       887              8861  RISE       1
up_cnt_20_LC_9_24_1/clk                         LogicCell40_SEQ_MODE_1000      0              8861  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_2_LC_15_17_1/lcout
Path End         : u_app.data_q_3_LC_15_17_5/in1
Capture Clock    : u_app.data_q_3_LC_15_17_5/clk
Setup Constraint : 83330p
Path slack       : 63781p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5629
- Setup Time                               -1060
----------------------------------------   ----- 
End-of-path required time (ps)             87899

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5629
+ Clock To Q                               1391
+ Data Path Delay                         17098
---------------------------------------   ----- 
End-of-path arrival time (ps)             24118
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_9_4_6/lcout       LogicCell40_SEQ_MODE_1000      0                 0  RISE       4
I__1961/I                                        Odrv4                          0                 0  RISE       1
I__1961/O                                        Odrv4                        596               596  RISE       1
I__1964/I                                        Span4Mux_s3_v                  0               596  RISE       1
I__1964/O                                        Span4Mux_s3_v                543              1139  RISE       1
I__1967/I                                        LocalMux                       0              1139  RISE       1
I__1967/O                                        LocalMux                    1099              2238  RISE       1
I__1968/I                                        IoInMux                        0              2238  RISE       1
I__1968/O                                        IoInMux                      662              2901  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2901  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              4490  RISE      54
I__10067/I                                       gio2CtrlBuf                    0              4490  RISE       1
I__10067/O                                       gio2CtrlBuf                    0              4490  RISE       1
I__10068/I                                       GlobalMux                      0              4490  RISE       1
I__10068/O                                       GlobalMux                    252              4742  RISE       1
I__10083/I                                       ClkMux                         0              4742  RISE       1
I__10083/O                                       ClkMux                       887              5629  RISE       1
u_app.data_q_2_LC_15_17_1/clk                    LogicCell40_SEQ_MODE_1000      0              5629  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_2_LC_15_17_1/lcout             LogicCell40_SEQ_MODE_1000   1391              7020  63781  RISE       5
I__7520/I                                   LocalMux                       0              7020  63781  RISE       1
I__7520/O                                   LocalMux                    1099              8119  63781  RISE       1
I__7525/I                                   InMux                          0              8119  63781  RISE       1
I__7525/O                                   InMux                        662              8781  63781  RISE       1
u_app.data_q_RNIDKPU_1_LC_14_18_7/in1       LogicCell40_SEQ_MODE_0000      0              8781  63781  RISE       1
u_app.data_q_RNIDKPU_1_LC_14_18_7/lcout     LogicCell40_SEQ_MODE_0000   1179              9960  63781  RISE       3
I__6717/I                                   LocalMux                       0              9960  63781  RISE       1
I__6717/O                                   LocalMux                    1099             11059  63781  RISE       1
I__6719/I                                   InMux                          0             11059  63781  RISE       1
I__6719/O                                   InMux                        662             11721  63781  RISE       1
u_app.data_q_RNIJ50D2_0_LC_14_17_6/in3      LogicCell40_SEQ_MODE_0000      0             11721  63781  RISE       1
u_app.data_q_RNIJ50D2_0_LC_14_17_6/lcout    LogicCell40_SEQ_MODE_0000    861             12582  63781  RISE       1
I__6554/I                                   LocalMux                       0             12582  63781  RISE       1
I__6554/O                                   LocalMux                    1099             13682  63781  RISE       1
I__6555/I                                   InMux                          0             13682  63781  RISE       1
I__6555/O                                   InMux                        662             14344  63781  RISE       1
u_app.data_q_RNIT9QO5_7_LC_14_17_0/in3      LogicCell40_SEQ_MODE_0000      0             14344  63781  RISE       1
u_app.data_q_RNIT9QO5_7_LC_14_17_0/ltout    LogicCell40_SEQ_MODE_0000    609             14953  63781  FALL       1
I__6587/I                                   CascadeMux                     0             14953  63781  FALL       1
I__6587/O                                   CascadeMux                     0             14953  63781  FALL       1
u_app.status_q_RNI5NIEB_6_LC_14_17_1/in2    LogicCell40_SEQ_MODE_0000      0             14953  63781  FALL       1
u_app.status_q_RNI5NIEB_6_LC_14_17_1/lcout  LogicCell40_SEQ_MODE_0000   1179             16132  63781  RISE       3
I__7564/I                                   LocalMux                       0             16132  63781  RISE       1
I__7564/O                                   LocalMux                    1099             17231  63781  RISE       1
I__7567/I                                   InMux                          0             17231  63781  RISE       1
I__7567/O                                   InMux                        662             17893  63781  RISE       1
u_app.data_q_RNIDKPU_0_LC_14_16_0/in1       LogicCell40_SEQ_MODE_0000      0             17893  63781  RISE       1
u_app.data_q_RNIDKPU_0_LC_14_16_0/carryout  LogicCell40_SEQ_MODE_0000    675             18569  63781  RISE       2
u_app.data_q_RNO_1_1_LC_14_16_1/carryin     LogicCell40_SEQ_MODE_0000      0             18569  63781  RISE       1
u_app.data_q_RNO_1_1_LC_14_16_1/carryout    LogicCell40_SEQ_MODE_0000    278             18847  63781  RISE       2
u_app.data_q_RNO_1_2_LC_14_16_2/carryin     LogicCell40_SEQ_MODE_0000      0             18847  63781  RISE       1
u_app.data_q_RNO_1_2_LC_14_16_2/carryout    LogicCell40_SEQ_MODE_0000    278             19125  63781  RISE       2
I__6544/I                                   InMux                          0             19125  63781  RISE       1
I__6544/O                                   InMux                        662             19787  63781  RISE       1
u_app.data_q_RNO_1_3_LC_14_16_3/in3         LogicCell40_SEQ_MODE_0000      0             19787  63781  RISE       1
u_app.data_q_RNO_1_3_LC_14_16_3/lcout       LogicCell40_SEQ_MODE_0000    861             20648  63781  RISE       1
I__7658/I                                   Odrv4                          0             20648  63781  RISE       1
I__7658/O                                   Odrv4                        596             21244  63781  RISE       1
I__7659/I                                   Span4Mux_h                     0             21244  63781  RISE       1
I__7659/O                                   Span4Mux_h                   517             21761  63781  RISE       1
I__7660/I                                   Span4Mux_v                     0             21761  63781  RISE       1
I__7660/O                                   Span4Mux_v                   596             22357  63781  RISE       1
I__7661/I                                   LocalMux                       0             22357  63781  RISE       1
I__7661/O                                   LocalMux                    1099             23456  63781  RISE       1
I__7662/I                                   InMux                          0             23456  63781  RISE       1
I__7662/O                                   InMux                        662             24118  63781  RISE       1
u_app.data_q_3_LC_15_17_5/in1               LogicCell40_SEQ_MODE_1000      0             24118  63781  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_9_4_6/lcout       LogicCell40_SEQ_MODE_1000      0                 0  RISE       4
I__1961/I                                        Odrv4                          0                 0  RISE       1
I__1961/O                                        Odrv4                        596               596  RISE       1
I__1964/I                                        Span4Mux_s3_v                  0               596  RISE       1
I__1964/O                                        Span4Mux_s3_v                543              1139  RISE       1
I__1967/I                                        LocalMux                       0              1139  RISE       1
I__1967/O                                        LocalMux                    1099              2238  RISE       1
I__1968/I                                        IoInMux                        0              2238  RISE       1
I__1968/O                                        IoInMux                      662              2901  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2901  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              4490  RISE      54
I__10067/I                                       gio2CtrlBuf                    0              4490  RISE       1
I__10067/O                                       gio2CtrlBuf                    0              4490  RISE       1
I__10068/I                                       GlobalMux                      0              4490  RISE       1
I__10068/O                                       GlobalMux                    252              4742  RISE       1
I__10083/I                                       ClkMux                         0              4742  RISE       1
I__10083/O                                       ClkMux                       887              5629  RISE       1
u_app.data_q_3_LC_15_17_5/clk                    LogicCell40_SEQ_MODE_1000      0              5629  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 3451


Data Path Delay                3358
+ Setup Time                   1232
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 3451

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       soc                        0      0                  RISE  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__11081/I                                      Odrv4                      0      1000               RISE  1       
I__11081/O                                      Odrv4                      596    1596               RISE  1       
I__11082/I                                      LocalMux                   0      1596               RISE  1       
I__11082/O                                      LocalMux                   1099   2695               RISE  1       
I__11083/I                                      InMux                      0      2695               RISE  1       
I__11083/O                                      InMux                      662    3358               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_18_29_1/in0  LogicCell40_SEQ_MODE_1000  0      3358               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  381     
I__10579/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10579/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10580/I                                      GlobalMux                  0      0                  RISE  1       
I__10580/O                                      GlobalMux                  252    252                RISE  1       
I__10716/I                                      ClkMux                     0      252                RISE  1       
I__10716/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_18_29_1/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.1.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 3980


Data Path Delay                4391
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 3980

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       soc                        0      0                  RISE  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__4734/I                                       Odrv4                      0      1000               RISE  1       
I__4734/O                                       Odrv4                      596    1596               RISE  1       
I__4735/I                                       Span4Mux_h                 0      1596               RISE  1       
I__4735/O                                       Span4Mux_h                 517    2113               RISE  1       
I__4736/I                                       Span4Mux_h                 0      2113               RISE  1       
I__4736/O                                       Span4Mux_h                 517    2629               RISE  1       
I__4737/I                                       LocalMux                   0      2629               RISE  1       
I__4737/O                                       LocalMux                   1099   3728               RISE  1       
I__4738/I                                       InMux                      0      3728               RISE  1       
I__4738/O                                       InMux                      662    4391               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_30_7/in3  LogicCell40_SEQ_MODE_1000  0      4391               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  381     
I__10579/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10579/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10580/I                                      GlobalMux                  0      0                  RISE  1       
I__10580/O                                      GlobalMux                  252    252                RISE  1       
I__10715/I                                      ClkMux                     0      252                RISE  1       
I__10715/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_30_7/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 16992


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             14462
---------------------------- ------
Clock To Out Delay            16992

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  381     
I__10579/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__10579/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__10580/I                                            GlobalMux                  0      0                  RISE  1       
I__10580/O                                            GlobalMux                  252    252                RISE  1       
I__10703/I                                            ClkMux                     0      252                RISE  1       
I__10703/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_21_7/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_21_7/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  11      
I__8834/I                                                         Odrv4                      0      2530               RISE  1       
I__8834/O                                                         Odrv4                      596    3126               RISE  1       
I__8844/I                                                         Span4Mux_v                 0      3126               RISE  1       
I__8844/O                                                         Span4Mux_v                 596    3722               RISE  1       
I__8851/I                                                         LocalMux                   0      3722               RISE  1       
I__8851/O                                                         LocalMux                   1099   4821               RISE  1       
I__8855/I                                                         InMux                      0      4821               RISE  1       
I__8855/O                                                         InMux                      662    5483               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000  0      5483               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000  1232   6715               FALL  3       
I__10107/I                                                        Odrv12                     0      6715               FALL  1       
I__10107/O                                                        Odrv12                     1232   7947               FALL  1       
I__10110/I                                                        Sp12to4                    0      7947               FALL  1       
I__10110/O                                                        Sp12to4                    848    8794               FALL  1       
I__10111/I                                                        Span4Mux_h                 0      8794               FALL  1       
I__10111/O                                                        Span4Mux_h                 543    9337               FALL  1       
I__10112/I                                                        LocalMux                   0      9337               FALL  1       
I__10112/O                                                        LocalMux                   768    10106              FALL  1       
I__10113/I                                                        InMux                      0      10106              FALL  1       
I__10113/O                                                        InMux                      503    10609              FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_18_25_1/in3    LogicCell40_SEQ_MODE_0000  0      10609              FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_18_25_1/lcout  LogicCell40_SEQ_MODE_0000  861    11470              RISE  2       
I__10100/I                                                        Odrv4                      0      11470              RISE  1       
I__10100/O                                                        Odrv4                      596    12066              RISE  1       
I__10101/I                                                        Span4Mux_s3_v              0      12066              RISE  1       
I__10101/O                                                        Span4Mux_s3_v              543    12609              RISE  1       
I__10102/I                                                        LocalMux                   0      12609              RISE  1       
I__10102/O                                                        LocalMux                   1099   13708              RISE  1       
I__10104/I                                                        IoInMux                    0      13708              RISE  1       
I__10104/O                                                        IoInMux                    662    14370              RISE  1       
u_usb_dn_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      14370              RISE  1       
u_usb_dn_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    14904              FALL  1       
u_usb_dn_iopad/OE                                                 IO_PAD                     0      14904              FALL  1       
u_usb_dn_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   16992              FALL  1       
usb_dn:out                                                        soc                        0      16992              FALL  1       

6.2.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 16992


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             14462
---------------------------- ------
Clock To Out Delay            16992

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  381     
I__10579/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__10579/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__10580/I                                            GlobalMux                  0      0                  RISE  1       
I__10580/O                                            GlobalMux                  252    252                RISE  1       
I__10703/I                                            ClkMux                     0      252                RISE  1       
I__10703/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_21_7/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_21_7/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  11      
I__8834/I                                                         Odrv4                      0      2530               RISE  1       
I__8834/O                                                         Odrv4                      596    3126               RISE  1       
I__8844/I                                                         Span4Mux_v                 0      3126               RISE  1       
I__8844/O                                                         Span4Mux_v                 596    3722               RISE  1       
I__8851/I                                                         LocalMux                   0      3722               RISE  1       
I__8851/O                                                         LocalMux                   1099   4821               RISE  1       
I__8855/I                                                         InMux                      0      4821               RISE  1       
I__8855/O                                                         InMux                      662    5483               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000  0      5483               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000  1232   6715               FALL  3       
I__10107/I                                                        Odrv12                     0      6715               FALL  1       
I__10107/O                                                        Odrv12                     1232   7947               FALL  1       
I__10110/I                                                        Sp12to4                    0      7947               FALL  1       
I__10110/O                                                        Sp12to4                    848    8794               FALL  1       
I__10111/I                                                        Span4Mux_h                 0      8794               FALL  1       
I__10111/O                                                        Span4Mux_h                 543    9337               FALL  1       
I__10112/I                                                        LocalMux                   0      9337               FALL  1       
I__10112/O                                                        LocalMux                   768    10106              FALL  1       
I__10113/I                                                        InMux                      0      10106              FALL  1       
I__10113/O                                                        InMux                      503    10609              FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_18_25_1/in3    LogicCell40_SEQ_MODE_0000  0      10609              FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_18_25_1/lcout  LogicCell40_SEQ_MODE_0000  861    11470              RISE  2       
I__10100/I                                                        Odrv4                      0      11470              RISE  1       
I__10100/O                                                        Odrv4                      596    12066              RISE  1       
I__10101/I                                                        Span4Mux_s3_v              0      12066              RISE  1       
I__10101/O                                                        Span4Mux_s3_v              543    12609              RISE  1       
I__10103/I                                                        LocalMux                   0      12609              RISE  1       
I__10103/O                                                        LocalMux                   1099   13708              RISE  1       
I__10105/I                                                        IoInMux                    0      13708              RISE  1       
I__10105/O                                                        IoInMux                    662    14370              RISE  1       
u_usb_dp_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      14370              RISE  1       
u_usb_dp_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    14904              FALL  1       
u_usb_dp_iopad/OE                                                 IO_PAD                     0      14904              FALL  1       
u_usb_dp_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   16992              FALL  1       
usb_dp:out                                                        soc                        0      16992              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -1732


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -2871
---------------------------- ------
Hold Time                     -1732

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       soc                        0      0                  FALL  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__11081/I                                      Odrv4                      0      950                FALL  1       
I__11081/O                                      Odrv4                      649    1599               FALL  1       
I__11082/I                                      LocalMux                   0      1599               FALL  1       
I__11082/O                                      LocalMux                   768    2367               FALL  1       
I__11083/I                                      InMux                      0      2367               FALL  1       
I__11083/O                                      InMux                      503    2871               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_18_29_1/in0  LogicCell40_SEQ_MODE_1000  0      2871               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  381     
I__10579/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10579/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10580/I                                      GlobalMux                  0      0                  RISE  1       
I__10580/O                                      GlobalMux                  252    252                RISE  1       
I__10716/I                                      ClkMux                     0      252                RISE  1       
I__10716/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_18_29_1/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.4.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -2818


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -3957
---------------------------- ------
Hold Time                     -2818

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       soc                        0      0                  FALL  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__4734/I                                       Odrv4                      0      950                FALL  1       
I__4734/O                                       Odrv4                      649    1599               FALL  1       
I__4735/I                                       Span4Mux_h                 0      1599               FALL  1       
I__4735/O                                       Span4Mux_h                 543    2142               FALL  1       
I__4736/I                                       Span4Mux_h                 0      2142               FALL  1       
I__4736/O                                       Span4Mux_h                 543    2685               FALL  1       
I__4737/I                                       LocalMux                   0      2685               FALL  1       
I__4737/O                                       LocalMux                   768    3453               FALL  1       
I__4738/I                                       InMux                      0      3453               FALL  1       
I__4738/O                                       InMux                      503    3957               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_30_7/in3  LogicCell40_SEQ_MODE_1000  0      3957               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  381     
I__10579/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10579/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10580/I                                      GlobalMux                  0      0                  RISE  1       
I__10580/O                                      GlobalMux                  252    252                RISE  1       
I__10715/I                                      ClkMux                     0      252                RISE  1       
I__10715/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_30_7/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 11371


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              8841
---------------------------- ------
Clock To Out Delay            11371

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  381     
I__10579/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__10579/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__10580/I                                            GlobalMux                  0      0                  RISE  1       
I__10580/O                                            GlobalMux                  252    252                RISE  1       
I__10703/I                                            ClkMux                     0      252                RISE  1       
I__10703/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_15_21_5/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_15_21_5/lcout       LogicCell40_SEQ_MODE_1010  1391   2530               FALL  12      
I__8809/I                                                    LocalMux                   0      2530               FALL  1       
I__8809/O                                                    LocalMux                   768    3298               FALL  1       
I__8821/I                                                    InMux                      0      3298               FALL  1       
I__8821/O                                                    InMux                      503    3801               FALL  1       
I__8826/I                                                    CascadeMux                 0      3801               FALL  1       
I__8826/O                                                    CascadeMux                 0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_14_21_1/in2    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_14_21_1/lcout  LogicCell40_SEQ_MODE_0000  1205   5006               FALL  1       
I__6841/I                                                    Odrv4                      0      5006               FALL  1       
I__6841/O                                                    Odrv4                      649    5655               FALL  1       
I__6842/I                                                    Span4Mux_v                 0      5655               FALL  1       
I__6842/O                                                    Span4Mux_v                 649    6304               FALL  1       
I__6843/I                                                    Span4Mux_h                 0      6304               FALL  1       
I__6843/O                                                    Span4Mux_h                 543    6847               FALL  1       
I__6844/I                                                    Span4Mux_s3_v              0      6847               FALL  1       
I__6844/O                                                    Span4Mux_s3_v              583    7430               FALL  1       
I__6845/I                                                    LocalMux                   0      7430               FALL  1       
I__6845/O                                                    LocalMux                   768    8198               FALL  1       
I__6846/I                                                    IoInMux                    0      8198               FALL  1       
I__6846/O                                                    IoInMux                    503    8702               FALL  1       
u_usb_dn_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      8702               FALL  1       
u_usb_dn_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     755    9457               RISE  1       
u_usb_dn_iopad/DIN                                           IO_PAD                     0      9457               RISE  1       
u_usb_dn_iopad/PACKAGEPIN:out                                IO_PAD                     1914   11371              RISE  1       
usb_dn:out                                                   soc                        0      11371              RISE  1       

6.5.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 10907


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              8377
---------------------------- ------
Clock To Out Delay            10907

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  381     
I__10579/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__10579/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__10580/I                                            GlobalMux                  0      0                  RISE  1       
I__10580/O                                            GlobalMux                  252    252                RISE  1       
I__10703/I                                            ClkMux                     0      252                RISE  1       
I__10703/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_21_7/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_21_7/lcout     LogicCell40_SEQ_MODE_1010  1391   2530               FALL  11      
I__8836/I                                                  LocalMux                   0      2530               FALL  1       
I__8836/O                                                  LocalMux                   768    3298               FALL  1       
I__8847/I                                                  InMux                      0      3298               FALL  1       
I__8847/O                                                  InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_15_21_0/in3    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_15_21_0/lcout  LogicCell40_SEQ_MODE_0000  874    4675               FALL  1       
I__7807/I                                                  Odrv4                      0      4675               FALL  1       
I__7807/O                                                  Odrv4                      649    5324               FALL  1       
I__7808/I                                                  Span4Mux_v                 0      5324               FALL  1       
I__7808/O                                                  Span4Mux_v                 649    5973               FALL  1       
I__7809/I                                                  Span4Mux_v                 0      5973               FALL  1       
I__7809/O                                                  Span4Mux_v                 649    6622               FALL  1       
I__7810/I                                                  Span4Mux_s1_v              0      6622               FALL  1       
I__7810/O                                                  Span4Mux_s1_v              344    6967               FALL  1       
I__7811/I                                                  LocalMux                   0      6967               FALL  1       
I__7811/O                                                  LocalMux                   768    7735               FALL  1       
I__7812/I                                                  IoInMux                    0      7735               FALL  1       
I__7812/O                                                  IoInMux                    503    8238               FALL  1       
u_usb_dp_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      8238               FALL  1       
u_usb_dp_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     755    8993               RISE  1       
u_usb_dp_iopad/DIN                                         IO_PAD                     0      8993               RISE  1       
u_usb_dp_iopad/PACKAGEPIN:out                              IO_PAD                     1914   10907              RISE  1       
usb_dp:out                                                 soc                        0      10907              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

