

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug  8 18:30:41 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv_1_fp3_ap_r3_r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    10.580|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14365|  14365|  14365|  14365|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  14364|  14364|      2394|          -|          -|     6|    no    |
        | + Row_Loop             |   2392|   2392|       184|          -|          -|    13|    no    |
        |  ++ Col_Loop           |    182|    182|        14|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop    |     12|     12|         6|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |      4|      4|         2|          -|          -|     2|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 9 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.13ns)   --->   "%icmp_ln10 = icmp eq i3 %f_0, -2" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 10 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 12 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %7, label %Filter_Loop_begin" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [cnn_ap_lp/max_pool_1.cpp:11]   --->   Operation 14 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [cnn_ap_lp/max_pool_1.cpp:11]   --->   Operation 15 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i3 %f_0 to i13" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 16 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i3 %f_0 to i8" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 17 'zext' 'zext_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i3 %f_0 to i9" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 18 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 19 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/max_pool_1.cpp:40]   --->   Operation 20 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 21 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul9 = phi i9 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 22 'phi' 'phi_mul9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%phi_urem11 = phi i4 [ 0, %Filter_Loop_begin ], [ %select_ln38, %Row_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:38]   --->   Operation 23 'phi' 'phi_urem11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln13 = add i9 %phi_mul9, 22" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 24 'add' 'add_ln13' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 25 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 26 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 27 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str16)" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 30 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 31 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i4 %phi_urem11 to i3" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 32 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %phi_mul9, i32 6, i32 8)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 33 'partselect' 'tmp_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %tmp_1 to i7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 34 'zext' 'zext_ln203' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_1, i2 0)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 35 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i5 %tmp_2 to i7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 36 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.78ns)   --->   "%add_ln203 = add i7 %zext_ln203_4, %zext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 37 'add' 'add_ln203' <Predicate = (!icmp_ln13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 38 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)" [cnn_ap_lp/max_pool_1.cpp:39]   --->   Operation 39 'specregionend' 'empty_55' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 40 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.06>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 41 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %Row_Loop_begin ], [ %add_ln16, %Col_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 42 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%phi_urem = phi i4 [ 0, %Row_Loop_begin ], [ %select_ln37, %Col_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:37]   --->   Operation 43 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.82ns)   --->   "%add_ln16 = add i9 %phi_mul, 22" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 44 'add' 'add_ln16' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 45 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 46 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 47 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str27) nounwind" [cnn_ap_lp/max_pool_1.cpp:17]   --->   Operation 49 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str27)" [cnn_ap_lp/max_pool_1.cpp:17]   --->   Operation 50 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [cnn_ap_lp/max_pool_1.cpp:27]   --->   Operation 51 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 52 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_4 : Operation 53 [1/1] (1.73ns)   --->   "%add_ln38 = add i4 %phi_urem11, 1" [cnn_ap_lp/max_pool_1.cpp:38]   --->   Operation 53 'add' 'add_ln38' <Predicate = (icmp_ln16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.30ns)   --->   "%icmp_ln38 = icmp ult i4 %add_ln38, 3" [cnn_ap_lp/max_pool_1.cpp:38]   --->   Operation 54 'icmp' 'icmp_ln38' <Predicate = (icmp_ln16)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.02ns)   --->   "%select_ln38 = select i1 %icmp_ln38, i4 %add_ln38, i4 0" [cnn_ap_lp/max_pool_1.cpp:38]   --->   Operation 55 'select' 'select_ln38' <Predicate = (icmp_ln16)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str16, i32 %tmp_4)" [cnn_ap_lp/max_pool_1.cpp:38]   --->   Operation 56 'specregionend' 'empty_54' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 57 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.77>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%max_0 = phi i14 [ 0, %Col_Loop_begin ], [ %max_1, %Pool_Row_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 58 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %Pool_Row_Loop_end ]"   --->   Operation 59 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %mpr_0 to i5" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 60 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 61 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 62 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.56ns)   --->   "%mpr = add i2 %mpr_0, 1" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 63 'add' 'mpr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %6, label %Pool_Row_Loop_begin" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str38) nounwind" [cnn_ap_lp/max_pool_1.cpp:21]   --->   Operation 65 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str38)" [cnn_ap_lp/max_pool_1.cpp:21]   --->   Operation 66 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.78ns)   --->   "%i = add i5 %zext_ln20, %shl_ln" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 67 'add' 'i' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i5 %i to i10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 68 'zext' 'zext_ln1494' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (3.78ns)   --->   "%mul_ln1494 = mul i10 %zext_ln1494, 26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 69 'mul' 'mul_ln1494' <Predicate = (!icmp_ln20)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 70 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i4 %phi_urem to i3" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 71 'trunc' 'trunc_ln203_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %phi_mul, i32 6, i32 8)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 72 'partselect' 'tmp_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i3 %tmp_3 to i7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 73 'zext' 'zext_ln203_5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.82ns)   --->   "%add_ln203_3 = add i7 %zext_ln203_5, %add_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 74 'add' 'add_ln203_3' <Predicate = (icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln203_2 = trunc i7 %add_ln203_3 to i6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 75 'trunc' 'trunc_ln203_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln203_2, i3 0)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 76 'bitconcatenate' 'p_shl5_cast' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln203_3, i1 false)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 77 'bitconcatenate' 'tmp_7' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i8 %tmp_7 to i9" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 78 'zext' 'zext_ln203_6' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i9 %p_shl5_cast, %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 79 'sub' 'sub_ln203' <Predicate = (icmp_ln20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 80 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln203_4 = add i9 %zext_ln13_3, %sub_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 80 'add' 'add_ln203_4' <Predicate = (icmp_ln20)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i9 %add_ln203_4 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 81 'zext' 'zext_ln203_7' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%max_pool_out_0_0_V_1 = getelementptr [150 x i14]* %max_pool_out_0_0_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 82 'getelementptr' 'max_pool_out_0_0_V_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.78ns)   --->   "%add_ln203_5 = add i7 %zext_ln203_5, %zext_ln203_4" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 83 'add' 'add_ln203_5' <Predicate = (icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln203_3 = trunc i7 %add_ln203_5 to i5" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 84 'trunc' 'trunc_ln203_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %trunc_ln203_3, i3 0)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 85 'bitconcatenate' 'p_shl3_cast' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln203_5, i1 false)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 86 'bitconcatenate' 'p_shl4_cast' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203_1 = sub i8 %p_shl3_cast, %p_shl4_cast" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 87 'sub' 'sub_ln203_1' <Predicate = (icmp_ln20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln203_6 = add i8 %zext_ln13_2, %sub_ln203_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 88 'add' 'add_ln203_6' <Predicate = (icmp_ln20)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i8 %add_ln203_6 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 89 'zext' 'zext_ln203_8' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%max_pool_out_0_1_V_1 = getelementptr [120 x i14]* %max_pool_out_0_1_V, i64 0, i64 %zext_ln203_8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 90 'getelementptr' 'max_pool_out_0_1_V_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%max_pool_out_0_2_V_1 = getelementptr [120 x i14]* %max_pool_out_0_2_V, i64 0, i64 %zext_ln203_8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 91 'getelementptr' 'max_pool_out_0_2_V_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%max_pool_out_1_0_V_1 = getelementptr [120 x i14]* %max_pool_out_1_0_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 92 'getelementptr' 'max_pool_out_1_0_V_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%max_pool_out_1_1_V_1 = getelementptr [96 x i14]* %max_pool_out_1_1_V, i64 0, i64 %zext_ln203_8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 93 'getelementptr' 'max_pool_out_1_1_V_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%max_pool_out_1_2_V_1 = getelementptr [96 x i14]* %max_pool_out_1_2_V, i64 0, i64 %zext_ln203_8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 94 'getelementptr' 'max_pool_out_1_2_V_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%max_pool_out_2_0_V_1 = getelementptr [120 x i14]* %max_pool_out_2_0_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 95 'getelementptr' 'max_pool_out_2_0_V_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%max_pool_out_2_1_V_1 = getelementptr [96 x i14]* %max_pool_out_2_1_V, i64 0, i64 %zext_ln203_8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 96 'getelementptr' 'max_pool_out_2_1_V_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%max_pool_out_2_2_V_1 = getelementptr [96 x i14]* %max_pool_out_2_2_V, i64 0, i64 %zext_ln203_8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 97 'getelementptr' 'max_pool_out_2_2_V_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln203, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 98 'switch' <Predicate = (icmp_ln20)> <Delay = 1.13>
ST_5 : Operation 99 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln203_1, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 99 'switch' <Predicate = (icmp_ln20 & trunc_ln203 == 1)> <Delay = 1.13>
ST_5 : Operation 100 [1/1] (3.25ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_1_V_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 100 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 96> <RAM>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "br label %branch124" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 101 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (3.25ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_0_V_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 102 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 96> <RAM>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "br label %branch124" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 103 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (3.25ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_2_V_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 104 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 96> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "br label %branch124" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 105 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 106 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln203_1, label %branch218 [
    i3 0, label %branch016
    i3 1, label %branch117
  ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 107 'switch' <Predicate = (icmp_ln20 & trunc_ln203 == 0)> <Delay = 1.13>
ST_5 : Operation 108 [1/1] (3.25ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_1_V_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 108 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 96> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "br label %branch015" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 109 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (3.25ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_0_V_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 110 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 96> <RAM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "br label %branch015" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 111 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (3.25ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_2_V_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 112 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 96> <RAM>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "br label %branch015" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 113 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 114 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln203_1, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 115 'switch' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 1.13>
ST_5 : Operation 116 [1/1] (3.25ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_1_V_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 116 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 96> <RAM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "br label %branch231" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 117 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (3.25ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_0_V_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 118 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 96> <RAM>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "br label %branch231" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 119 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (3.25ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_2_V_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 120 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 96> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "br label %branch231" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 121 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 122 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (1.73ns)   --->   "%add_ln37 = add i4 %phi_urem, 1" [cnn_ap_lp/max_pool_1.cpp:37]   --->   Operation 123 'add' 'add_ln37' <Predicate = (icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (1.30ns)   --->   "%icmp_ln37 = icmp ult i4 %add_ln37, 3" [cnn_ap_lp/max_pool_1.cpp:37]   --->   Operation 124 'icmp' 'icmp_ln37' <Predicate = (icmp_ln20)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.02ns)   --->   "%select_ln37 = select i1 %icmp_ln37, i4 %add_ln37, i4 0" [cnn_ap_lp/max_pool_1.cpp:37]   --->   Operation 125 'select' 'select_ln37' <Predicate = (icmp_ln20)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str27, i32 %tmp_5)" [cnn_ap_lp/max_pool_1.cpp:37]   --->   Operation 126 'specregionend' 'empty_53' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 127 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%max_1 = phi i14 [ %max_0, %Pool_Row_Loop_begin ], [ %select_ln29, %._crit_edge ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 128 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %mpc, %._crit_edge ]"   --->   Operation 129 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %mpc_0 to i5" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 130 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0, -2" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 131 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 132 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (1.56ns)   --->   "%mpc = add i2 %mpc_0, 1" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 133 'add' 'mpc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %._crit_edge" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (1.78ns)   --->   "%j = add i5 %shl_ln2, %zext_ln23" [cnn_ap_lp/max_pool_1.cpp:27]   --->   Operation 135 'add' 'j' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i5 %j to i10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 136 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (1.73ns)   --->   "%add_ln1494 = add i10 %zext_ln1494_3, %mul_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 137 'add' 'add_ln1494' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln1494, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 138 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_8 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln1494, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 139 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i11 %tmp_8 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 140 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494 = sub i13 %p_shl1_cast, %zext_ln1494_4" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 141 'sub' 'sub_ln1494' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 142 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_2 = add i13 %zext_ln13, %sub_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 142 'add' 'add_ln1494_2' <Predicate = (!icmp_ln23)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i13 %add_ln1494_2 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 143 'zext' 'zext_ln1494_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 144 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 145 [2/2] (3.25ns)   --->   "%max_V = load i14* %conv_out_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 145 'load' 'max_V' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 96> <RAM>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str38, i32 %tmp_6)" [cnn_ap_lp/max_pool_1.cpp:34]   --->   Operation 146 'specregionend' 'empty_52' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 147 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.16>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str49) nounwind" [cnn_ap_lp/max_pool_1.cpp:24]   --->   Operation 148 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/2] (3.25ns)   --->   "%max_V = load i14* %conv_out_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 149 'load' 'max_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 96> <RAM>
ST_7 : Operation 150 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %max_V, %max_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 150 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.70ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i14 %max_V, i14 %max_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 151 'select' 'select_ln29' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_0_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_0_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_0_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_1_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_1_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_1_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_2_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_2_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_2_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10              (br               ) [ 01111111]
f_0                  (phi              ) [ 00100000]
icmp_ln10            (icmp             ) [ 00111111]
empty                (speclooptripcount) [ 00000000]
f                    (add              ) [ 01111111]
br_ln10              (br               ) [ 00000000]
specloopname_ln11    (specloopname     ) [ 00000000]
tmp                  (specregionbegin  ) [ 00011111]
zext_ln13            (zext             ) [ 00011111]
zext_ln13_2          (zext             ) [ 00011111]
zext_ln13_3          (zext             ) [ 00011111]
br_ln13              (br               ) [ 00111111]
ret_ln40             (ret              ) [ 00000000]
r_0                  (phi              ) [ 00010000]
phi_mul9             (phi              ) [ 00010000]
phi_urem11           (phi              ) [ 00011111]
add_ln13             (add              ) [ 00111111]
icmp_ln13            (icmp             ) [ 00111111]
empty_48             (speclooptripcount) [ 00000000]
r                    (add              ) [ 00111111]
br_ln13              (br               ) [ 00000000]
specloopname_ln14    (specloopname     ) [ 00000000]
tmp_4                (specregionbegin  ) [ 00001111]
shl_ln               (bitconcatenate   ) [ 00001111]
trunc_ln203          (trunc            ) [ 00001111]
tmp_1                (partselect       ) [ 00000000]
zext_ln203           (zext             ) [ 00000000]
tmp_2                (bitconcatenate   ) [ 00000000]
zext_ln203_4         (zext             ) [ 00001111]
add_ln203            (add              ) [ 00001111]
br_ln16              (br               ) [ 00111111]
empty_55             (specregionend    ) [ 00000000]
br_ln10              (br               ) [ 01111111]
c_0                  (phi              ) [ 00001000]
phi_mul              (phi              ) [ 00001111]
phi_urem             (phi              ) [ 00001111]
add_ln16             (add              ) [ 00111111]
icmp_ln16            (icmp             ) [ 00111111]
empty_49             (speclooptripcount) [ 00000000]
c                    (add              ) [ 00111111]
br_ln16              (br               ) [ 00000000]
specloopname_ln17    (specloopname     ) [ 00000000]
tmp_5                (specregionbegin  ) [ 00000111]
shl_ln2              (bitconcatenate   ) [ 00000111]
br_ln20              (br               ) [ 00111111]
add_ln38             (add              ) [ 00000000]
icmp_ln38            (icmp             ) [ 00000000]
select_ln38          (select           ) [ 00111111]
empty_54             (specregionend    ) [ 00000000]
br_ln13              (br               ) [ 00111111]
max_0                (phi              ) [ 00000111]
mpr_0                (phi              ) [ 00000100]
zext_ln20            (zext             ) [ 00000000]
icmp_ln20            (icmp             ) [ 00111111]
empty_50             (speclooptripcount) [ 00000000]
mpr                  (add              ) [ 00111111]
br_ln20              (br               ) [ 00000000]
specloopname_ln21    (specloopname     ) [ 00000000]
tmp_6                (specregionbegin  ) [ 00000011]
i                    (add              ) [ 00000000]
zext_ln1494          (zext             ) [ 00000000]
mul_ln1494           (mul              ) [ 00000011]
br_ln23              (br               ) [ 00111111]
trunc_ln203_1        (trunc            ) [ 00111111]
tmp_3                (partselect       ) [ 00000000]
zext_ln203_5         (zext             ) [ 00000000]
add_ln203_3          (add              ) [ 00000000]
trunc_ln203_2        (trunc            ) [ 00000000]
p_shl5_cast          (bitconcatenate   ) [ 00000000]
tmp_7                (bitconcatenate   ) [ 00000000]
zext_ln203_6         (zext             ) [ 00000000]
sub_ln203            (sub              ) [ 00000000]
add_ln203_4          (add              ) [ 00000000]
zext_ln203_7         (zext             ) [ 00000000]
max_pool_out_0_0_V_1 (getelementptr    ) [ 00000000]
add_ln203_5          (add              ) [ 00000000]
trunc_ln203_3        (trunc            ) [ 00000000]
p_shl3_cast          (bitconcatenate   ) [ 00000000]
p_shl4_cast          (bitconcatenate   ) [ 00000000]
sub_ln203_1          (sub              ) [ 00000000]
add_ln203_6          (add              ) [ 00000000]
zext_ln203_8         (zext             ) [ 00000000]
max_pool_out_0_1_V_1 (getelementptr    ) [ 00000000]
max_pool_out_0_2_V_1 (getelementptr    ) [ 00000000]
max_pool_out_1_0_V_1 (getelementptr    ) [ 00000000]
max_pool_out_1_1_V_1 (getelementptr    ) [ 00000000]
max_pool_out_1_2_V_1 (getelementptr    ) [ 00000000]
max_pool_out_2_0_V_1 (getelementptr    ) [ 00000000]
max_pool_out_2_1_V_1 (getelementptr    ) [ 00000000]
max_pool_out_2_2_V_1 (getelementptr    ) [ 00000000]
switch_ln36          (switch           ) [ 00000000]
switch_ln36          (switch           ) [ 00000000]
store_ln36           (store            ) [ 00000000]
br_ln36              (br               ) [ 00000000]
store_ln36           (store            ) [ 00000000]
br_ln36              (br               ) [ 00000000]
store_ln36           (store            ) [ 00000000]
br_ln36              (br               ) [ 00000000]
br_ln36              (br               ) [ 00000000]
switch_ln36          (switch           ) [ 00000000]
store_ln36           (store            ) [ 00000000]
br_ln36              (br               ) [ 00000000]
store_ln36           (store            ) [ 00000000]
br_ln36              (br               ) [ 00000000]
store_ln36           (store            ) [ 00000000]
br_ln36              (br               ) [ 00000000]
br_ln36              (br               ) [ 00000000]
switch_ln36          (switch           ) [ 00000000]
store_ln36           (store            ) [ 00000000]
br_ln36              (br               ) [ 00000000]
store_ln36           (store            ) [ 00000000]
br_ln36              (br               ) [ 00000000]
store_ln36           (store            ) [ 00000000]
br_ln36              (br               ) [ 00000000]
br_ln36              (br               ) [ 00000000]
add_ln37             (add              ) [ 00000000]
icmp_ln37            (icmp             ) [ 00000000]
select_ln37          (select           ) [ 00111111]
empty_53             (specregionend    ) [ 00000000]
br_ln16              (br               ) [ 00111111]
max_1                (phi              ) [ 00111111]
mpc_0                (phi              ) [ 00000010]
zext_ln23            (zext             ) [ 00000000]
icmp_ln23            (icmp             ) [ 00111111]
empty_51             (speclooptripcount) [ 00000000]
mpc                  (add              ) [ 00111111]
br_ln23              (br               ) [ 00000000]
j                    (add              ) [ 00000000]
zext_ln1494_3        (zext             ) [ 00000000]
add_ln1494           (add              ) [ 00000000]
p_shl1_cast          (bitconcatenate   ) [ 00000000]
tmp_8                (bitconcatenate   ) [ 00000000]
zext_ln1494_4        (zext             ) [ 00000000]
sub_ln1494           (sub              ) [ 00000000]
add_ln1494_2         (add              ) [ 00000000]
zext_ln1494_5        (zext             ) [ 00000000]
conv_out_V_addr      (getelementptr    ) [ 00000001]
empty_52             (specregionend    ) [ 00000000]
br_ln20              (br               ) [ 00111111]
specloopname_ln24    (specloopname     ) [ 00000000]
max_V                (load             ) [ 00000000]
icmp_ln1494          (icmp             ) [ 00000000]
select_ln29          (select           ) [ 00111111]
br_ln23              (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out_0_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_0_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_out_0_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_0_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_pool_out_0_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_0_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_pool_out_1_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_1_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_pool_out_1_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_1_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="max_pool_out_1_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_1_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="max_pool_out_2_0_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_2_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max_pool_out_2_1_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_2_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="max_pool_out_2_2_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_2_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="max_pool_out_0_0_V_1_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="9" slack="0"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_0_0_V_1/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="max_pool_out_0_1_V_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_0_1_V_1/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="max_pool_out_0_2_V_1_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="14" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_0_2_V_1/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="max_pool_out_1_0_V_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="14" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="9" slack="0"/>
<pin id="121" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_1_0_V_1/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="max_pool_out_1_1_V_1_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_1_1_V_1/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="max_pool_out_1_2_V_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="14" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="8" slack="0"/>
<pin id="135" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_1_2_V_1/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="max_pool_out_2_0_V_1_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="9" slack="0"/>
<pin id="142" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_2_0_V_1/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="max_pool_out_2_1_V_1_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="14" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_2_1_V_1/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="max_pool_out_2_2_V_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="14" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_2_2_V_1/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln36_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="14" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln36_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="0" index="1" bw="14" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln36_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="0" index="1" bw="14" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln36_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="14" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln36_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="14" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln36_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="14" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln36_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="0" index="1" bw="14" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln36_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="0" index="1" bw="14" slack="0"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln36_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="14" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="conv_out_V_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="13" slack="0"/>
<pin id="217" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_V/6 "/>
</bind>
</comp>

<comp id="226" class="1005" name="f_0_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="1"/>
<pin id="228" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="f_0_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="3" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="r_0_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="r_0_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="phi_mul9_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="1"/>
<pin id="250" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul9 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="phi_mul9_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="9" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul9/3 "/>
</bind>
</comp>

<comp id="259" class="1005" name="phi_urem11_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem11 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="phi_urem11_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="4" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem11/3 "/>
</bind>
</comp>

<comp id="271" class="1005" name="c_0_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="1"/>
<pin id="273" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="c_0_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="4" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="282" class="1005" name="phi_mul_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="1"/>
<pin id="284" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="phi_mul_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="9" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="294" class="1005" name="phi_urem_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="1"/>
<pin id="296" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="phi_urem_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="4" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/4 "/>
</bind>
</comp>

<comp id="306" class="1005" name="max_0_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="14" slack="1"/>
<pin id="308" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="max_0_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="14" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/5 "/>
</bind>
</comp>

<comp id="327" class="1005" name="mpr_0_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="1"/>
<pin id="329" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="mpr_0_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="2" slack="0"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/5 "/>
</bind>
</comp>

<comp id="338" class="1005" name="max_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="14" slack="1"/>
<pin id="340" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="max_1_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="14" slack="1"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="14" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/6 "/>
</bind>
</comp>

<comp id="350" class="1005" name="mpc_0_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="1"/>
<pin id="352" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="mpc_0_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="2" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln10_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="0" index="1" bw="2" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="f_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln13_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln13_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="3" slack="0"/>
<pin id="379" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_2/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln13_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln13_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="0"/>
<pin id="387" dir="0" index="1" bw="6" slack="0"/>
<pin id="388" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln13_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="0" index="1" bw="3" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="r_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="shl_ln_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln203_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="0"/>
<pin id="417" dir="0" index="1" bw="9" slack="0"/>
<pin id="418" dir="0" index="2" bw="4" slack="0"/>
<pin id="419" dir="0" index="3" bw="5" slack="0"/>
<pin id="420" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln203_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="0"/>
<pin id="427" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="0" index="1" bw="3" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln203_4_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln203_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="3" slack="0"/>
<pin id="444" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln16_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="9" slack="0"/>
<pin id="449" dir="0" index="1" bw="6" slack="0"/>
<pin id="450" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln16_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="3" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="c_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="shl_ln2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="0"/>
<pin id="467" dir="0" index="1" bw="4" slack="0"/>
<pin id="468" dir="0" index="2" bw="1" slack="0"/>
<pin id="469" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln38_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="1"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln38_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="3" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln38_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="4" slack="0"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln20_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="0"/>
<pin id="495" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln20_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="0"/>
<pin id="499" dir="0" index="1" bw="2" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="mpr_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="2" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="i_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="2" slack="0"/>
<pin id="511" dir="0" index="1" bw="5" slack="2"/>
<pin id="512" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln1494_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="0"/>
<pin id="516" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="mul_ln1494_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="0"/>
<pin id="520" dir="0" index="1" bw="6" slack="0"/>
<pin id="521" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1494/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="trunc_ln203_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="1"/>
<pin id="526" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_1/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_3_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="0"/>
<pin id="530" dir="0" index="1" bw="9" slack="1"/>
<pin id="531" dir="0" index="2" bw="4" slack="0"/>
<pin id="532" dir="0" index="3" bw="5" slack="0"/>
<pin id="533" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln203_5_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="0"/>
<pin id="540" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_5/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln203_3_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="0"/>
<pin id="544" dir="0" index="1" bw="6" slack="2"/>
<pin id="545" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_3/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="trunc_ln203_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="7" slack="0"/>
<pin id="549" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_2/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_shl5_cast_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="9" slack="0"/>
<pin id="553" dir="0" index="1" bw="6" slack="0"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_7_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="7" slack="0"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln203_6_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_6/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sub_ln203_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="9" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="0"/>
<pin id="574" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln203_4_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="3" slack="3"/>
<pin id="579" dir="0" index="1" bw="9" slack="0"/>
<pin id="580" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_4/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln203_7_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="9" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_7/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln203_5_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="3" slack="0"/>
<pin id="591" dir="0" index="1" bw="5" slack="2"/>
<pin id="592" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_5/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="trunc_ln203_3_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="0"/>
<pin id="596" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_3/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="p_shl3_cast_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="5" slack="0"/>
<pin id="601" dir="0" index="2" bw="1" slack="0"/>
<pin id="602" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_shl4_cast_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="0" index="1" bw="6" slack="0"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sub_ln203_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="0" index="1" bw="8" slack="0"/>
<pin id="617" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_1/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln203_6_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="3" slack="3"/>
<pin id="622" dir="0" index="1" bw="8" slack="0"/>
<pin id="623" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_6/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln203_8_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_8/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln37_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="4" slack="1"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="icmp_ln37_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="0"/>
<pin id="643" dir="0" index="1" bw="3" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/5 "/>
</bind>
</comp>

<comp id="647" class="1004" name="select_ln37_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="4" slack="0"/>
<pin id="650" dir="0" index="2" bw="1" slack="0"/>
<pin id="651" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/5 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln23_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="2" slack="0"/>
<pin id="657" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="icmp_ln23_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="2" slack="0"/>
<pin id="661" dir="0" index="1" bw="2" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="665" class="1004" name="mpc_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="2" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpc/6 "/>
</bind>
</comp>

<comp id="671" class="1004" name="j_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="2"/>
<pin id="673" dir="0" index="1" bw="2" slack="0"/>
<pin id="674" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln1494_3_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="5" slack="0"/>
<pin id="678" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_3/6 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln1494_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="5" slack="0"/>
<pin id="682" dir="0" index="1" bw="10" slack="1"/>
<pin id="683" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="p_shl1_cast_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="13" slack="0"/>
<pin id="687" dir="0" index="1" bw="10" slack="0"/>
<pin id="688" dir="0" index="2" bw="1" slack="0"/>
<pin id="689" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_8_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="11" slack="0"/>
<pin id="695" dir="0" index="1" bw="10" slack="0"/>
<pin id="696" dir="0" index="2" bw="1" slack="0"/>
<pin id="697" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln1494_4_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="11" slack="0"/>
<pin id="703" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_4/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sub_ln1494_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="13" slack="0"/>
<pin id="707" dir="0" index="1" bw="11" slack="0"/>
<pin id="708" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494/6 "/>
</bind>
</comp>

<comp id="711" class="1004" name="add_ln1494_2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="3" slack="4"/>
<pin id="713" dir="0" index="1" bw="13" slack="0"/>
<pin id="714" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_2/6 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln1494_5_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="13" slack="0"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_5/6 "/>
</bind>
</comp>

<comp id="721" class="1004" name="icmp_ln1494_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="14" slack="0"/>
<pin id="723" dir="0" index="1" bw="14" slack="1"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/7 "/>
</bind>
</comp>

<comp id="727" class="1004" name="select_ln29_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="14" slack="0"/>
<pin id="730" dir="0" index="2" bw="14" slack="1"/>
<pin id="731" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/7 "/>
</bind>
</comp>

<comp id="738" class="1005" name="f_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="3" slack="0"/>
<pin id="740" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="743" class="1005" name="zext_ln13_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="13" slack="4"/>
<pin id="745" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="748" class="1005" name="zext_ln13_2_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="3"/>
<pin id="750" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13_2 "/>
</bind>
</comp>

<comp id="753" class="1005" name="zext_ln13_3_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="9" slack="3"/>
<pin id="755" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13_3 "/>
</bind>
</comp>

<comp id="758" class="1005" name="add_ln13_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="9" slack="0"/>
<pin id="760" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="766" class="1005" name="r_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="4" slack="0"/>
<pin id="768" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="771" class="1005" name="shl_ln_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="5" slack="2"/>
<pin id="773" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="776" class="1005" name="trunc_ln203_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="3" slack="2"/>
<pin id="778" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln203 "/>
</bind>
</comp>

<comp id="780" class="1005" name="zext_ln203_4_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="7" slack="2"/>
<pin id="782" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln203_4 "/>
</bind>
</comp>

<comp id="785" class="1005" name="add_ln203_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="7" slack="2"/>
<pin id="787" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="790" class="1005" name="add_ln16_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="9" slack="0"/>
<pin id="792" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="798" class="1005" name="c_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="4" slack="0"/>
<pin id="800" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="803" class="1005" name="shl_ln2_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="5" slack="2"/>
<pin id="805" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="808" class="1005" name="select_ln38_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="4" slack="1"/>
<pin id="810" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38 "/>
</bind>
</comp>

<comp id="816" class="1005" name="mpr_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="2" slack="0"/>
<pin id="818" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="821" class="1005" name="mul_ln1494_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="10" slack="1"/>
<pin id="823" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1494 "/>
</bind>
</comp>

<comp id="829" class="1005" name="select_ln37_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="4" slack="1"/>
<pin id="831" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="837" class="1005" name="mpc_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="2" slack="0"/>
<pin id="839" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpc "/>
</bind>
</comp>

<comp id="842" class="1005" name="conv_out_V_addr_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="12" slack="1"/>
<pin id="844" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_V_addr "/>
</bind>
</comp>

<comp id="847" class="1005" name="select_ln29_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="14" slack="1"/>
<pin id="849" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="86" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="86" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="86" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="86" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="86" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="86" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="86" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="86" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="86" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="124" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="117" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="131" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="103" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="96" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="110" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="145" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="138" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="152" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="0" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="86" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="38" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="263" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="298" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="309"><net_src comp="70" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="310" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="318"><net_src comp="310" pin="4"/><net_sink comp="165" pin=1"/></net>

<net id="319"><net_src comp="310" pin="4"/><net_sink comp="171" pin=1"/></net>

<net id="320"><net_src comp="310" pin="4"/><net_sink comp="177" pin=1"/></net>

<net id="321"><net_src comp="310" pin="4"/><net_sink comp="183" pin=1"/></net>

<net id="322"><net_src comp="310" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="323"><net_src comp="310" pin="4"/><net_sink comp="195" pin=1"/></net>

<net id="324"><net_src comp="310" pin="4"/><net_sink comp="201" pin=1"/></net>

<net id="325"><net_src comp="310" pin="4"/><net_sink comp="207" pin=1"/></net>

<net id="326"><net_src comp="310" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="330"><net_src comp="62" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="348"><net_src comp="306" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="342" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="353"><net_src comp="62" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="230" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="22" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="230" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="28" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="230" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="230" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="230" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="252" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="40" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="241" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="42" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="241" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="46" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="50" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="241" pin="4"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="52" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="263" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="54" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="252" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="56" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="58" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="428"><net_src comp="415" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="60" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="415" pin="4"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="62" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="429" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="425" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="286" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="40" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="275" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="42" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="275" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="46" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="50" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="275" pin="4"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="52" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="477"><net_src comp="259" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="46" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="68" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="473" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="36" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="496"><net_src comp="331" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="331" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="72" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="331" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="76" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="493" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="80" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="294" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="534"><net_src comp="54" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="282" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="56" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="58" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="541"><net_src comp="528" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="542" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="82" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="547" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="20" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="564"><net_src comp="84" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="542" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="52" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="570"><net_src comp="559" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="551" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="567" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="585"><net_src comp="577" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="593"><net_src comp="538" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="88" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="594" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="20" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="611"><net_src comp="84" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="589" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="52" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="618"><net_src comp="598" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="606" pin="3"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="620" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="631"><net_src comp="625" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="632"><net_src comp="625" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="634"><net_src comp="625" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="639"><net_src comp="294" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="46" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="68" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="635" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="36" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="658"><net_src comp="354" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="354" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="72" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="354" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="76" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="655" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="671" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="690"><net_src comp="90" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="680" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="20" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="698"><net_src comp="92" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="680" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="52" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="704"><net_src comp="693" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="685" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="701" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="705" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="719"><net_src comp="711" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="725"><net_src comp="220" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="338" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="220" pin="3"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="338" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="741"><net_src comp="367" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="746"><net_src comp="373" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="751"><net_src comp="377" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="756"><net_src comp="381" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="761"><net_src comp="385" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="769"><net_src comp="397" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="774"><net_src comp="403" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="779"><net_src comp="411" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="437" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="788"><net_src comp="441" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="793"><net_src comp="447" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="801"><net_src comp="459" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="806"><net_src comp="465" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="811"><net_src comp="485" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="819"><net_src comp="503" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="824"><net_src comp="518" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="832"><net_src comp="647" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="840"><net_src comp="665" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="845"><net_src comp="213" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="850"><net_src comp="727" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="342" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out_0_0_V | {5 }
	Port: max_pool_out_0_1_V | {5 }
	Port: max_pool_out_0_2_V | {5 }
	Port: max_pool_out_1_0_V | {5 }
	Port: max_pool_out_1_1_V | {5 }
	Port: max_pool_out_1_2_V | {5 }
	Port: max_pool_out_2_0_V | {5 }
	Port: max_pool_out_2_1_V | {5 }
	Port: max_pool_out_2_2_V | {5 }
 - Input state : 
	Port: max_pool_1 : conv_out_V | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln13 : 1
		zext_ln13_2 : 1
		zext_ln13_3 : 1
	State 3
		add_ln13 : 1
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		shl_ln : 1
		trunc_ln203 : 1
		tmp_1 : 1
		zext_ln203 : 2
		tmp_2 : 2
		zext_ln203_4 : 3
		add_ln203 : 4
	State 4
		add_ln16 : 1
		icmp_ln16 : 1
		c : 1
		br_ln16 : 2
		shl_ln2 : 1
		icmp_ln38 : 1
		select_ln38 : 2
	State 5
		zext_ln20 : 1
		icmp_ln20 : 1
		mpr : 1
		br_ln20 : 2
		i : 2
		zext_ln1494 : 3
		mul_ln1494 : 4
		zext_ln203_5 : 1
		add_ln203_3 : 2
		trunc_ln203_2 : 3
		p_shl5_cast : 4
		tmp_7 : 3
		zext_ln203_6 : 4
		sub_ln203 : 5
		add_ln203_4 : 6
		zext_ln203_7 : 7
		max_pool_out_0_0_V_1 : 8
		add_ln203_5 : 2
		trunc_ln203_3 : 3
		p_shl3_cast : 4
		p_shl4_cast : 3
		sub_ln203_1 : 5
		add_ln203_6 : 6
		zext_ln203_8 : 7
		max_pool_out_0_1_V_1 : 8
		max_pool_out_0_2_V_1 : 8
		max_pool_out_1_0_V_1 : 8
		max_pool_out_1_1_V_1 : 8
		max_pool_out_1_2_V_1 : 8
		max_pool_out_2_0_V_1 : 8
		max_pool_out_2_1_V_1 : 8
		max_pool_out_2_2_V_1 : 8
		switch_ln36 : 1
		store_ln36 : 9
		store_ln36 : 9
		store_ln36 : 9
		switch_ln36 : 1
		store_ln36 : 9
		store_ln36 : 9
		store_ln36 : 9
		switch_ln36 : 1
		store_ln36 : 9
		store_ln36 : 9
		store_ln36 : 9
		icmp_ln37 : 1
		select_ln37 : 2
	State 6
		zext_ln23 : 1
		icmp_ln23 : 1
		mpc : 1
		br_ln23 : 2
		j : 2
		zext_ln1494_3 : 3
		add_ln1494 : 4
		p_shl1_cast : 5
		tmp_8 : 5
		zext_ln1494_4 : 6
		sub_ln1494 : 7
		add_ln1494_2 : 8
		zext_ln1494_5 : 9
		conv_out_V_addr : 10
		max_V : 11
	State 7
		icmp_ln1494 : 1
		select_ln29 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |       f_fu_367       |    0    |    0    |    12   |
|          |    add_ln13_fu_385   |    0    |    0    |    15   |
|          |       r_fu_397       |    0    |    0    |    13   |
|          |   add_ln203_fu_441   |    0    |    0    |    15   |
|          |    add_ln16_fu_447   |    0    |    0    |    15   |
|          |       c_fu_459       |    0    |    0    |    13   |
|          |    add_ln38_fu_473   |    0    |    0    |    13   |
|          |      mpr_fu_503      |    0    |    0    |    10   |
|    add   |       i_fu_509       |    0    |    0    |    15   |
|          |  add_ln203_3_fu_542  |    0    |    0    |    15   |
|          |  add_ln203_4_fu_577  |    0    |    0    |    8    |
|          |  add_ln203_5_fu_589  |    0    |    0    |    15   |
|          |  add_ln203_6_fu_620  |    0    |    0    |    8    |
|          |    add_ln37_fu_635   |    0    |    0    |    13   |
|          |      mpc_fu_665      |    0    |    0    |    10   |
|          |       j_fu_671       |    0    |    0    |    15   |
|          |   add_ln1494_fu_680  |    0    |    0    |    14   |
|          |  add_ln1494_2_fu_711 |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_361   |    0    |    0    |    9    |
|          |   icmp_ln13_fu_391   |    0    |    0    |    9    |
|          |   icmp_ln16_fu_453   |    0    |    0    |    9    |
|   icmp   |   icmp_ln38_fu_479   |    0    |    0    |    9    |
|          |   icmp_ln20_fu_497   |    0    |    0    |    8    |
|          |   icmp_ln37_fu_641   |    0    |    0    |    9    |
|          |   icmp_ln23_fu_659   |    0    |    0    |    8    |
|          |  icmp_ln1494_fu_721  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln1494_fu_518  |    0    |    0    |    26   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln203_fu_571   |    0    |    0    |    8    |
|    sub   |  sub_ln203_1_fu_614  |    0    |    0    |    8    |
|          |   sub_ln1494_fu_705  |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |  select_ln38_fu_485  |    0    |    0    |    4    |
|  select  |  select_ln37_fu_647  |    0    |    0    |    4    |
|          |  select_ln29_fu_727  |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln13_fu_373   |    0    |    0    |    0    |
|          |  zext_ln13_2_fu_377  |    0    |    0    |    0    |
|          |  zext_ln13_3_fu_381  |    0    |    0    |    0    |
|          |   zext_ln203_fu_425  |    0    |    0    |    0    |
|          |  zext_ln203_4_fu_437 |    0    |    0    |    0    |
|          |   zext_ln20_fu_493   |    0    |    0    |    0    |
|          |  zext_ln1494_fu_514  |    0    |    0    |    0    |
|   zext   |  zext_ln203_5_fu_538 |    0    |    0    |    0    |
|          |  zext_ln203_6_fu_567 |    0    |    0    |    0    |
|          |  zext_ln203_7_fu_582 |    0    |    0    |    0    |
|          |  zext_ln203_8_fu_625 |    0    |    0    |    0    |
|          |   zext_ln23_fu_655   |    0    |    0    |    0    |
|          | zext_ln1494_3_fu_676 |    0    |    0    |    0    |
|          | zext_ln1494_4_fu_701 |    0    |    0    |    0    |
|          | zext_ln1494_5_fu_716 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_403    |    0    |    0    |    0    |
|          |     tmp_2_fu_429     |    0    |    0    |    0    |
|          |    shl_ln2_fu_465    |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_551  |    0    |    0    |    0    |
|bitconcatenate|     tmp_7_fu_559     |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_598  |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_606  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_685  |    0    |    0    |    0    |
|          |     tmp_8_fu_693     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln203_fu_411  |    0    |    0    |    0    |
|   trunc  | trunc_ln203_1_fu_524 |    0    |    0    |    0    |
|          | trunc_ln203_2_fu_547 |    0    |    0    |    0    |
|          | trunc_ln203_3_fu_594 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_1_fu_415     |    0    |    0    |    0    |
|          |     tmp_3_fu_528     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   373   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln13_reg_758   |    9   |
|    add_ln16_reg_790   |    9   |
|   add_ln203_reg_785   |    7   |
|      c_0_reg_271      |    4   |
|       c_reg_798       |    4   |
|conv_out_V_addr_reg_842|   12   |
|      f_0_reg_226      |    3   |
|       f_reg_738       |    3   |
|     max_0_reg_306     |   14   |
|     max_1_reg_338     |   14   |
|     mpc_0_reg_350     |    2   |
|      mpc_reg_837      |    2   |
|     mpr_0_reg_327     |    2   |
|      mpr_reg_816      |    2   |
|   mul_ln1494_reg_821  |   10   |
|    phi_mul9_reg_248   |    9   |
|    phi_mul_reg_282    |    9   |
|   phi_urem11_reg_259  |    4   |
|    phi_urem_reg_294   |    4   |
|      r_0_reg_237      |    4   |
|       r_reg_766       |    4   |
|  select_ln29_reg_847  |   14   |
|  select_ln37_reg_829  |    4   |
|  select_ln38_reg_808  |    4   |
|    shl_ln2_reg_803    |    5   |
|     shl_ln_reg_771    |    5   |
|  trunc_ln203_reg_776  |    3   |
|  zext_ln13_2_reg_748  |    8   |
|  zext_ln13_3_reg_753  |    9   |
|   zext_ln13_reg_743   |   13   |
|  zext_ln203_4_reg_780 |    7   |
+-----------------------+--------+
|         Total         |   203  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_220 |  p0  |   2  |  12  |   24   ||    9    |
| phi_urem11_reg_259 |  p0  |   2  |   4  |    8   ||    9    |
|   phi_mul_reg_282  |  p0  |   2  |   9  |   18   ||    9    |
|  phi_urem_reg_294  |  p0  |   2  |   4  |    8   ||    9    |
|    max_0_reg_306   |  p0  |   2  |  14  |   28   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   86   ||  8.845  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   373  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   203  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   203  |   418  |
+-----------+--------+--------+--------+--------+
