#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar  4 18:19:34 2022
# Process ID: 10428
# Current directory: E:/UofTCourse/ECE532/Assignment/proj3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7044 E:\UofTCourse\ECE532\Assignment\proj3\proj_p3.xpr
# Log file: E:/UofTCourse/ECE532/Assignment/proj3/vivado.log
# Journal file: E:/UofTCourse/ECE532/Assignment/proj3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config E:/UofTCourse/ECE532/Assignment/proj/part3_tb_behav.wcfg
source part3_tb.tcl
open_bd_design {E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {e:/UofTCourse/ECE532/Assignment/ip_repo E:/UofTCourse/ECE532/project/ip_repo} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:fpga1_top_master_bram:1.0 fpga1_top_master_bram_0
create_bd_cell -type ip -vlnv xilinx.com:user:fpga1_top_master:1.0 fpga1_top_master_0
create_bd_cell -type ip -vlnv xilinx.com:user:fpga1_top_slv:1.0 fpga1_top_slv_0
create_bd_cell -type ip -vlnv xilinx.com:user:fpga1_top:1.0 fpga1_top_0
endgroup
connect_bd_net [get_bd_pins fpga1_top_0/database_addr] [get_bd_pins fpga1_top_master_0/database_addr]
startgroup
make_bd_pins_external  [get_bd_pins fpga1_top_0/Red]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins fpga1_top_0/Blue] [get_bd_pins fpga1_top_0/Hsynq] [get_bd_pins fpga1_top_0/Green] [get_bd_pins fpga1_top_0/Vsynq]
endgroup
connect_bd_net [get_bd_pins fpga1_top_slv_0/dm_decode_enable] [get_bd_pins fpga1_top_0/dm_decode_enable]
connect_bd_net [get_bd_pins fpga1_top_0/doses] [get_bd_pins fpga1_top_slv_0/doses]
connect_bd_net [get_bd_pins fpga1_top_slv_0/permission] [get_bd_pins fpga1_top_0/permission]
connect_bd_net [get_bd_pins fpga1_top_slv_0/fetch_enable] [get_bd_pins fpga1_top_0/fetch_enable]
connect_bd_net [get_bd_pins fpga1_top_0/data_matrix_in] [get_bd_pins fpga1_top_master_bram_0/data_matrix]
delete_bd_objs [get_bd_nets fpga1_top_slv_0_dm_decode_enable]
connect_bd_net [get_bd_pins fpga1_top_0/dm_decode_enable] [get_bd_pins fpga1_top_master_bram_0/decode_start]
startgroup
connect_bd_net [get_bd_pins fpga1_top_slv_0/dm_decode_enable] [get_bd_pins fpga1_top_master_bram_0/m00_axi_init_axi_txn]
endgroup
delete_bd_objs [get_bd_intf_nets mask_axi532_0_M_AXI] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_cells mask_axi532_0]
delete_bd_objs [get_bd_intf_nets axi_vip_1_M_AXI] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_nets proc_sys_reset_0_interconnect_aresetn] [get_bd_intf_nets axi_interconnect_1_M00_AXI] [get_bd_cells axi_interconnect_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk (100 MHz)} Clk_slave {/clk (100 MHz)} Clk_xbar {/clk (100 MHz)} Master {/axi_vip_1/M_AXI} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_vip_1/M_AXI} Slave {/fpga1_top_slv_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins fpga1_top_slv_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk (100 MHz)" }  [get_bd_pins fpga1_top_0/clk]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_SI {3} CONFIG.NUM_MI {2}] [get_bd_cells axi_mem_intercon]
endgroup
connect_bd_intf_net [get_bd_intf_pins fpga1_top_master_bram_0/M00_AXI] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins fpga1_top_master_0/M00_AXI] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S02_AXI]
connect_bd_net [get_bd_pins fpga1_top_0/decode_done] [get_bd_pins fpga1_top_master_0/m00_axi_init_axi_txn]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk (100 MHz)" }  [get_bd_pins fpga1_top_master_bram_0/m00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk (100 MHz)" }  [get_bd_pins fpga1_top_master_0/m00_axi_aclk]
endgroup
regenerate_bd_layout
validate_bd_design
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
assign_bd_address [get_bd_addr_segs {fpga1_top_slv_0/S00_AXI/S00_AXI_reg }]
startgroup
set_property -dict [list CONFIG.C_M00_AXI_TARGET_SLAVE_BASE_ADDR {0x44A00000}] [get_bd_cells fpga1_top_master_0]
endgroup
export_ip_user_files -of_objects  [get_files E:/UofTCourse/ECE532/Assignment/src/part3_tb.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/UofTCourse/ECE532/Assignment/src/part3_tb.sv
add_files -norecurse E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/part3_tb.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/part3_tb.sv] -no_script -reset -force -quiet
remove_files  E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/part3_tb.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/part3_tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
open_bd_design {E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design
close_sim
save_bd_design
generate_target Simulation [get_files E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.ip_user_files/sim_scripts -ip_user_files_dir E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.ip_user_files -ipstatic_source_dir E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.cache/compile_simlib/modelsim} {questa=E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.cache/compile_simlib/questa} {riviera=E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.cache/compile_simlib/riviera} {activehdl=E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config E:/UofTCourse/ECE532/Assignment/proj/part3_tb_behav.wcfg
source part3_tb.tcl
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/fpga1_top_0/clk}} {{/part3_tb/DUT/design_1_i/fpga1_top_0/reset}} {{/part3_tb/DUT/design_1_i/fpga1_top_0/dm_decode_enable}} {{/part3_tb/DUT/design_1_i/fpga1_top_0/doses}} {{/part3_tb/DUT/design_1_i/fpga1_top_0/permission}} {{/part3_tb/DUT/design_1_i/fpga1_top_0/fetch_enable}} {{/part3_tb/DUT/design_1_i/fpga1_top_0/data_matrix_in}} {{/part3_tb/DUT/design_1_i/fpga1_top_0/decode_done}} {{/part3_tb/DUT/design_1_i/fpga1_top_0/database_addr}} {{/part3_tb/DUT/design_1_i/fpga1_top_0/Hsynq}} {{/part3_tb/DUT/design_1_i/fpga1_top_0/Vsynq}} {{/part3_tb/DUT/design_1_i/fpga1_top_0/Red}} {{/part3_tb/DUT/design_1_i/fpga1_top_0/Green}} {{/part3_tb/DUT/design_1_i/fpga1_top_0/Blue}} 
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/axi_vip_1/m_axi_awaddr}} {{/part3_tb/DUT/design_1_i/axi_vip_1/m_axi_awvalid}} {{/part3_tb/DUT/design_1_i/axi_vip_1/m_axi_awready}} {{/part3_tb/DUT/design_1_i/axi_vip_1/m_axi_wdata}} {{/part3_tb/DUT/design_1_i/axi_vip_1/m_axi_wvalid}} {{/part3_tb/DUT/design_1_i/axi_vip_1/m_axi_wready}} 
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/axi_vip_1/m_axi_bresp}} {{/part3_tb/DUT/design_1_i/axi_vip_1/m_axi_bvalid}} {{/part3_tb/DUT/design_1_i/axi_vip_1/m_axi_bready}} {{/part3_tb/DUT/design_1_i/axi_vip_1/m_axi_araddr}} {{/part3_tb/DUT/design_1_i/axi_vip_1/m_axi_arvalid}} {{/part3_tb/DUT/design_1_i/axi_vip_1/m_axi_arready}} {{/part3_tb/DUT/design_1_i/axi_vip_1/m_axi_rdata}} {{/part3_tb/DUT/design_1_i/axi_vip_1/m_axi_rvalid}} {{/part3_tb/DUT/design_1_i/axi_vip_1/m_axi_rready}} 
run all
restart
run all
save_wave_config {E:/UofTCourse/ECE532/Assignment/proj/part3_tb_behav.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config E:/UofTCourse/ECE532/Assignment/proj/part3_tb_behav.wcfg
source part3_tb.tcl
run all
close_sim
launch_simulation
open_wave_config E:/UofTCourse/ECE532/Assignment/proj/part3_tb_behav.wcfg
source part3_tb.tcl
run all
open_bd_design {E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name fpga1_top_master_bram_v1_0_project -directory E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.tmp/fpga1_top_master_bram_v1_0_project e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_master_bram_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/UofTCourse/ECE532/project/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:fpga1_top_master_bram:1.0 [get_ips  design_1_fpga1_top_master_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_fpga1_top_master_bram_0_0] -no_script -sync -force -quiet
generate_target all [get_files  E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_fpga1_top_master_bram_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_fpga1_top_master_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_fpga1_top_slv_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_fpga1_top_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_2] }
export_ip_user_files -of_objects [get_files E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 3 {design_1_fpga1_top_master_bram_0_0_synth_1 design_1_fpga1_top_master_0_0_synth_1 design_1_fpga1_top_slv_0_0_synth_1 design_1_fpga1_top_0_0_synth_1 design_1_xbar_2_synth_1}
export_simulation -of_objects [get_files E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.ip_user_files/sim_scripts -ip_user_files_dir E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.ip_user_files -ipstatic_source_dir E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.cache/compile_simlib/modelsim} {questa=E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.cache/compile_simlib/questa} {riviera=E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.cache/compile_simlib/riviera} {activehdl=E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_sim
launch_simulation
open_wave_config E:/UofTCourse/ECE532/Assignment/proj/part3_tb_behav.wcfg
source part3_tb.tcl
run 2000 ns
run 2000 ns
run 2000 ns
open_bd_design {E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/database_addr}} 
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/fpga1_top_0/inst/dm_decoder_1/char_1}} 
restart
run 2000 ns
restart
run 2000 ns
run 2000 ns
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/fpga1_top_0/inst/dm_decoder_1/data_matrix}} 
restart
run 2000 ns
restart
run 2000 ns
open_bd_design {E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/m00_axi_init_axi_txn}} 
restart
run 2000 ns
restart
run 2000 ns
run 2000 ns
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_WDATA}} 
restart
run 2000 ns
restart
run 2000 ns
run 2000 ns
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/m00_axi_init_axi_txn}} 
restart
run 2000 ns
restart
run 2000 ns
run 2000 ns
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/axi_awaddr}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/axi_wdata}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/axi_araddr}} 
restart
run 2000 ns
restart
run 2000 ns
run 2000 ns
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/database_addr}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/INIT_AXI_TXN}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/ERROR}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/TXN_DONE}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_ACLK}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_ARESETN}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_AWADDR}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_AWPROT}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_AWVALID}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_AWREADY}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_WDATA}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_WSTRB}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_WVALID}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_WREADY}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_BRESP}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_BVALID}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_BREADY}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_ARADDR}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_ARPROT}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_ARVALID}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_ARREADY}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_RDATA}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_RRESP}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_RVALID}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/M_AXI_RREADY}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/mst_exec_state}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/axi_awvalid}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/axi_wvalid}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/axi_arvalid}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/axi_rready}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/axi_bready}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/axi_awaddr}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/axi_wdata}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/axi_araddr}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/write_resp_error}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/read_resp_error}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/start_single_write}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/start_single_read}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/write_issued}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/read_issued}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/writes_done}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/reads_done}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/error_reg}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/write_index}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/read_index}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/expected_rdata}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/compare_done}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/read_mismatch}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/last_write}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/last_read}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/init_txn_ff}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/init_txn_ff2}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/init_txn_edge}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/init_txn_pulse}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/C_M_START_DATA_VALUE}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/C_M_TARGET_SLAVE_BASE_ADDR}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/C_M_AXI_ADDR_WIDTH}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/C_M_AXI_DATA_WIDTH}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/C_M_TRANSACTIONS_NUM}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/TRANS_NUM_BITS}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/IDLE}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/INIT_WRITE}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/INIT_READ}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_0/inst/fpga1_top_master_v1_0_M00_AXI_inst/INIT_COMPARE}} 
restart
run 2000 ns
restart
run 2000 ns
run 2000 ns
open_bd_design {E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
launch_simulation
open_wave_config E:/UofTCourse/ECE532/Assignment/proj/part3_tb_behav.wcfg
source part3_tb.tcl
current_wave_config {part3_tb_behav.wcfg}
log_wave {/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_awaddr} {/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_awvalid} {/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_awready} {/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_wdata} {/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_wvalid} {/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_wready} {/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_bresp} {/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_bvalid} {/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_bready} {/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_araddr} {/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_arvalid} {/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_arready} {/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_rdata} {/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_rvalid} {/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_rready} 
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_awaddr}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_awvalid}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_awready}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_wdata}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_wvalid}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_wready}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_bresp}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_bvalid}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_bready}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_araddr}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_arvalid}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_arready}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_rdata}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_rvalid}} {{/part3_tb/DUT/design_1_i/fpga1_top_master_bram_0/inst/m00_axi_rready}} 
run 2000 ns
open_bd_design {E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
set_property offset 0xC0000000 [get_bd_addr_segs {fpga1_top_master_bram_0/M00_AXI/SEG_axi_bram_ctrl_0_Mem0}]
save_wave_config {E:/UofTCourse/ECE532/Assignment/proj/part3_tb_behav.wcfg}
close_sim
save_bd_design
generate_target Simulation [get_files E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
open_bd_design {E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
set_property offset 0xC0000000 [get_bd_addr_segs {axi_vip_1/Master_AXI/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
generate_target Simulation [get_files E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
set_property offset 0x40000000 [get_bd_addr_segs {axi_vip_1/Master_AXI/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x40000000 [get_bd_addr_segs {fpga1_top_master_bram_0/M00_AXI/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
generate_target Simulation [get_files E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.ip_user_files/sim_scripts -ip_user_files_dir E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.ip_user_files -ipstatic_source_dir E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.cache/compile_simlib/modelsim} {questa=E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.cache/compile_simlib/questa} {riviera=E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.cache/compile_simlib/riviera} {activehdl=E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config E:/UofTCourse/ECE532/Assignment/proj/part3_tb_behav.wcfg
source part3_tb.tcl
close_sim
launch_simulation
open_wave_config E:/UofTCourse/ECE532/Assignment/proj/part3_tb_behav.wcfg
source part3_tb.tcl
run 2000 ns
run 2000 ns
run 2000 ns
open_bd_design {E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name fpga1_top_master_bram_v1_0_project -directory E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.tmp/fpga1_top_master_bram_v1_0_project e:/UofTCourse/ECE532/project/ip_repo/fpga1_top_master_bram_1.0/component.xml
update_compile_order -fileset sources_1
startgroup
current_project proj_p3
set_property -dict [list CONFIG.C_M00_AXI_TRANSACTIONS_NUM {32}] [get_bd_cells fpga1_top_master_bram_0]
endgroup
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fpga1_top_master_bram_v1_0_project
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/UofTCourse/ECE532/project/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:fpga1_top_master_bram:1.0 [get_ips  design_1_fpga1_top_master_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_fpga1_top_master_bram_0_0] -no_script -sync -force -quiet
startgroup
set_property -dict [list CONFIG.C_M00_AXI_TRANSACTIONS_NUM {1}] [get_bd_cells fpga1_top_master_0]
endgroup
close_sim
open_bd_design {E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_M00_AXI_TRANSACTIONS_NUM {16}] [get_bd_cells fpga1_top_master_bram_0]
endgroup
save_bd_design
generate_target Simulation [get_files E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.ip_user_files/sim_scripts -ip_user_files_dir E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.ip_user_files -ipstatic_source_dir E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.cache/compile_simlib/modelsim} {questa=E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.cache/compile_simlib/questa} {riviera=E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.cache/compile_simlib/riviera} {activehdl=E:/UofTCourse/ECE532/Assignment/proj3/proj_p3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config E:/UofTCourse/ECE532/Assignment/proj/part3_tb_behav.wcfg
source part3_tb.tcl
run 2000 ns
run 2000 ns
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/fpga1_top_0/inst/dm_decoder_1/char_1}} 
run 2000 ns
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/fpga1_top_slv_0/inst/fpga1_top_slv_v1_0_S00_AXI_inst/slv_reg3}} 
run 2000 ns
restart
run 2000 ns
run 2000 ns
run 2000 ns
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/fpga1_top_slv_0/inst/fpga1_top_slv_v1_0_S00_AXI_inst/slv_reg0}} 
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/fpga1_top_slv_0/inst/fpga1_top_slv_v1_0_S00_AXI_inst/slv_reg1}} 
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/fpga1_top_slv_0/inst/fpga1_top_slv_v1_0_S00_AXI_inst/slv_reg2}} 
restart
run 2000 ns
run 2000 ns
run 2000 ns
restart
run 2000 ns
run 2000 ns
run 2000 ns
save_wave_config {E:/UofTCourse/ECE532/Assignment/proj/part3_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/UofTCourse/ECE532/Assignment/proj/part3_tb_behav.wcfg
source part3_tb.tcl
run 2000 ns
run 2000 ns
run 2000 ns
restart
run 2000 ns
close_sim
launch_simulation
open_wave_config E:/UofTCourse/ECE532/Assignment/proj/part3_tb_behav.wcfg
source part3_tb.tcl
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
current_wave_config {part3_tb_behav.wcfg}
add_wave {{/part3_tb/DUT/design_1_i/fpga1_top_0/inst/fsm_1/o_ld_wait}} {{/part3_tb/DUT/design_1_i/fpga1_top_0/inst/fsm_1/o_ld_decode}} {{/part3_tb/DUT/design_1_i/fpga1_top_0/inst/fsm_1/o_ld_name}} {{/part3_tb/DUT/design_1_i/fpga1_top_0/inst/fsm_1/o_ld_db}} 
restart
run 2000 ns
restart
run 2000 ns
run 2000 ns
run 2000 ns
save_wave_config {E:/UofTCourse/ECE532/Assignment/proj/part3_tb_behav.wcfg}
run 2000 ns
close_sim
