#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Feb  6 14:18:11 2019
# Process ID: 17531
# Current directory: /home/cgoins/gfe/added_ip/iobuf
# Command line: vivado
# Log file: /home/cgoins/gfe/added_ip/iobuf/vivado.log
# Journal file: /home/cgoins/gfe/added_ip/iobuf/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.xpr
open_bd_design {/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/design_1.bd}
reset_run design_1_auto_ds_0_synth_1
reset_run design_1_auto_pc_0_synth_1
reset_run design_1_auto_rs_0_synth_1
reset_run design_1_auto_rs_w_4_synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
reset_run design_1_auto_pc_0_synth_1
reset_run design_1_auto_rs_0_synth_1
reset_run design_1_auto_rs_w_4_synth_1
reset_run design_1_auto_us_1_synth_1
reset_run design_1_s01_regslice_0_synth_1
reset_run design_1_m00_regslice_0_synth_1
reset_run design_1_auto_rs_w_0_synth_1
reset_run design_1_axi_iic_0_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_xlconstant_1_0_synth_1
reset_run design_1_xlconstant_0_0_synth_1
reset_run design_1_proc_sys_reset_1_0_synth_1
reset_run design_1_proc_sys_reset_0_0_synth_1
reset_run design_1_ddr4_0_0_synth_1
reset_run design_1_blk_mem_gen_0_0_synth_1
reset_run design_1_axi_uart16550_0_0_synth_1
reset_run design_1_axi_clock_converter_0_0_synth_1
reset_run design_1_axi_bram_ctrl_0_0_synth_1
reset_run design_1_xilinx_jtag_0_0_synth_1
reset_run design_1_mkP1_Core_0_0_synth_1
reset_run design_1_m01_regslice_0_synth_1
reset_run design_1_auto_rs_1_synth_1
reset_run design_1_auto_rs_w_2_synth_1
reset_run design_1_m02_regslice_0_synth_1
reset_run design_1_auto_rs_w_1_synth_1
reset_run design_1_auto_ds_1_synth_1
reset_run design_1_iobuf_0_0_synth_1
reset_run design_1_iobuf_1_0_synth_1
reset_run design_1_auto_pc_1_synth_1
reset_run design_1_auto_ds_2_synth_1
reset_run design_1_m03_regslice_0_synth_1
reset_run design_1_s00_regslice_0_synth_1
reset_run design_1_auto_us_0_synth_1
reset_run design_1_auto_rs_w_3_synth_1
reset_run design_1_auto_ds_0_synth_1
