import { Question } from '../types';

export const ceaData: Question[] =
  [
    {
      "id": 1,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "Computers can operate according to a stored program",
          "label": "A"
        },
        {
          "text": "The computer uses a program counter to indicate the location of the next statement",
          "label": "B"
        },
        {
          "text": "A computer's memory is addressable",
          "label": "C"
        },
        {
          "text": "Each statement must have a memory area containing the address of the next instruction",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)Which of the following statements is NOT part of the Von Newmann principle?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 2,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Bipolar transistors",
          "label": "A"
        },
        {
          "text": "Field transistors",
          "label": "B"
        },
        {
          "text": "Vacuum tubes",
          "label": "C"
        },
        {
          "text": "Semiconductor Ics",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)Which of the following components was used in the first ENIAC computer?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 3,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Data processing, Data storage, Data movement, Control",
          "label": "A"
        },
        {
          "text": "Data processing, Data storage, Data movement, Interrupt",
          "label": "B"
        },
        {
          "text": "Data processing, Data storage, Interrupt, Control",
          "label": "C"
        },
        {
          "text": "Data processing, Interrupt, Data movement, Control",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)Which of the following are the four basic functions that a computer performs?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 4,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Data storage",
          "label": "A"
        },
        {
          "text": "Data processing",
          "label": "B"
        },
        {
          "text": "Data movement",
          "label": "C"
        },
        {
          "text": "Control",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)Which one of four basic functions of computer describes the following statement?\"The paths among components are used to move data from memory to memory and from memory through gates to memory\".",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 5,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Using a system clock",
          "label": "A"
        },
        {
          "text": "Using a quartz crystal",
          "label": "B"
        },
        {
          "text": "Using a analog to digital converter",
          "label": "C"
        },
        {
          "text": "Using a counter",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)What electronic component is used to govern operations such as fetching, decoding, and performing arithmetic operations executed by a processor?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 6,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "1000 0000",
          "label": "Α"
        },
        {
          "text": "1111 0000",
          "label": "Β"
        },
        {
          "text": "1001 1010",
          "label": "C"
        },
        {
          "text": "1001 0101",
          "label": "D"
        }
      ],
      "question": "Choose 1 answer)Consider an expression: 10000000 AND 1111 1010What is the result of this expression?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 7,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "I/OAR, I/OBR",
          "label": "A"
        },
        {
          "text": "I/OAR, MAR",
          "label": "B"
        },
        {
          "text": "I/OBR, MBR",
          "label": "C"
        },
        {
          "text": "MAR, MBR",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)What are basic registers that help CPU establish a connection with an I/O device?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 8,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "The sixth instruction is fetched.",
          "label": "A"
        },
        {
          "text": "The fifth instruction is fetched.",
          "label": "B"
        },
        {
          "text": "The fourth instruction is fetched.",
          "label": "C"
        },
        {
          "text": "All program's instructions are fetched.",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)In the context of the basic instruction cycle, when the fifth instruction is executing, which of the following is the correct statement?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 9,
      "type": "single",
      "points": 1,
      "correct": ["E"],
      "options": [
        {
          "text": "Registers",
          "label": "A"
        },
        {
          "text": "CPU interconnection",
          "label": "B"
        },
        {
          "text": "Arithmetic and Logic Unit (ALU)",
          "label": "C"
        },
        {
          "text": "I/O Modules",
          "label": "D"
        },
        {
          "text": "Control Unit (CU)",
          "label": "E"
        }
      ],
      "question": "(Choose 1 answer)______________interprets the instructions in memory and causes them to be executed.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 10,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Data is transmitted at the same time",
          "label": "A"
        },
        {
          "text": "The occurrence of one event on a bus follows and depends on the occurrence of a previous event.",
          "label": "B"
        },
        {
          "text": "The occurrence of events on the bus is determined by a clock",
          "label": "C"
        },
        {
          "text": "No common clock signal controlling operation",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)What is the most important characteristic of the Synchronous Bus?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 11,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Indirect access, Direct access, Random access, Associative",
          "label": "A"
        },
        {
          "text": "Sequential access, Indirect access, Random access, Associative",
          "label": "B"
        },
        {
          "text": "Sequential access, Direct access, Random access, Associative",
          "label": "C"
        },
        {
          "text": "Sequential access, Direct access, Random access, Indirect access",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)What methods can be used to access units of data in memory?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 12,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "L1 cache",
          "label": "A"
        },
        {
          "text": "L2 cache",
          "label": "B"
        },
        {
          "text": "L3 cache",
          "label": "C"
        },
        {
          "text": "L4 cache",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)What is the cache memory level that is integrated into the processor chip and has the lowest latency?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 13,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "7, 17, 27, 37.",
          "label": "Α"
        },
        {
          "text": "0, 1, 2, 3, 4, 5, 6, 7, ...",
          "label": "B"
        },
        {
          "text": "0, 7, 17, 27, 37, ...",
          "label": "C"
        },
        {
          "text": "0, 7, 77, 777, ...",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)In one-cache system using direct mapping technique, with the cache containing 10 lines, which memory block's data can be transfered to the cache line 7?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 14,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "128 bytes",
          "label": "A"
        },
        {
          "text": "256 bytes",
          "label": "B"
        },
        {
          "text": "512 bytes",
          "label": "C"
        },
        {
          "text": "1024 bytes",
          "label": "D"
        },
        {
          "text": "4096 bytes",
          "label": "E"
        }
      ],
      "question": "(Choose 1 answer)How many bytes of data does each sector in the Winchester hard drive disk have?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 15,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Adding extra parity bits to the data bits such that the number of 1s in each subset of bits is even",
          "label": "A"
        },
        {
          "text": "Adding extra parity bits to the data bits such that the number of 1s in each subset of bits is odd",
          "label": "B"
        },
        {
          "text": "Adding extra parity bits to the data bits such that the parity bits form a binary number indicating the position ofthe error bit",
          "label": "C"
        },
        {
          "text": "Adding extra parity bits to the data bits such that the parity bits form a binary number indicating the number of error bits",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)What is the main idea of using Hamming code for error correction?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 16,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "NOR flash memory cells are connected in series, while NAND flash memory cells are connected in parallel",
          "label": "A"
        },
        {
          "text": "NOR flash memory cells are connected in parallel, while NAND flash memory cells are connected in series",
          "label": "B"
        },
        {
          "text": "Both NOR and NAND flash memory cells are connected in series",
          "label": "C"
        },
        {
          "text": "Both NOR and NAND flash memory cells are connected in parallel",
          "label": "D"
        },
        {
          "text": "All of the mentioned are wrong",
          "label": "E"
        }
      ],
      "question": "(Choose 1 answer)What are the key differences in the architecture of NOR and NAND flash memory?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 17,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Cylinder",
          "label": "A"
        },
        {
          "text": "Tracks",
          "label": "B"
        },
        {
          "text": "Inter-track gap",
          "label": "C"
        },
        {
          "text": "Sector",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)With the hard disk data layout, the set of all the tracks in the same relative position on the platter, is called____________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 18,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "I/O module / Memory",
          "label": "A"
        },
        {
          "text": "Interrupts/1/0 module",
          "label": "B"
        },
        {
          "text": "I/O module / Interrupts",
          "label": "C"
        },
        {
          "text": "Interrupts/Interrupts",
          "label": "D"
        },
        {
          "text": "Memory/I/O module",
          "label": "E"
        }
      ],
      "question": "(Choose 1 answer)__________can exchange data directly with the processor. Just as the processor can initiate a read or write with memory, designating the address of a specific location, the processor can also read data from or write data to____________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 19,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Higher access times and latency rates: Over 10 times slower than the HDD.",
          "label": "A"
        },
        {
          "text": "Durability: Less susceptible to physical shock and vibration.",
          "label": "B"
        },
        {
          "text": "Longer lifespan: SSDs are not susceptible to mechanical wear.",
          "label": "C"
        },
        {
          "text": "Lower power consumption: SSDs use considerably less power than comparable-size HDDs.",
          "label": "D"
        },
        {
          "text": "Quieter and cooler running capabilities: Less space required, lower energy costs, and a greener enterprise.",
          "label": "E"
        }
      ],
      "question": "(Choose 1 answer)What is incorrect about SSDs have the following advantages over HDDs?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 20,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "A NOR B",
          "label": "A"
        },
        {
          "text": "A NAND B",
          "label": "B"
        },
        {
          "text": "NOT A NOR B",
          "label": "C"
        },
        {
          "text": "NOT A OR B",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)Consider an expression: NOT (A OR B) Choose the correct expression that is equal to the given expression.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 21,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "true, false",
          "label": "A"
        },
        {
          "text": "true, true",
          "label": "B"
        },
        {
          "text": "false, true",
          "label": "C"
        },
        {
          "text": "false, false",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)(1) An I/O module must recognize one unique address for each peripheral it controls. (2) 1/0 channels are commonly seen on microcomputers, whereas 1/0 controllers are used on mainframes. The statement (1) is__________ and (2) is_____________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 22,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "Programmed I/O or DMA",
          "label": "A"
        },
        {
          "text": "Interrupt-driven I/O",
          "label": "B"
        },
        {
          "text": "Direct Memory Access (DMA)",
          "label": "C"
        },
        {
          "text": "Programmed I/O",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)The I/O technique where the processor busy waits for an I/O operation to complete is called____________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 23,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "Operand fetch",
          "label": "A"
        },
        {
          "text": "Data operation",
          "label": "B"
        },
        {
          "text": "Operand store",
          "label": "C"
        },
        {
          "text": "Operand address calculation",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)________________: If the operation involves reference to an operand in memory or available via I/O, then determine the address of the operand.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 24,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Application Binary Interface",
          "label": "A"
        },
        {
          "text": "Application Programming Interface",
          "label": "B"
        },
        {
          "text": "Instruction Set Architecture",
          "label": "C"
        },
        {
          "text": "Central Processing Unit",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)Which component defines the system call interface to the operating system and facilitates binary portability?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 25,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Medium-term scheduling",
          "label": "A"
        },
        {
          "text": "Short-term scheduling",
          "label": "B"
        },
        {
          "text": "I/O scheduling",
          "label": "C"
        },
        {
          "text": "Long-term scheduling",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)The decision as to which process's pending I/O request shall be handled by an available I/O device",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 26,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Paging",
          "label": "A"
        },
        {
          "text": "Overlays",
          "label": "B"
        },
        {
          "text": "Segmentation",
          "label": "C"
        },
        {
          "text": "Paging with segmentation",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)Which method allows the programmer to view memory as consisting of multiple address spaces and is used to map logical addresses of variable length onto physical memory?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 27,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "11011011",
          "label": "Α"
        },
        {
          "text": "00010110",
          "label": "B"
        },
        {
          "text": "10101001",
          "label": "C"
        },
        {
          "text": "11001101",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)(R1)01110110, (R2) = 11011111, the result of (R1) XOR (R2) is:",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 28,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "NOT gate",
          "label": "A"
        },
        {
          "text": "OR gate",
          "label": "B"
        },
        {
          "text": "AND gate",
          "label": "C"
        },
        {
          "text": "XOR gate",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)Which gate can be used to create an inverted output of an input signal in digital logic?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 29,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "00010010",
          "label": "Α"
        },
        {
          "text": "10010010",
          "label": "Β"
        },
        {
          "text": "11110010",
          "label": "C"
        },
        {
          "text": "01110010",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)If you have an integer number +18 in sign magnitude representation, which is 00010010, what is the correct option for -18?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 30,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "100000",
          "label": "Α"
        },
        {
          "text": "100100",
          "label": "Β"
        },
        {
          "text": "111000",
          "label": "C"
        },
        {
          "text": "101010",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)Convert the 64 from decimal to their binary number equivalents.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 31,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Data registers",
          "label": "A"
        },
        {
          "text": "General purpose registers",
          "label": "B"
        },
        {
          "text": "Address registers",
          "label": "C"
        },
        {
          "text": "Condition codes (flags)",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)Which registers can be assigned to a variety of functions by the programmer?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 32,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "polling",
          "label": "A"
        },
        {
          "text": "interrupt",
          "label": "B"
        },
        {
          "text": "driver",
          "label": "C"
        },
        {
          "text": "controlling",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)The hardware mechanism that allows a device to notify the CPU is called____________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 33,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "01100000",
          "label": "Α"
        },
        {
          "text": "11000000",
          "label": "B"
        },
        {
          "text": "00000110",
          "label": "C"
        },
        {
          "text": "00000011",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)What is the output of Left Shift Operator << on (00011000<<2)?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 34,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "EA = R",
          "label": "A"
        },
        {
          "text": "EA = (R)",
          "label": "B"
        },
        {
          "text": "EA = (R)+A",
          "label": "C"
        },
        {
          "text": "EA = (R)+(A)",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)The effective address of Register indirect addressing mode is____________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 35,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "PDP-8",
          "label": "A"
        },
        {
          "text": "PDP-10",
          "label": "B"
        },
        {
          "text": "PDP-11",
          "label": "C"
        },
        {
          "text": "PDP-6",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)Which of the following PDP series computers is known for its use of 12-bit instructions and a single general-purpose register, the accumulator?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 36,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "Jumps to the memory address stored in the label",
          "label": "A"
        },
        {
          "text": "Jumps to the next instruction",
          "label": "B"
        },
        {
          "text": "Jumps to the label if a specific condition is met",
          "label": "C"
        },
        {
          "text": "Moves the label's address to the EIP register",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)What does the x86 assembly instruction \"jmp label\" typically do?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 37,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "To read an instruction from memory",
          "label": "A"
        },
        {
          "text": "To interpret the instruction",
          "label": "B"
        },
        {
          "text": "To perform arithmetic operations on data",
          "label": "C"
        },
        {
          "text": "To write data to memory",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)What is the primary purpose of the \"Fetch instruction\" phase in the operation of a processor?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 38,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Privileged, operating system programs",
          "label": "A"
        },
        {
          "text": "Machine or assembly language programmers",
          "label": "B"
        },
        {
          "text": "External I/O devices",
          "label": "C"
        },
        {
          "text": "Main memory modules",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)Control and status registers are used by which entities to control the operation of the processor?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 39,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "The program counter (PC) is not used in the fetch phase, and its role is limited to tracking the number of instructions executed by the CPU",
          "label": "A"
        },
        {
          "text": "The program counter (PC) in the fetch phase holds the memory address of the next instruction to be fetched and executed",
          "label": "B"
        },
        {
          "text": "The program counter (PC) is responsible for executing instructions and has no specific role during the fetch phase",
          "label": "C"
        },
        {
          "text": "The program counter (PC) is only relevant in multi-core processors and does not contribute to the fetch phase of the instruction cycle in single-core systems",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)What is the significance of the program counter (PC) in the fetch phase of the instruction cycle?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 40,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "Instruction Pipelining reduces the efficiency of instruction execution by introducing delays and dependencies between instructions",
          "label": "A"
        },
        {
          "text": "Instruction Pipelining is only effective for specific types of instructions and has no impact on the overall efficiency of instruction execution",
          "label": "B"
        },
        {
          "text": "Instruction Pipelining enhances efficiency by enabling simultaneous execution of multiple instructions in different stages, boosting overall throughput",
          "label": "C"
        },
        {
          "text": "Instruction Pipelining improves efficiency by processing multiple instructions simultaneously, reducing execution time. However, it can face challenges like hazards, introducing delays and impacting overall performance",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)Which of the following statement is correct in the context of Instruction Pipelining?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 41,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "CISC architecture is more convenient for programmers than RISC architecture.",
          "label": "A"
        },
        {
          "text": "CISC architecture has more operands in a instruction compared to RISC architecture.",
          "label": "B"
        },
        {
          "text": "CISC architecture has a more flexible instruction set than RISC architecture.",
          "label": "C"
        },
        {
          "text": "CISC architecture requires more general-purpose registers than RISC architecture.",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)Which statement is incorrect about RISC and CISC architecture?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 42,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "4",
          "label": "A"
        },
        {
          "text": "3",
          "label": "B"
        },
        {
          "text": "2",
          "label": "C"
        },
        {
          "text": "No distinction",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)In the concept of Register Windows, how many register groups are there?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 43,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "RISC has more instructions and addressing modes than CISC",
          "label": "A"
        },
        {
          "text": "RISC has faster instruction execution and simpler instruction decoding than CISC",
          "label": "B"
        },
        {
          "text": "RISC has variable-length instruction formats and direct memory access than CISC",
          "label": "C"
        },
        {
          "text": "RISC has more registers and pipelines than CISC",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)What is the main benefit of using RISC over CISC?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 44,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Increase processing speed by increasing CPU frequency.",
          "label": "A"
        },
        {
          "text": "Improve performance by executing more than one instruction per machine cycle.",
          "label": "B"
        },
        {
          "text": "Reduce the size of the CPU to conserve energy.",
          "label": "C"
        },
        {
          "text": "Enhance computational power by increasing the number of CPU cores.",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)In SuperScalar computer architecture, the primary goal of utilizing multiple processors concurrently is to",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 45,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "The degree to which instructions in a program can be executed in parallel",
          "label": "A"
        },
        {
          "text": "The number of processor cores in a multi-core CPU with multiple resources",
          "label": "B"
        },
        {
          "text": "The complexity of the instruction set architecture",
          "label": "C"
        },
        {
          "text": "The length of an instruction cycle with high level programing language",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)What does the term \"instruction-level parallelism\" refer to in computer architecture?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 46,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Symmetric multiprocessor (SMP)",
          "label": "A"
        },
        {
          "text": "Nonuniform memory access (NUMA)",
          "label": "B"
        },
        {
          "text": "Cluster",
          "label": "C"
        },
        {
          "text": "Single instruction, multiple data (SIMD)",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)\"Multiple processors share a single memory or pool of memory by means of a shared bus or other interconnection mechanism; a distinguishing feature is that the memory access time to any region of memory is approximately the same for each processor\". Which concept does the statement belong to?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 47,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Write through",
          "label": "A"
        },
        {
          "text": "Write back",
          "label": "B"
        },
        {
          "text": "Write around",
          "label": "C"
        },
        {
          "text": "No write allocate",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)Which write technique in which all write operations are made to main memory as well as to the cache, ensuring that main memory is always valid.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 48,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "It increases the instruction-level parallelism by issuing multiple instructions from different threads in the same cycle",
          "label": "A"
        },
        {
          "text": "It increases the thread-level parallelism by executing multiple threads on different cores or processors",
          "label": "B"
        },
        {
          "text": "It increases the utilization of the processor resources by hiding the latency of long-latency events such as cache misses or branch mispredictions",
          "label": "C"
        },
        {
          "text": "All of the mentioned",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)How does multithreading improve the performance of a processor?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 49,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "307%",
          "label": "Α"
        },
        {
          "text": "297%",
          "label": "B"
        },
        {
          "text": "317%",
          "label": "C"
        },
        {
          "text": "327%",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)Follow the Amdahl's law for multiprocessors, if only 10% of the code is inherently serial (f = 0.9), running the program on a multicore system with 4 processors, a performance gain (speedup factor) would be___________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 50,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "L4 cache",
          "label": "A"
        },
        {
          "text": "L3 cache",
          "label": "B"
        },
        {
          "text": "L2 cache",
          "label": "C"
        },
        {
          "text": "L1 cache",
          "label": "D"
        }
      ],
      "question": "(Choose 1 answer)Which cache is not a shared cache?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 51,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Shared bus between the program memory and data memory",
          "label": "A"
        },
        {
          "text": "Separate bus between the program memory and data memory",
          "label": "B"
        },
        {
          "text": "External bus for program memory and data memory",
          "label": "C"
        },
        {
          "text": "External bus for data memory only",
          "label": "D"
        }
      ],
      "question": "Which of the following statements is true for Von Neumann architecture?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 52,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Computer Architecture is the way the system is structured, while Computer Organization is those attrib of a system that are visible to the user",
          "label": "A"
        },
        {
          "text": "Computer Architecture is those attributes of a system that are visible to the user, while Computer Organization is the way the system is structured",
          "label": "B"
        },
        {
          "text": "Computer Architecture and Computer Organization are the same",
          "label": "C"
        },
        {
          "text": "Computer Architecture is slower than Computer Organization",
          "label": "D"
        }
      ],
      "question": "What is the distinction between Computer Architecture and Computer Organization?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 53,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Arithmetic and logic unit (ALU)",
          "label": "A"
        },
        {
          "text": "Control unit",
          "label": "B"
        },
        {
          "text": "CPU interconnection",
          "label": "C"
        },
        {
          "text": "Registers",
          "label": "D"
        }
      ],
      "question": "Performs the computer's data processing functions is__________ ?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 54,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "The second generation uses transistors",
          "label": "A"
        },
        {
          "text": "The first generation uses vacuum tubes",
          "label": "B"
        },
        {
          "text": "The fourth generation uses integrated circuit",
          "label": "C"
        },
        {
          "text": "The third generation uses transistor",
          "label": "D"
        }
      ],
      "question": "During the development process of the computer, which of the following statements is false?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 55,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Contains a word to be stored in memory or sent to the I/O unit, or is used to receive a word from memc or from the I/O unit.",
          "label": "A"
        },
        {
          "text": "Employed to hold temporarily the righthand instruction from a word in memory.",
          "label": "B"
        },
        {
          "text": "Contains the address in memory of the word to be written from or read into the MBR.",
          "label": "C"
        },
        {
          "text": "Contains the address of the next instruction pair to be fetched from memory.",
          "label": "D"
        }
      ],
      "question": "What is Memory Address Register (MAR)?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 56,
      "type": "multiple",
      "points": 1,
      "correct": ["A", "B", "D"],
      "options": [
        {
          "text": "Human readable",
          "label": "A"
        },
        {
          "text": "Communication",
          "label": "B"
        },
        {
          "text": "Data Conversion",
          "label": "C"
        },
        {
          "text": "Machine readable",
          "label": "D"
        }
      ],
      "question": "In the computer, what categories do external devices include? (choose 3 correct answers)",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 57,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "1000 0000",
          "label": "A"
        },
        {
          "text": "1111 1010",
          "label": "B"
        },
        {
          "text": "1001 1010",
          "label": "C"
        },
        {
          "text": "1001 0101",
          "label": "D"
        }
      ],
      "question": "Consider an expression: 1000 0000 OR 1111 1010 What is the result of this expression?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 58,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "It reduces the computer's power consumption.",
          "label": "A"
        },
        {
          "text": "It speeds up data access and improves system performance.",
          "label": "B"
        },
        {
          "text": "It increases the storage capacity of the computer.",
          "label": "C"
        },
        {
          "text": "It serves as a backup storage for critical files.",
          "label": "D"
        }
      ],
      "question": "What is the benefit of cache memory in terms of computer performance?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 59,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "The clock speed of the CPU",
          "label": "A"
        },
        {
          "text": "The number of cores in the processor",
          "label": "B"
        },
        {
          "text": "The size of the motherboard",
          "label": "C"
        },
        {
          "text": "The number of parallel lines in the data bus",
          "label": "D"
        },
        {
          "text": "Number of components connected to Bus",
          "label": "E"
        }
      ],
      "question": "Which of the following determines the Bus Width?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 60,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Direct access",
          "label": "A"
        },
        {
          "text": "Random access",
          "label": "B"
        },
        {
          "text": "Sequential access",
          "label": "C"
        },
        {
          "text": "Associative",
          "label": "D"
        }
      ],
      "question": "Which method of accessing units of data is used to copy a block in main memory into cache memory?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 61,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "Least Recently Used (LRU)",
          "label": "A"
        },
        {
          "text": "First-In-First-Out (FIFO)",
          "label": "B"
        },
        {
          "text": "Least Frequently Used (LFU)",
          "label": "C"
        },
        {
          "text": "Round Robin (RR)",
          "label": "D"
        }
      ],
      "question": "Which of the following algorithms is not typically used in cache memory replacement?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 62,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "5",
          "label": "A"
        },
        {
          "text": "6",
          "label": "B"
        },
        {
          "text": "7",
          "label": "C"
        },
        {
          "text": "8",
          "label": "D"
        },
        {
          "text": "9",
          "label": "E"
        }
      ],
      "question": "A set-associative cache consists of 64 lines, divided into four-line sets. 2^19-words main memory contains blocks of 128 words each. How many bits are there in the tag field of the cache?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 63,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Hard Disk-DRAM-NAND Flash - SRAM",
          "label": "A"
        },
        {
          "text": "Hard Disk - NAND Flash - DRAM SRAM",
          "label": "B"
        },
        {
          "text": "NAND Flash - Hard Disk - SRAM-DRAM",
          "label": "C"
        },
        {
          "text": "Hard Disk - DRAM-SRAM-NAND Flash",
          "label": "D"
        }
      ],
      "question": "What is correct about increasing performance and endurance?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 64,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "RAM",
          "label": "A"
        },
        {
          "text": "Magnetic Tape",
          "label": "B"
        },
        {
          "text": "Hard Disk Drive",
          "label": "C"
        },
        {
          "text": "Cache Memory",
          "label": "D"
        }
      ],
      "question": "In modern computers, which devices among the memory types usually have the smallest capacity?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 65,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "SSD < Main Memory < Cache Memory < Magnetic Tape",
          "label": "A"
        },
        {
          "text": "Magnetic Tape < SSD < Cache Memory < Main Memory",
          "label": "B"
        },
        {
          "text": "Magnetic Disk < SSD < Main Memory < Cache Memory",
          "label": "C"
        },
        {
          "text": "Magnetic Disk < Magnetic Tape < Main Memory < Cache Memory",
          "label": "D"
        }
      ],
      "question": "Which is the correct choice for sorting in increasing speed average of memory?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 66,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Control and timing, processor communication, device communication, data buffering, error detection.",
          "label": "A"
        },
        {
          "text": "Control and timing, processor communication, data buffering, error detection, writing data to memory.",
          "label": "B"
        },
        {
          "text": "Control and timing, processor communication, device communication, data buffering, blocking device.",
          "label": "C"
        },
        {
          "text": "Control and timing, processor communication, device communication, error detection, data processing",
          "label": "D"
        }
      ],
      "question": "What are the most basic functions of an I/O module?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 67,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "The I/O devices and the memory share the same address space",
          "label": "A"
        },
        {
          "text": "The I/O devices have a separate address space from memory",
          "label": "B"
        },
        {
          "text": "The memory and I/O devices have an associated address space",
          "label": "C"
        },
        {
          "text": "A part of the memory is specifically set aside for the I/O operation",
          "label": "D"
        },
        {
          "text": "None of the mentioned",
          "label": "E"
        }
      ],
      "question": "In isolated I/O______________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 68,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Interrupt-Driven I/O involves the CPU in every data transfer, while DMA bypasses the CPU and transfe data directly between I/O device and memory",
          "label": "A"
        },
        {
          "text": "Interrupt-Driven I/O requires special hardware and software support, while DMA does not need any additional components",
          "label": "B"
        },
        {
          "text": "Interrupt-Driven I/O is suitable for small and frequent data transfers, while DMA is suitable for large an infrequent data transfers",
          "label": "C"
        },
        {
          "text": "All of the mentioned",
          "label": "D"
        }
      ],
      "question": "What is the main distinction between Interrupt-Driven I/O and Direct Memory Access (DMA)?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 69,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "New",
          "label": "A"
        },
        {
          "text": "Ready",
          "label": "B"
        },
        {
          "text": "Running",
          "label": "C"
        },
        {
          "text": "Halted",
          "label": "D"
        }
      ],
      "question": "What is the initial state of a process when it is admitted by the high-level scheduler, but not yet ready to execute?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 70,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "It simplifies the implementation of desired functions",
          "label": "A"
        },
        {
          "text": "It helps in the analysis of economic data",
          "label": "B"
        },
        {
          "text": "It facilitates the design of analog circuits",
          "label": "C"
        },
        {
          "text": "It is primarily used for chemical engineering and physical engineering",
          "label": "D"
        }
      ],
      "question": "How does Boolean algebra contribute to the design of digital circuits?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 71,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "0",
          "label": "A"
        },
        {
          "text": "1",
          "label": "B"
        },
        {
          "text": "Undefined",
          "label": "C"
        },
        {
          "text": "2",
          "label": "D"
        }
      ],
      "question": "What is the output of a NOT gate when the input is 0?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 72,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "00101100",
          "label": "A"
        },
        {
          "text": "01011000",
          "label": "B"
        },
        {
          "text": "01001100",
          "label": "C"
        },
        {
          "text": "00110000",
          "label": "D"
        }
      ],
      "question": "What is result logical right shift of 10110000 by 2 bit?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 73,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "11101101",
          "label": "A"
        },
        {
          "text": "10000001",
          "label": "B"
        },
        {
          "text": "01101100",
          "label": "C"
        },
        {
          "text": "10101100",
          "label": "D"
        }
      ],
      "question": "What is result of 10100101 xor 11001001?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 74,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Direct",
          "label": "A"
        },
        {
          "text": "Indirect",
          "label": "B"
        },
        {
          "text": "Register Indirect",
          "label": "C"
        },
        {
          "text": "Displacement",
          "label": "D"
        }
      ],
      "question": "Which addressing mode allows direct specification of the memory address within the instruction?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 75,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Pipelining",
          "label": "A"
        },
        {
          "text": "Superscalar",
          "label": "B"
        },
        {
          "text": "Simultaneous multithreading",
          "label": "C"
        },
        {
          "text": "Superpipelining",
          "label": "D"
        }
      ],
      "question": "Which architectural concept involves replicating register banks to facilitate the sharing of pipeline resource among multiple threads?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 76,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Perform actual computations and data processing",
          "label": "A"
        },
        {
          "text": "Control the movement of data and instructions",
          "label": "B"
        },
        {
          "text": "Act as an interface to the system bus",
          "label": "C"
        },
        {
          "text": "Manage the internal processor memory",
          "label": "D"
        }
      ],
      "question": "What is the primary function of the Arithmetic and Logic Unit (ALU) in a processor?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 77,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "8",
          "label": "A"
        },
        {
          "text": "16",
          "label": "B"
        },
        {
          "text": "4",
          "label": "C"
        },
        {
          "text": "12",
          "label": "D"
        }
      ],
      "question": "How many general-purpose registers are there in the Microprocessor Register Organizations of Intel 80386-Pentium 4?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 78,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Both undergo multiple stages of production",
          "label": "A"
        },
        {
          "text": "Both are executed in a single clock cycle",
          "label": "B"
        },
        {
          "text": "Both follow a linear sequence of tasks",
          "label": "C"
        },
        {
          "text": "Both are processed by the control unit",
          "label": "D"
        }
      ],
      "question": "In the context of instruction execution, how is a product on an assembly line conceptually similar to an instruction in a pipeline?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 79,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Complex Instruction Set Computer",
          "label": "A"
        },
        {
          "text": "Computer Instruction Set Complex",
          "label": "B"
        },
        {
          "text": "Complex Instruction Summarize Computer",
          "label": "C"
        },
        {
          "text": "Computer Instruction Summarize Complex",
          "label": "D"
        }
      ],
      "question": "What does CISC stand for?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 80,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Scalar",
          "label": "A"
        },
        {
          "text": "Superpinelined",
          "label": "B"
        },
        {
          "text": "Superscalar",
          "label": "C"
        },
        {
          "text": "Vector",
          "label": "D"
        }
      ],
      "question": "_________________there are multiple functional units, each of which is implemented as a pipeline.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 81,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Direct Mapping",
          "label": "A"
        },
        {
          "text": "Fully Associative",
          "label": "B"
        },
        {
          "text": "Set Associative",
          "label": "C"
        },
        {
          "text": "None of the mentioned",
          "label": "D"
        }
      ],
      "question": "What is the most common mapping technique used in cache memory in modern computers?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 82,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "System interconnection",
          "label": "A"
        },
        {
          "text": "Arithmetic and logic unit",
          "label": "B"
        },
        {
          "text": "Registers",
          "label": "C"
        },
        {
          "text": "Control unit",
          "label": "D"
        },
        {
          "text": "CPU interconnection",
          "label": "E"
        }
      ],
      "question": "Which of the following component does not belong to central processing unit?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 83,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Main memory and ALU (arithmetic and logic unit)",
          "label": "A"
        },
        {
          "text": "ALU (Arithmetic and Logic Unit) and CU (Control Unit)",
          "label": "B"
        },
        {
          "text": "CU (Control Unit) and IO Module",
          "label": "C"
        },
        {
          "text": "ALU (Arithmetic and Logic Unit) and IO Module",
          "label": "D"
        }
      ],
      "question": "Central processing unit (CPU) of IAS computer consists of_________________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 84,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "Transistor",
          "label": "A"
        },
        {
          "text": "Integrated Circuits",
          "label": "B"
        },
        {
          "text": "Large-scale integration",
          "label": "C"
        },
        {
          "text": "Vacuum Tubes",
          "label": "D"
        }
      ],
      "question": "The first generation of computers used_______________ for digital logic elements and memory?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 85,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "To decode program instructions",
          "label": "A"
        },
        {
          "text": "To controls the sequence of operations",
          "label": "B"
        },
        {
          "text": "To store program instructions",
          "label": "C"
        },
        {
          "text": "To transfer data to primary storage",
          "label": "D"
        }
      ],
      "question": "In the CPU, what is the functionality of the control unit?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 86,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Main memory, CPU, I/O modules and system interconnection",
          "label": "A"
        },
        {
          "text": "Main memory, CPU, I/O modules and Storage device",
          "label": "B"
        },
        {
          "text": "Main Memory, CPU, Peripherals and Storage device",
          "label": "C"
        },
        {
          "text": "Main memory, CPU, I/O modules and Storage device",
          "label": "D"
        }
      ],
      "question": "The basic components of a computer are:",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 87,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Registers > Cache > RAM > SSD",
          "label": "A"
        },
        {
          "text": "Cache > Registers > RAM > SSD",
          "label": "B"
        },
        {
          "text": "Registers > Cache > SSD > RAM",
          "label": "C"
        },
        {
          "text": "Cache > Registers > SSD > RAM",
          "label": "D"
        },
        {
          "text": "All of the mentioned are wrong",
          "label": "E"
        }
      ],
      "question": "What is the correct order of memory access speed from fastest to slowest?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 88,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Arithmetic and Logic Unit (ALU)",
          "label": "A"
        },
        {
          "text": "Control Unit (CU)",
          "label": "B"
        },
        {
          "text": "Registers",
          "label": "C"
        },
        {
          "text": "Random Access Memory (RAM)",
          "label": "D"
        }
      ],
      "question": "Which of the following components of CPU is responsible to direct the system to execute instructions?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 89,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "3",
          "label": "A"
        },
        {
          "text": "4",
          "label": "B"
        },
        {
          "text": "5",
          "label": "C"
        },
        {
          "text": "6",
          "label": "D"
        },
        {
          "text": "7",
          "label": "E"
        }
      ],
      "question": "Consider a machine with a byte addressable main memory of 2^16 bytes and block size of 8 bytes. Assur that a direct mapped cache consisting of 32 lines is used with this machine. How many bits are there in th field of the cache?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 90,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "MAR",
          "label": "A"
        },
        {
          "text": "MMU",
          "label": "B"
        },
        {
          "text": "Overlays",
          "label": "C"
        },
        {
          "text": "TLB",
          "label": "D"
        },
        {
          "text": "Accumulator",
          "label": "E"
        }
      ],
      "question": "For reads to and writes from main memory______________ translates each virtual address into a physical , address in main memory.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 91,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Cache",
          "label": "A"
        },
        {
          "text": "Main memory",
          "label": "B"
        },
        {
          "text": "HDD",
          "label": "C"
        },
        {
          "text": "Magnetic Disk",
          "label": "D"
        }
      ],
      "question": "Which memory has the fastest speed and smallest capacity?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 92,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "CLV",
          "label": "A"
        },
        {
          "text": "SSD",
          "label": "B"
        },
        {
          "text": "RAID",
          "label": "C"
        },
        {
          "text": "CAV",
          "label": "D"
        }
      ],
      "question": "________________is a set of physical disk drives viewed by the operating system as a single logical drive.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 93,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "HDD-Main Memory - L2 cache - L1 cache",
          "label": "A"
        },
        {
          "text": "HDD - Main Memory - L1 cache - L2 cache",
          "label": "B"
        },
        {
          "text": "HDD-L2 cache -L1 cache - Main Memory",
          "label": "C"
        },
        {
          "text": "Main Memory - L2 cache -L1 cache - HDD",
          "label": "D"
        }
      ],
      "question": "Sort the following memory types in ascending order by access speed:",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 94,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "1,1,1,0",
          "label": "A"
        },
        {
          "text": "1,1,1,1",
          "label": "B"
        },
        {
          "text": "1,0,1,0",
          "label": "C"
        },
        {
          "text": "0,1,1,0",
          "label": "D"
        }
      ],
      "question": "For the following Boolean expressions: AB + AB' and the truth table A B B' output 1 0 1 ? 1 1 0 ? 0 0 1 ? 0 1 0 ? Choose the correct option to replace at \"?\" (order top to bottom)",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 95,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "8 rows",
          "label": "A"
        },
        {
          "text": "3 rows",
          "label": "B"
        },
        {
          "text": "6 rows",
          "label": "C"
        },
        {
          "text": "12 rows",
          "label": "D"
        }
      ],
      "question": "If you have a boolean function with 3 variables, how may rows are there in the truth table?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 96,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Swapping",
          "label": "A"
        },
        {
          "text": "Partitioning",
          "label": "B"
        },
        {
          "text": "Paging",
          "label": "C"
        },
        {
          "text": "Virtual Memory",
          "label": "D"
        },
        {
          "text": "Segmentation",
          "label": "E"
        }
      ],
      "question": "The chunks of a program, known as pages, could be assigned to available chunks of memory, known as frames, is called",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 97,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "0",
          "label": "A"
        },
        {
          "text": "1",
          "label": "B"
        },
        {
          "text": "2",
          "label": "C"
        },
        {
          "text": "Undefined",
          "label": "D"
        },
        {
          "text": "#NA",
          "label": "E"
        }
      ],
      "question": "When both inputs are 1, what is the result of a NAND gate?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 98,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "00010010",
          "label": "Α"
        },
        {
          "text": "10010010",
          "label": "Β"
        },
        {
          "text": "11110010",
          "label": "C"
        },
        {
          "text": "01110010",
          "label": "D"
        }
      ],
      "question": "Express a sign integer number (+18) in the sign magnitude representation.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 99,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "It makes machine instructions more human-readable and understandable",
          "label": "A"
        },
        {
          "text": "It reduces the overall complexity of computer systems and user programs",
          "label": "B"
        },
        {
          "text": "It minimizes the need for memory storage for the user programs",
          "label": "C"
        },
        {
          "text": "It enables fastest execution of high level language instructions",
          "label": "D"
        }
      ],
      "question": "Why is it essential to use symbolic representation of machine instructions?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 100,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "The intructions that are used to divide a program into multiple subprograms",
          "label": "A"
        },
        {
          "text": "The intructions that have as one of its operands the address of the next instruction to be executed",
          "label": "B"
        },
        {
          "text": "The intructions that are used to pause the program",
          "label": "C"
        },
        {
          "text": "The intructions that are used to return to the beginning of the program",
          "label": "D"
        }
      ],
      "question": "What is a branch instrtuction?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 101,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "relative addressing",
          "label": "A"
        },
        {
          "text": "autoindexing",
          "label": "B"
        },
        {
          "text": "postindexing",
          "label": "C"
        },
        {
          "text": "preindexing",
          "label": "D"
        }
      ],
      "question": "The effective address of_______________ ISEA = A + (R)(R) (R) + 1",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 102,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "COM",
          "label": "A"
        },
        {
          "text": "CMP",
          "label": "B"
        },
        {
          "text": "IF... ELSE",
          "label": "C"
        },
        {
          "text": "TEST",
          "label": "D"
        }
      ],
      "question": "In MASM32, which OPCODE is used to compare two values?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 103,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "The control unit's primary role is to perform arithmetic and logical operations within the processor, orchestrating the manipulation of data",
          "label": "A"
        },
        {
          "text": "The control unit only manages the flow of data between the CPU and external devices and does not pli significant role in executing instructions",
          "label": "B"
        },
        {
          "text": "The control unit is solely responsible for managing the flow of instructions from secondary storage to R and does not have a role in the internal operation of the CPU",
          "label": "C"
        },
        {
          "text": "The control unit in a processor directs and coordinates the execution of instructions, interpreting and managing the flow of operations within the CPU",
          "label": "D"
        }
      ],
      "question": "What is the role of the control unit in a processor?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 104,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Address registers can be employed in calculating operand addresses, while data registers hold data.",
          "label": "A"
        },
        {
          "text": "Data registers are only used for stack-related operations",
          "label": "B"
        },
        {
          "text": "Data registers are used for indexed addressing, while address registers are used for data storage",
          "label": "C"
        },
        {
          "text": "Address registers are reserved for segmented addressing, while data registers are general-purpose",
          "label": "D"
        }
      ],
      "question": "How do data registers and address registers differ in some computer systems?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 105,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Low cost and low power consumption",
          "label": "A"
        },
        {
          "text": "Higher degree of multi-tasking",
          "label": "B"
        },
        {
          "text": "Lower error or glitches",
          "label": "C"
        },
        {
          "text": "Efficient memory management",
          "label": "D"
        }
      ],
      "question": "What is the main benefit of using ARM processors over other processors?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 106,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "It increases the instruction throughput and improves the performance",
          "label": "A"
        },
        {
          "text": "It reduces the power consumption and the heat dissipation",
          "label": "B"
        },
        {
          "text": "It simplifies the instruction set and the compiler design",
          "label": "C"
        },
        {
          "text": "All of the mentioned",
          "label": "D"
        },
        {
          "text": "None of the mentioned",
          "label": "E"
        }
      ],
      "question": "What is the benefit of using a superscalar organization over a scalar organization?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 107,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "Duplication of resources.",
          "label": "A"
        },
        {
          "text": "Out-of-order issue.",
          "label": "B"
        },
        {
          "text": "Renaming registers",
          "label": "C"
        },
        {
          "text": "All of the mentioned.",
          "label": "D"
        }
      ],
      "question": "To enhance performance in a superscalar processor, which method(s) should we apply?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 108,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "2",
          "label": "A"
        },
        {
          "text": "3",
          "label": "B"
        },
        {
          "text": "4",
          "label": "C"
        },
        {
          "text": "5",
          "label": "D"
        }
      ],
      "question": "How many common classifications of parallel systems are there as proposed by Flynn?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 109,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Moving data, storing data, processing data, controlling.",
          "label": "A"
        },
        {
          "text": "Supporting operating system, accessing hard disks, supporting network connections, supporting HDMI ports.",
          "label": "B"
        },
        {
          "text": "Reading disks, accessing network resources.",
          "label": "C"
        },
        {
          "text": "Reading data from keyboard, printing data to monitor, allowing network connections.",
          "label": "D"
        }
      ],
      "question": "Choose the most four basic functions of a computer.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 110,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Computer architecture",
          "label": "A"
        },
        {
          "text": "Computer function",
          "label": "B"
        },
        {
          "text": "Computer organization",
          "label": "C"
        },
        {
          "text": "Instruction set architecture",
          "label": "D"
        }
      ],
      "question": "____________________refers to the operational units and their interconnections that realize the architectural specifications.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 111,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "It manages the order of running instructions.",
          "label": "A"
        },
        {
          "text": "It will read and process data from main memory.",
          "label": "B"
        },
        {
          "text": "It directs the operation of the other CPU components.",
          "label": "C"
        },
        {
          "text": "It will read instructions from main memory then decoding them.",
          "label": "D"
        }
      ],
      "question": "What is the most important function of the control unit (CU)?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 112,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "Data and instructions are stored in a single read-write memory.",
          "label": "A"
        },
        {
          "text": "The contents of this memory are addressable by location, without regard to the type of data contained there.",
          "label": "B"
        },
        {
          "text": "Execution occurs in a sequential fashion (unless explicitly modified) from one instruction to the next.",
          "label": "C"
        },
        {
          "text": "Data is stored in main memory and instructions are stored in cache memory",
          "label": "D"
        }
      ],
      "question": "What is false about the von Neumann architecture?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 113,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "16 GB",
          "label": "A"
        },
        {
          "text": "16 MB",
          "label": "B"
        },
        {
          "text": "16 Gbits",
          "label": "C"
        },
        {
          "text": "16 Mbits",
          "label": "D"
        }
      ],
      "question": "What is the maximum addressable memory of a 32-bit microprocessor with 24-bit address?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 114,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Allows faster access than DRAM memory",
          "label": "A"
        },
        {
          "text": "Memory cache is outboard storage memory",
          "label": "B"
        },
        {
          "text": "Allows faster access than CPU registers",
          "label": "C"
        },
        {
          "text": "Fixed memory - Read Only Memory",
          "label": "D"
        },
        {
          "text": "Has a larger capacity than HDD",
          "label": "E"
        }
      ],
      "question": "What is the special feature of Memory Cache?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 115,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "6",
          "label": "A"
        },
        {
          "text": "7",
          "label": "B"
        },
        {
          "text": "8",
          "label": "C"
        },
        {
          "text": "9",
          "label": "D"
        }
      ],
      "question": "In the direct mapping method from 256MB main memory with 512KB cache, what is the number of bits for TAG element in the address?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 116,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "4 MegaByte",
          "label": "A"
        },
        {
          "text": "8 MegaByte",
          "label": "B"
        },
        {
          "text": "16 MegaByte",
          "label": "C"
        },
        {
          "text": "32 MegaByte",
          "label": "D"
        }
      ],
      "question": "A byte addressable microprocessor has 24 bit address. What is maximum memory capacity?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 117,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "4.",
          "label": "A"
        },
        {
          "text": "5",
          "label": "B"
        },
        {
          "text": "6",
          "label": "C"
        },
        {
          "text": "7",
          "label": "D"
        }
      ],
      "question": "In error correcting code (single ECC), how many bits are used to correct one bit in 8-bit data?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 118,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "RAID 0",
          "label": "A"
        },
        {
          "text": "RAID 1",
          "label": "B"
        },
        {
          "text": "RAID 2",
          "label": "C"
        },
        {
          "text": "RAID 3",
          "label": "D"
        }
      ],
      "question": "Which RAID 3 disks and provides fault tolerance through use of parity bit?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 119,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "A solid state drive has faster access time, lower latency, and higher reliability",
          "label": "A"
        },
        {
          "text": "A solid state drive has larger capacity, lower power consumption, and lower cost",
          "label": "B"
        },
        {
          "text": "A solid state drive has better compatibility, longer lifespan, and higher security",
          "label": "C"
        },
        {
          "text": "A solid state drive has none of the mentioned advantages over a magnetic disk",
          "label": "D"
        }
      ],
      "question": "In terms of performance, what is the main advantage of a solid state drive over a magnetic disk?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 120,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "NOT A AND NOT B",
          "label": "A"
        },
        {
          "text": "NOT A OR NOT B",
          "label": "B"
        },
        {
          "text": "NOT A AND B",
          "label": "C"
        },
        {
          "text": "A OR NOT B",
          "label": "D"
        }
      ],
      "question": "Consider the expression: NOT(A + B) = ? Apply DeMorgan's Theorem to replace at \"?\"",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 121,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Part of memory which contains the addresses of interrupt handlers",
          "label": "A"
        },
        {
          "text": "A signal an I/O device sends to CPU",
          "label": "B"
        },
        {
          "text": "A signal an I/O software sends to CPU",
          "label": "C"
        },
        {
          "text": "None of the mentioned",
          "label": "D"
        }
      ],
      "question": "What is an interrupt vector?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 122,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "It allows program access to hardware resources using high-level language libraries",
          "label": "A"
        },
        {
          "text": "It defines low-level machine instructions",
          "label": "B"
        },
        {
          "text": "It provides a standard for binary portability",
          "label": "C"
        },
        {
          "text": "It manages system resources for the operating system and machine language instructions",
          "label": "D"
        }
      ],
      "question": "What role does an Application Programming Interface (API) play in software development?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 123,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "The use of TLB eliminates the need for keeping a page table in memory",
          "label": "A"
        },
        {
          "text": "TLB only maintains a subset of the entries stored in the full memory-based page table",
          "label": "B"
        },
        {
          "text": "When there is a TLB miss the system needs to access the page table",
          "label": "C"
        },
        {
          "text": "A translation lookaside buffer (TLB) is a memory cache that stores the recent translations of virtual memory to physical memory",
          "label": "D"
        }
      ],
      "question": "Which of the following statements is incorrect about Translation Look-aside Buffer (TLB)?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 124,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "01101011",
          "label": "A"
        },
        {
          "text": "10101101",
          "label": "B"
        },
        {
          "text": "01101101",
          "label": "C"
        },
        {
          "text": "11010110",
          "label": "D"
        },
        {
          "text": "11010100",
          "label": "Ε"
        }
      ],
      "question": "What is result left rotate of 10110101 by 2 bit?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 125,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Addresses, numbers, characters, and logical data",
          "label": "A"
        },
        {
          "text": "Text, images, and audio",
          "label": "B"
        },
        {
          "text": "Variables, functions, and arrays",
          "label": "C"
        },
        {
          "text": "Instructions, control signals, and registers",
          "label": "D"
        }
      ],
      "question": "What are the most important general categories of data that machine instructions operate on?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 126,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "The intructions that are used to divide a program into multiple subprograms",
          "label": "A"
        },
        {
          "text": "The intructions that have as one of its operands the address of the next instruction to be executed",
          "label": "B"
        },
        {
          "text": "The intructions that are used to pause the program",
          "label": "C"
        },
        {
          "text": "The intructions that are used to return to the beginning of the program",
          "label": "D"
        }
      ],
      "question": "What is a branch instruction?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 127,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "x86 instructions are variable in length, while ARM instructions are fixed",
          "label": "A"
        },
        {
          "text": "x86 instructions are fixed in length, while ARM instructions are variable",
          "label": "B"
        },
        {
          "text": "Both x86 and ARM instructions are fixed in length",
          "label": "C"
        },
        {
          "text": "Both x86 and ARM instructions are variable in length",
          "label": "D"
        }
      ],
      "question": "What is the main difference between x86 and ARM instruction formats?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 128,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Reduction in memory accesses, saving time",
          "label": "A"
        },
        {
          "text": "More efficient use of space due to dynamic adaptation",
          "label": "B"
        },
        {
          "text": "Efficient handling of both local and global variables",
          "label": "C"
        },
        {
          "text": "Easier management of cache residency",
          "label": "D"
        }
      ],
      "question": "What is one of the advantages of using a register file in computer architecture?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 129,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "By using NOOP instructions inserted by the compiler or assembler",
          "label": "A"
        },
        {
          "text": "By eliminating branch instructions from the instruction stream",
          "label": "B"
        },
        {
          "text": "By executing branch instructions in a separate pipeline",
          "label": "C"
        },
        {
          "text": "By delaying all instructions until branch instructions are executed",
          "label": "D"
        }
      ],
      "question": "How does pipelining in a RISC architecture handle branch instruction?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 130,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "NUMA provides each processor with its own local memory, reducing memory access times",
          "label": "A"
        },
        {
          "text": "NUMA allows all processors to access the same memory location simultaneously",
          "label": "B"
        },
        {
          "text": "NUMA is easier to implement than UMA",
          "label": "C"
        },
        {
          "text": "NUMA provides limited memory capacity",
          "label": "D"
        }
      ],
      "question": "What is one advantage of Nonuniform Memory Access (NUMA) over Uniform Memory Access (UMA)?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 131,
      "type": "multiple",
      "points": 1,
      "correct": ["A", "D"],
      "options": [
        {
          "text": "It handles logical operations such as AND, OR, XOR, NOT.",
          "label": "A"
        },
        {
          "text": "It handles data transfer operations like MOVE, GO, JUMP.",
          "label": "B"
        },
        {
          "text": "It handles decoding operations after an instruction is fetched.",
          "label": "C"
        },
        {
          "text": "It handles bit shifting operations like multi and div operations by powers of two.",
          "label": "D"
        }
      ],
      "question": "Regarding the ALU(Arithmetic Logic Unit), besides basic arithmetic operations, what operations can it perform? (choose two correct answers)",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 132,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "1-D;2-C;3-B",
          "label": "A"
        },
        {
          "text": "1-A;2-C;3-D",
          "label": "B"
        },
        {
          "text": "1-A 2-B;3-C",
          "label": "C"
        },
        {
          "text": "1-D;2-B;3-C",
          "label": "D"
        }
      ],
      "question": "Consider some computer generations 1: the first computer generation 2: the second computer generation 3: the third computer generation And some technologies are used in computer generations A: Vacuum Tubes B: Transistors C: Integrated Circuits (IC) D: Microprocessors Select the main technology applied in each computer generation",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 133,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "ck cycle",
          "label": "A"
        },
        {
          "text": "ck speed",
          "label": "B"
        },
        {
          "text": "ck time",
          "label": "C"
        },
        {
          "text": "ck tick",
          "label": "D"
        }
      ],
      "question": "The pulse rate in the ck system is known as the______________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 134,
      "type": "single",
      "points": 1,
      "correct": ["E"],
      "options": [
        {
          "text": "6",
          "label": "A"
        },
        {
          "text": "7",
          "label": "B"
        },
        {
          "text": "8",
          "label": "C"
        },
        {
          "text": "9",
          "label": "D"
        },
        {
          "text": "10",
          "label": "E"
        }
      ],
      "question": "The instruction, which adds 1 to thevalue in a memory location, has five stages: fetch opcode (four cycles fetch operand address (three cycles), fetch operand (three cycles), add 1 to operand (three cycles), and s operand (three cycles). An interrupt sends request at beginning of fetch operand stage. How many cycles does the processor enter the interrupt processing cycle?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 135,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Sign-magnitude",
          "label": "A"
        },
        {
          "text": "2's complement",
          "label": "B"
        },
        {
          "text": "1's & 2's compliment",
          "label": "C"
        },
        {
          "text": "1's complement",
          "label": "D"
        }
      ],
      "question": "Which representation is most efficient to perform arithmetic operations on the signed integer numbers?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 136,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Extend the communication function of the computer",
          "label": "A"
        },
        {
          "text": "Connect components in the computer",
          "label": "B"
        },
        {
          "text": "Control peripherals",
          "label": "C"
        },
        {
          "text": "Transform signals in the computer",
          "label": "D"
        },
        {
          "text": "All of the mentioned",
          "label": "E"
        }
      ],
      "question": "What is the function of the bus system in the computer?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 137,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Both static and dynamic RAMs are volatile, that is, power must be continuously supplied to the memor preserve the bit values.",
          "label": "A"
        },
        {
          "text": "A dynamic memory cell is simpler and smaller than a static memory cell.",
          "label": "B"
        },
        {
          "text": "Both static and dynamic RAMs requires the supporting refresh circuitry",
          "label": "C"
        },
        {
          "text": "SRAMs are somewhat faster than DRAMS",
          "label": "D"
        }
      ],
      "question": "Which one of the following is an invalid about RAM?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 138,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "RAID 0-Disk 1 (Stripe) and Disk 2 (Stripe)",
          "label": "A"
        },
        {
          "text": "RAID 0 - Disk 1 (Mirror) and Disk 2 (Mirror)",
          "label": "B"
        },
        {
          "text": "RAID 1-Disk 1 (Stripe) and Disk 2 (Stripe)",
          "label": "C"
        },
        {
          "text": "RAID 1-Disk 1 (Mirror) and Disk 2 (Mirror)",
          "label": "D"
        }
      ],
      "question": "The speed of data delivery is your main concern when configuring a RAID drive for a Media Streaming Se This server has two hard disks installed. What type of RAID should you install, and what type of data will t stored on Disk 1 and Disk 2?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 139,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "AND",
          "label": "A"
        },
        {
          "text": "OR",
          "label": "B"
        },
        {
          "text": "NAND",
          "label": "C"
        },
        {
          "text": "NOR",
          "label": "D"
        }
      ],
      "question": "Assume that a truth table: X Y OUTPUT 1 1 1 1 0 1 0 1 1 0 0 0 Which basic operator matches the table above?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 140,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Running",
          "label": "A"
        },
        {
          "text": "Ready",
          "label": "B"
        },
        {
          "text": "NewBorn",
          "label": "C"
        },
        {
          "text": "Halted",
          "label": "D"
        }
      ],
      "question": "Which state indicates that a process is currently being executed by the processor?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 141,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "0",
          "label": "A"
        },
        {
          "text": "1",
          "label": "B"
        },
        {
          "text": "2",
          "label": "C"
        },
        {
          "text": "Undefined",
          "label": "D"
        },
        {
          "text": "#NA",
          "label": "E"
        }
      ],
      "question": "When both inputs are 0, what is the result of a NOR gate?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 142,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "OR",
          "label": "A"
        },
        {
          "text": "AND",
          "label": "B"
        },
        {
          "text": "XOR",
          "label": "C"
        },
        {
          "text": "NAND",
          "label": "D"
        }
      ],
      "question": "The operation_____________ yields true (binary value 1) if and only if both of its operands are true.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 143,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "main memory",
          "label": "A"
        },
        {
          "text": "disk",
          "label": "B"
        },
        {
          "text": "cache memory",
          "label": "C"
        },
        {
          "text": "registers",
          "label": "D"
        }
      ],
      "question": "We have a long-term queue of process requests, typically stored on________________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 144,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "They define how the operands of an instruction are specified, including immediate, register, direct, and indirect addressing modes",
          "label": "A"
        },
        {
          "text": "Addressing modes are irrelevant in computer architecture, and all instructions only operate on values stored in registers",
          "label": "B"
        },
        {
          "text": "Addressing modes are limited to only immediate and direct modes; register and indirect addressing mo are not used in modern computer systems",
          "label": "C"
        },
        {
          "text": "All instructions in computer architecture use indirect addressing modes, making it the only relevant mo for operand specification",
          "label": "D"
        }
      ],
      "question": "Which of the following statement is correct about addressing modes?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 145,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "MIPS rate = 285.7",
          "label": "A"
        },
        {
          "text": "MIPS rate = 275.7",
          "label": "B"
        },
        {
          "text": "MIPS rate = 265.7",
          "label": "C"
        },
        {
          "text": "MIPS rate = 295.7",
          "label": "D"
        }
      ],
      "question": "A benchmark program is running on a 400 MHz processor. The executed program consists of 500 instruct executions, with the following instruction mix and clock cycle count in Table below: Instruction type Instruction count Cycles per Instrucion Arithmetic 300 1 Data transfer 100 2 Control transfer 100 2 Calculate MIPS rate for this case.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 146,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Registers in a processor provide fast, temporary storage for data and instructions, facilitating efficient access during instruction execution",
          "label": "A"
        },
        {
          "text": "Registers are only used to store data temporarily during the execution of a program and do not contrib to the processing of instructions",
          "label": "B"
        },
        {
          "text": "Registers are solely responsible for storing data from the main memory and have no involvement in holding instructions or facilitating data manipulation",
          "label": "C"
        },
        {
          "text": "Registers are only necessary when the CPU is idle and have no impact on the speed or efficiency of instruction execution",
          "label": "D"
        }
      ],
      "question": "What is the role of the registers in a processor?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 147,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Instruction-level parallelism",
          "label": "A"
        },
        {
          "text": "Machine parallelism",
          "label": "B"
        },
        {
          "text": "Both instruction-level parallelism and machine parallelism",
          "label": "C"
        },
        {
          "text": "None of the mentioned",
          "label": "D"
        }
      ],
      "question": "_____________________is (are) determined by the number of instructions that can be fetched and executed at the sa time (the number of parallel pipelines) and by the speed and sophistication of the mechanisms that the processor uses to find independent instructions.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 148,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "The computer uses a program counter to indicate the location of the next statement",
          "label": "A"
        },
        {
          "text": "Computer can control all operations with a single program",
          "label": "B"
        },
        {
          "text": "Computer memory is not addressable",
          "label": "C"
        },
        {
          "text": "Each instruction must have a memory area containing the address of the next instruction",
          "label": "D"
        }
      ],
      "question": "Which of the following statements is part of the Von Newmann principle?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 149,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "MAR",
          "label": "A"
        },
        {
          "text": "MBR",
          "label": "B"
        },
        {
          "text": "IR",
          "label": "C"
        },
        {
          "text": "PC",
          "label": "D"
        }
      ],
      "question": "Which register is the memory address register?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 150,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "The memory of the IAS consists of 1000 storage locations (called words) of 32 bits each",
          "label": "A"
        },
        {
          "text": "Only data is stored in the memory",
          "label": "B"
        },
        {
          "text": "Both data and instructions are stored in the memory",
          "label": "C"
        },
        {
          "text": "Only instructions are stored in the memory",
          "label": "D"
        }
      ],
      "question": "What is true about IAS Memory Formats?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 151,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "ROM",
          "label": "A"
        },
        {
          "text": "Flash memory",
          "label": "B"
        },
        {
          "text": "Magnetic tape",
          "label": "C"
        },
        {
          "text": "HDD",
          "label": "D"
        },
        {
          "text": "Cache",
          "label": "E"
        }
      ],
      "question": "Which of the following memory devices has the lowest access speed?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 152,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "0000 1010",
          "label": "A"
        },
        {
          "text": "0000 0101",
          "label": "B"
        },
        {
          "text": "1111 0101",
          "label": "C"
        },
        {
          "text": "1111 1010",
          "label": "D"
        }
      ],
      "question": "Consider an expression: NOT (1111 1010) What is the result of this expression?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 153,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "To store frequently used data for quick access",
          "label": "A"
        },
        {
          "text": "To store the operating system",
          "label": "B"
        },
        {
          "text": "To store user files and documents",
          "label": "C"
        },
        {
          "text": "To store the CPU registers",
          "label": "D"
        }
      ],
      "question": "What is the primary purpose of cache memory in a computer system?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 154,
      "type": "multiple",
      "points": 1,
      "correct": ["A", "B", "D"],
      "options": [
        {
          "text": "Because there is a significant speed gap between the processor and the internal memory in HPC.",
          "label": "A"
        },
        {
          "text": "Because applications in HPC often require a large bandwidth to support intensive data processing",
          "label": "B"
        },
        {
          "text": "Because power consumption can be a significant operational cost in HPC environments.",
          "label": "C"
        },
        {
          "text": "Because multiple processors are often working in parallel, caches provide a way to efficiently manage required by these processors",
          "label": "D"
        }
      ],
      "question": "Why is cache design used in high-performance computing (HPC)? (Choose three correct answers)",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 155,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "0110",
          "label": "A"
        },
        {
          "text": "0111",
          "label": "B"
        },
        {
          "text": "1110",
          "label": "C"
        },
        {
          "text": "0101",
          "label": "D"
        },
        {
          "text": "None of the mentioned",
          "label": "E"
        }
      ],
      "question": "Using Hamming Code with one error corection to store an 12-bit word in memory, the stored word 111001001101 consists of 8 bits data and 4 bit bits parity check. What are the parity bits?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 156,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "200 GBytes",
          "label": "A"
        },
        {
          "text": "400 GBytes",
          "label": "B"
        },
        {
          "text": "600 GBytes",
          "label": "C"
        },
        {
          "text": "800 GBytes",
          "label": "D"
        },
        {
          "text": "None of the mentioned",
          "label": "E"
        }
      ],
      "question": "Consider a 5-drive, 200 GBytes-per-drive RAID array. What is the available data storage capacity for each the RAID levels 5?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 157,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "400 GBytes",
          "label": "A"
        },
        {
          "text": "200 GBytes",
          "label": "B"
        },
        {
          "text": "300 GBytes",
          "label": "C"
        },
        {
          "text": "500 GBytes",
          "label": "D"
        }
      ],
      "question": "Consider a 5-drive, 100 GBytes-per-drive RAID array. What is the available data storage capacity for each the RAID levels 5?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 158,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "MAR",
          "label": "A"
        },
        {
          "text": "PC",
          "label": "B"
        },
        {
          "text": "IR",
          "label": "C"
        },
        {
          "text": "RO",
          "label": "D"
        },
        {
          "text": "All of the mentioned",
          "label": "E"
        }
      ],
      "question": "Which registers can interact with the secondary storage?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 159,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "(A+B). (A + C)",
          "label": "A"
        },
        {
          "text": "(A+B).C",
          "label": "B"
        },
        {
          "text": "A.(B+C)",
          "label": "C"
        },
        {
          "text": "NOT (A.(B+C))",
          "label": "D"
        }
      ],
      "question": "Consider an expression: A + (B.C) What expression is equal to the given expression?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 160,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Instruction fetch",
          "label": "A"
        },
        {
          "text": "Instruction operation decoding",
          "label": "B"
        },
        {
          "text": "Instruction address calculation",
          "label": "C"
        },
        {
          "text": "Operand fetch",
          "label": "D"
        },
        {
          "text": "Operand address calculation",
          "label": "E"
        }
      ],
      "question": "_________________Determine the address of the next instruction to be executed. Usually, this involves ac a fixed number to the address of the previous instruction.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 161,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Multiple interrupt lines",
          "label": "A"
        },
        {
          "text": "Software poll",
          "label": "B"
        },
        {
          "text": "Daisy chain",
          "label": "C"
        },
        {
          "text": "Bus arbitration",
          "label": "D"
        }
      ],
      "question": "For interrupts, all I/O modules share a common interrupt request line. When the processor senses an interrupt, it sends out an interrupt acknowledge. This signal propagates through a series of I/O modules u gets to a requesting module. Which kind of interrupt technique is it?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 162,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Scheduling",
          "label": "A"
        },
        {
          "text": "Memory management",
          "label": "B"
        },
        {
          "text": "Virtual Memory",
          "label": "C"
        },
        {
          "text": "All of the mentioned",
          "label": "D"
        }
      ],
      "question": "The task of subdivision is carried out dynamically by the OS and is known as_________________ ?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 163,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "00010010",
          "label": "Α"
        },
        {
          "text": "10010010",
          "label": "Β"
        },
        {
          "text": "00001101",
          "label": "C"
        },
        {
          "text": "10011101",
          "label": "D"
        }
      ],
      "question": "Express an integer number +18 (using 8-bits length) in twos complement representation.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 164,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "ADD EAX, a",
          "label": "A"
        },
        {
          "text": "ADD EAX, EBX",
          "label": "B"
        },
        {
          "text": "ADD a, EAX",
          "label": "C"
        },
        {
          "text": "ADD a, b",
          "label": "D"
        }
      ],
      "question": "In MASM32, which command is incorrect?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 165,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Control and Status Registers",
          "label": "A"
        },
        {
          "text": "User-Visible Registers",
          "label": "B"
        },
        {
          "text": "General Registers",
          "label": "C"
        },
        {
          "text": "Handle Registers",
          "label": "D"
        }
      ],
      "question": "The PC, IR, MAR, MBR registers belong to which of the following groups?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 166,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Trade-offs between potential speedup and increased cost and delays",
          "label": "A"
        },
        {
          "text": "Trade-offs between software and hardware",
          "label": "B"
        },
        {
          "text": "Trade-offs between speed and efficiency",
          "label": "C"
        },
        {
          "text": "Trade-offs between branching and executing instructions with conditions",
          "label": "D"
        }
      ],
      "question": "When considering the number of pipeline stages, what trade-offs must be made in computer architecture?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 167,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Single instruction, single data (SISD)",
          "label": "A"
        },
        {
          "text": "Single instruction, multiple data (SIMD)",
          "label": "B"
        },
        {
          "text": "Multiple instruction, single data (MISD)",
          "label": "C"
        },
        {
          "text": "Multiple instruction, multiple data (MIMD)",
          "label": "D"
        }
      ],
      "question": "Which is the correct choice for the decription: \"A single machine instruction controls the simultaneous execution of a number of processing elements such as vector and array processors\"?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 168,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "True",
          "label": "A"
        },
        {
          "text": "False",
          "label": "B"
        }
      ],
      "question": "The register file employs much shorter addresses than addresses for cache and memory.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 169,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "read",
          "label": "A"
        },
        {
          "text": "test",
          "label": "B"
        },
        {
          "text": "write",
          "label": "C"
        },
        {
          "text": "control",
          "label": "D"
        }
      ],
      "question": "The_______________ command is used to activate a peripheral and tell it what to do.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 170,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "data communications",
          "label": "A"
        },
        {
          "text": "structuring",
          "label": "B"
        },
        {
          "text": "data transport",
          "label": "C"
        },
        {
          "text": "registering",
          "label": "D"
        }
      ],
      "question": "When data are moved over longer distances, to or from a remote device, the process is known as_____________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 171,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "RAM",
          "label": "A"
        },
        {
          "text": "EPROM",
          "label": "B"
        },
        {
          "text": "ROM",
          "label": "C"
        },
        {
          "text": "EEPROM",
          "label": "D"
        }
      ],
      "question": "One distinguishing characteristic of memory that is designated as ______________is that it is possible both to read data from the memory and to write new data into the memory easily and rapidly.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 172,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "multiple stream",
          "label": "A"
        },
        {
          "text": "delayed branch",
          "label": "B"
        },
        {
          "text": "branch prediction",
          "label": "C"
        },
        {
          "text": "loop buffer",
          "label": "D"
        }
      ],
      "question": "A_______________ is a small, very-high-speed memory maintained by the instruction fetch stage of the pipeline and containing the n most recently fetched instructions in sequence.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 173,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Organizational",
          "label": "A"
        },
        {
          "text": "Memory",
          "label": "B"
        },
        {
          "text": "Architectural",
          "label": "C"
        },
        {
          "text": "Interface",
          "label": "D"
        }
      ],
      "question": "_____________attributes include hardware details transparent to the programmer.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 174,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Input",
          "label": "A"
        },
        {
          "text": "Serial",
          "label": "B"
        },
        {
          "text": "Parallel",
          "label": "C"
        },
        {
          "text": "Bus",
          "label": "D"
        },
        {
          "text": "Output",
          "label": "E"
        }
      ],
      "question": "What interface is used to connect the processor to I/O devices that require transmission of data one bit at a time?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 175,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "system bus",
          "label": "A"
        },
        {
          "text": "address bus",
          "label": "B"
        },
        {
          "text": "control bus",
          "label": "C"
        },
        {
          "text": "data bus",
          "label": "D"
        }
      ],
      "question": "The data lines provide a path for moving data among system modules and are collectively called the_____________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 176,
      "type": "single",
      "points": 1,
      "correct": ["E"],
      "options": [
        {
          "text": "Associative-Map techniques",
          "label": "A"
        },
        {
          "text": "Main Memory techniques",
          "label": "B"
        },
        {
          "text": "Cache Memory techniques",
          "label": "C"
        },
        {
          "text": "Paging techniques",
          "label": "D"
        },
        {
          "text": "Virtual Memory techniques",
          "label": "E"
        }
      ],
      "question": "Techniques that automatically move program and data blocks into the physical main memory when they are required for execution are called___________________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 177,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Window",
          "label": "A"
        },
        {
          "text": "Load-and-store",
          "label": "B"
        },
        {
          "text": "Complex",
          "label": "C"
        },
        {
          "text": "Branch",
          "label": "D"
        }
      ],
      "question": "_______________instructions are used to position quantities in registers temporarily for computational operations.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 178,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Swapping",
          "label": "A"
        },
        {
          "text": "Paging",
          "label": "B"
        },
        {
          "text": "Thrashing",
          "label": "C"
        },
        {
          "text": "Multitasking",
          "label": "D"
        }
      ],
      "question": "_________________is when the processor spends most of its time swapping pages rather than executing instructions.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 179,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Programmed 1/0",
          "label": "A"
        },
        {
          "text": "DMA",
          "label": "B"
        },
        {
          "text": "Interrupts",
          "label": "C"
        },
        {
          "text": "Memory mapped 1/0",
          "label": "D"
        },
        {
          "text": "All of the choie",
          "label": "E"
        }
      ],
      "question": "Cycle stealing is/are used in which concept?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 180,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "constant angular velocity",
          "label": "A"
        },
        {
          "text": "transfer time",
          "label": "B"
        },
        {
          "text": "access time",
          "label": "C"
        },
        {
          "text": "gap time",
          "label": "D"
        }
      ],
      "question": "The sum of the seek time and the rotational delay equals the_____________which is the time it takes to get into position to read or write.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 181,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "interfaces",
          "label": "A"
        },
        {
          "text": "1/0 mechanisms",
          "label": "B"
        },
        {
          "text": "control signals",
          "label": "C"
        },
        {
          "text": "memory technology used",
          "label": "D"
        }
      ],
      "question": "Architectural attributes include______________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 182,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "False",
          "label": "A"
        },
        {
          "text": "True",
          "label": "B"
        }
      ],
      "question": "A number of chips can be grouped together to form a memory bank.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 183,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "35",
          "label": "A"
        },
        {
          "text": "60",
          "label": "B"
        },
        {
          "text": "34",
          "label": "C"
        },
        {
          "text": "39",
          "label": "D"
        },
        {
          "text": "345",
          "label": "E"
        }
      ],
      "question": "Assume a stack-oriented processor that includes the stack operations PUSH and POP. Arithmetic operations automatically involve the top one or two stack elements. Begin with an empty stack. What stack elements remain after the following instructions are executed? PUSH 3; PUSH 4; ADD, PUSH 5; MUL.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 184,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "True",
          "label": "A"
        },
        {
          "text": "False",
          "label": "B"
        }
      ],
      "question": "Register indirect addressing uses the same number of memory references as indirect addressing.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 185,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "ALU",
          "label": "A"
        },
        {
          "text": "B Register",
          "label": "B"
        },
        {
          "text": "system bus",
          "label": "C"
        },
        {
          "text": "CPU interconnection",
          "label": "D"
        }
      ],
      "question": "The_____________ performs the computer's data processing functions.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 186,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "MBR",
          "label": "A"
        },
        {
          "text": "IR",
          "label": "B"
        },
        {
          "text": "C PC",
          "label": "C"
        },
        {
          "text": "MAR",
          "label": "D"
        }
      ],
      "question": "The _______________contains a word of data to be written to memory or the word most recently read.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 187,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Memory access time",
          "label": "A"
        },
        {
          "text": "Secondary storage capacity",
          "label": "B"
        },
        {
          "text": "Memory capacity",
          "label": "C"
        },
        {
          "text": "Secondary storage access time",
          "label": "D"
        }
      ],
      "question": "Cache memory enhances",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 188,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "asynchronous",
          "label": "A"
        },
        {
          "text": "synchronous",
          "label": "B"
        },
        {
          "text": "both asynchronous and synchronous",
          "label": "C"
        },
        {
          "text": "neither asynchronous or synchronous",
          "label": "D"
        }
      ],
      "question": "Counters can be designated as_______________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 189,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "False",
          "label": "A"
        },
        {
          "text": "True",
          "label": "B"
        }
      ],
      "question": "One of the major problems in designing an instruction pipeline is assuring a steady flow of instructions to the initial stages of the pipeline.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 190,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "1/0 command",
          "label": "A"
        },
        {
          "text": "1/0 channel",
          "label": "B"
        },
        {
          "text": "device controller",
          "label": "C"
        },
        {
          "text": "1/0 controller",
          "label": "D"
        }
      ],
      "question": "An I/O module that takes on most of the detailed processing burden, presenting a high-level interface to the processor, is usually referred to as an_____________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 191,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "direct addressing",
          "label": "A"
        },
        {
          "text": "immediate addressing",
          "label": "B"
        },
        {
          "text": "stack addressing",
          "label": "C"
        },
        {
          "text": "register addressing",
          "label": "D"
        }
      ],
      "question": "The advantage of_____________is that no memory reference other than the instruction fetch is required to obtain the operand.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 192,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "It Increases the disk storage capacity and availability",
          "label": "A"
        },
        {
          "text": "It increases the disk storage capacity",
          "label": "B"
        },
        {
          "text": "It increases manentina",
          "label": "C"
        }
      ],
      "question": "What is the purpose of RAID system?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 193,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "False",
          "label": "A"
        },
        {
          "text": "True",
          "label": "B"
        }
      ],
      "question": "An error-correcting code enhances the reliability of the memory at the cost of added complexity.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 194,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Direct mapping",
          "label": "A"
        },
        {
          "text": "Associative mapping",
          "label": "B"
        },
        {
          "text": "Set associative mapping",
          "label": "C"
        },
        {
          "text": "None of the above",
          "label": "D"
        }
      ],
      "question": "______________is the simplest mapping technique and maps each block of main memory into only one possible cache line.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 195,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "latency",
          "label": "A"
        },
        {
          "text": "memory cycle time",
          "label": "B"
        },
        {
          "text": "transfer rate",
          "label": "C"
        },
        {
          "text": "direct access",
          "label": "D"
        }
      ],
      "question": "The_____________ consists of the access time plus any additional time required before a second access can commence.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 196,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "superpipelined",
          "label": "A"
        },
        {
          "text": "hybrid",
          "label": "B"
        },
        {
          "text": "superscalar",
          "label": "C"
        },
        {
          "text": "parallel",
          "label": "D"
        }
      ],
      "question": "A_________________architecture is one that makes use of more, and more fine-grained pipeline stages.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 197,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "fetch operands",
          "label": "A"
        },
        {
          "text": "calculate operands",
          "label": "B"
        },
        {
          "text": "decode instruction",
          "label": "C"
        },
        {
          "text": "execute instruction",
          "label": "D"
        }
      ],
      "question": "The_______________ determines the opcode and the operand specifiers.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 198,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "False",
          "label": "A"
        },
        {
          "text": "True",
          "label": "B"
        }
      ],
      "question": "An interrupt is generated from software and it is provoked by the execution of an instruction.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 199,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "True",
          "label": "A"
        },
        {
          "text": "False",
          "label": "B"
        }
      ],
      "question": "With direct addressing, the length of the address field is usually less than the word length, thus limiting the address range.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 200,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "Control units",
          "label": "A"
        },
        {
          "text": "ALUS",
          "label": "B"
        },
        {
          "text": "Main memory",
          "label": "C"
        },
        {
          "text": "Registers",
          "label": "D"
        }
      ],
      "question": "_____________provide storage internal to the CPU.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 201,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "False",
          "label": "A"
        },
        {
          "text": "True",
          "label": "B"
        }
      ],
      "question": "The SSDs now on the market use a type of semiconductor memory referred to as flash memory.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 202,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "True",
          "label": "A"
        },
        {
          "text": "False",
          "label": "B"
        }
      ],
      "question": "The most important system program is the OS.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 203,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "medium-term",
          "label": "A"
        },
        {
          "text": "1/0",
          "label": "B"
        },
        {
          "text": "short-term",
          "label": "C"
        },
        {
          "text": "long-term",
          "label": "D"
        }
      ],
      "question": "The_____________ scheduler is also known as the dispatcher.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 204,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Address bus",
          "label": "A"
        },
        {
          "text": "Control bus",
          "label": "B"
        },
        {
          "text": "Control bus, Data bus and Address bus",
          "label": "C"
        },
        {
          "text": "Both Control bus",
          "label": "D"
        }
      ],
      "question": "The System bus is made up of_____________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 205,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "MBR (Memory Buffer Register)",
          "label": "A"
        },
        {
          "text": "IR (Instruction Register)",
          "label": "B"
        },
        {
          "text": "MAR (Memory address register)",
          "label": "C"
        },
        {
          "text": "AC (Accumulator)",
          "label": "D"
        }
      ],
      "question": "Which one of the following CPU registers holds the address of the storage location being accessed?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 206,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "False",
          "label": "A"
        },
        {
          "text": "True",
          "label": "B"
        }
      ],
      "question": "In a volatile memory, information decays naturally or is lost when electrical power is switched off.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 207,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "True",
          "label": "A"
        },
        {
          "text": "False",
          "label": "B"
        }
      ],
      "question": "Microprogramming eases the task of designing and implementing the control unit and provides support for the family concept.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 208,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "cycle fetch",
          "label": "A"
        },
        {
          "text": "clock cycle",
          "label": "B"
        },
        {
          "text": "instruction cycle",
          "label": "C"
        },
        {
          "text": "execute cycle",
          "label": "D"
        }
      ],
      "question": "During the ______________the opcode of the next instruction is loaded into the IR and the address portion is loaded into the MAR.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 209,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "system lines",
          "label": "A"
        },
        {
          "text": "address lines",
          "label": "B"
        },
        {
          "text": "control lines",
          "label": "C"
        },
        {
          "text": "data lines",
          "label": "D"
        }
      ],
      "question": "The ____________are used to designate the source or destination of the data on the data bus.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 210,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "False",
          "label": "A"
        },
        {
          "text": "True",
          "label": "B"
        }
      ],
      "question": "A wafer is made of silicon and is broken up into chips which consists of many gates and/or memory cells plus a number of input and output attachment points.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 211,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "flash memory",
          "label": "A"
        },
        {
          "text": "ROM",
          "label": "B"
        },
        {
          "text": "RAM",
          "label": "C"
        },
        {
          "text": "D SRAM",
          "label": "D"
        }
      ],
      "question": "A _______________contains a permanent pattern of data that cannot be changed, is nonvolatile, and cannot have new data written into it.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 212,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "job control language",
          "label": "A"
        },
        {
          "text": "nucleus",
          "label": "B"
        },
        {
          "text": "batch system",
          "label": "C"
        },
        {
          "text": "operating system",
          "label": "D"
        }
      ],
      "question": "The_______________ is a program that controls the execution of application programs and acts as an interface between applications and the computer hardware.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 213,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Constant linear velocity (CLV)",
          "label": "A"
        },
        {
          "text": "Constant angular velocity (CAV)",
          "label": "B"
        },
        {
          "text": "Seek time",
          "label": "C"
        },
        {
          "text": "Magnetoresistive",
          "label": "D"
        }
      ],
      "question": "____________is when the disk rotates more slowly for accesses near the outer edge than for those near the center.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 214,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "vacuum tubes",
          "label": "A"
        },
        {
          "text": "transistors",
          "label": "B"
        },
        {
          "text": "integrated circuits",
          "label": "C"
        },
        {
          "text": "IAS",
          "label": "D"
        }
      ],
      "question": "The ENIAC used___________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 215,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Address of the next instruction",
          "label": "A"
        },
        {
          "text": "Instruction which IS currently executed",
          "label": "B"
        },
        {
          "text": "Address of the current instruction",
          "label": "C"
        }
      ],
      "question": "Instruction register stores____________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 216,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "True",
          "label": "A"
        },
        {
          "text": "False",
          "label": "B"
        }
      ],
      "question": "Typically an instruction set will include both preindexing and postindexing.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 217,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "SUB",
          "label": "A"
        },
        {
          "text": "NOOP",
          "label": "B"
        },
        {
          "text": "JUMP",
          "label": "C"
        },
        {
          "text": "all of the above",
          "label": "D"
        }
      ],
      "question": "A______________ instruction can be used to account for data and branch delays.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 218,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "True",
          "label": "A"
        },
        {
          "text": "False",
          "label": "B"
        }
      ],
      "question": "The predict-never-taken approach is the most popular of all the branch prediction methods.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 219,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "DVD",
          "label": "A"
        },
        {
          "text": "DVD-R",
          "label": "B"
        },
        {
          "text": "DVD-RW",
          "label": "C"
        },
        {
          "text": "Blu-ray DVD",
          "label": "D"
        }
      ],
      "question": "A______________is a high-definition video disk that can store 25 Gbytes on a single layer on a single side.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 220,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "True",
          "label": "A"
        },
        {
          "text": "False",
          "label": "B"
        }
      ],
      "question": "Computers are classified into generations based on the fundamental hardware technology employed.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 221,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "sequential access",
          "label": "A"
        },
        {
          "text": "direct access",
          "label": "B"
        },
        {
          "text": "random access",
          "label": "C"
        },
        {
          "text": "associative",
          "label": "D"
        }
      ],
      "question": "\"Memory is organized into records and access must be made in a specific linear sequence\" is a descriptio________________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 222,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "True",
          "label": "A"
        },
        {
          "text": "False",
          "label": "B"
        }
      ],
      "question": "Because all devices on a synchronous bus are tied to a fixed clock rate, the system cannot take advantage advances in device performance.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 223,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "True",
          "label": "A"
        },
        {
          "text": "False",
          "label": "B"
        }
      ],
      "question": "Computer organization refers to attributes of a system visible to the programmer.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 224,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "IR",
          "label": "A"
        },
        {
          "text": "PC",
          "label": "B"
        },
        {
          "text": "MAR",
          "label": "C"
        },
        {
          "text": "MBR",
          "label": "D"
        }
      ],
      "question": "The__________________ holds the address of the next instruction to be fetched.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 225,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "True",
          "label": "A"
        },
        {
          "text": "False",
          "label": "B"
        }
      ],
      "question": "A characteristic of ROM is that it is volatile.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 226,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Binary form",
          "label": "A"
        },
        {
          "text": "ASCII code form",
          "label": "B"
        },
        {
          "text": "Decimal form",
          "label": "C"
        },
        {
          "text": "Alpha numeric",
          "label": "D"
        },
        {
          "text": "Numeric form",
          "label": "E"
        }
      ],
      "question": "What kind of Information is stored inside the computer?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 227,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "True",
          "label": "A"
        },
        {
          "text": "False",
          "label": "B"
        }
      ],
      "question": "A control hazard occurs when two or more instructions that are already in the pipeline need the same resource.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 228,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "access time",
          "label": "A"
        },
        {
          "text": "unit of transfer",
          "label": "B"
        },
        {
          "text": "capacity",
          "label": "C"
        },
        {
          "text": "memory ratio",
          "label": "D"
        }
      ],
      "question": "For internal memory, the ___________________ is equal to the number of electrical lines into and out of the memory module.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 229,
      "type": "single",
      "points": 1,
      "correct": ["E"],
      "options": [
        {
          "text": "Sub-routine",
          "label": "A"
        },
        {
          "text": "Interrupt acknowledge",
          "label": "B"
        },
        {
          "text": "Vectored interrupt",
          "label": "C"
        },
        {
          "text": "Serial interrupt",
          "label": "D"
        },
        {
          "text": "Interrupt Service",
          "label": "E"
        }
      ],
      "question": "The routine executed in response to an interrupt request is called_________________ routine.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 230,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "General purpose", "label": "A" },
        { "text": "Data", "label": "B" },
        { "text": "Address", "label": "C" },
        { "text": "Condition code", "label": "D" }
      ],
      "question": "_________________registers may be used only to hold data and cannot be employed in the calculation of an operand address.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 231,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "cache", "label": "A" },
        { "text": "hit", "label": "B" },
        { "text": "tag", "label": "C" },
        { "text": "locality", "label": "D" }
      ],
      "question": "A line includes a_________________ that identifies which particular block is currently being stored.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 232,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "The disadvantage of immediate addressing is that the size of the number is restricted to the size of the address field.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 233,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "The allocation of control information between registers and memory are not considered to be a key design issue.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 234,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "AC", "label": "A" },
        { "text": "PC", "label": "B" },
        { "text": "IR", "label": "C" },
        { "text": "MBR", "label": "D" },
        { "text": "MQ", "label": "E" }
      ],
      "question": "The register that keeps the address of next instruction to be executed is________________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 235,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "sectors", "label": "A" },
        { "text": "gaps", "label": "B" },
        { "text": "pits", "label": "C" },
        { "text": "heads", "label": "D" }
      ],
      "question": "Adjacent tracks are separated by_________________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 236,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "Uniprogramming is the central theme of modern operating systems.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 237,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "Constant angular velocity (CAV)", "label": "A" },
        { "text": "Magnetoresistive", "label": "B" },
        { "text": "Constant linear velocity (CLV)", "label": "C" },
        { "text": "Seek time", "label": "D" }
      ],
      "question": "____________________is when the disk rotates more slowly for accesses near the outer edge than for those near the center.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 238,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "The major cost in the life cycle of a system is hardware.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 239,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "It increases the processor speed", "label": "A" },
        { "text": "It increases the disk storage capacity", "label": "B" },
        {
          "text": "It increases the disk storage capacity and availability",
          "label": "C"
        },
        { "text": "It increases operating system efficiency", "label": "D" },
        { "text": "It decreases operating system efficiency", "label": "E" }
      ],
      "question": "What is the purpose of RAID system?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 240,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "system interconnection", "label": "A" },
        { "text": "CPU interconnection", "label": "B" },
        { "text": "peripheral", "label": "C" },
        { "text": "processor", "label": "D" }
      ],
      "question": "A _________________is a mechanism that provides for communication among CPU, main memory, and I/O.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 241,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "OR", "label": "A" },
        { "text": "NOT", "label": "B" },
        { "text": "NAND", "label": "C" },
        { "text": "XOR", "label": "D" }
      ],
      "question": "The unary operation_________________ inverts the value of its operand.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 242,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "integrated circuit", "label": "A" },
        { "text": "vacuum tube", "label": "B" },
        { "text": "transistor", "label": "C" },
        { "text": "VLSI", "label": "D" }
      ],
      "question": "The________________ defines the third generation of computers.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 243,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "ROM", "label": "A" },
        { "text": "SRAM", "label": "B" },
        { "text": "DRAM", "label": "C" },
        { "text": "RAM", "label": "D" }
      ],
      "question": "In a____________________binary values are stored using traditional flip-flop logic-gate configurations.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 244,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "The basic element of a semiconductor memory is the memory cell.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 245,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        { "text": "logical address", "label": "A" },
        { "text": "partition address", "label": "B" },
        { "text": "base address", "label": "C" },
        { "text": "physical address", "label": "D" }
      ],
      "question": "A____________________ is an actual location in main memory.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 246,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "direct", "label": "A" },
        { "text": "indirect", "label": "B" },
        { "text": "register", "label": "C" },
        { "text": "displacement", "label": "D" }
      ],
      "question": "The advantages of__________________ addressing are that only a small address field is needed in the instruction ar no time-consuming memory references are required.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 247,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "Both batch multiprogramming and time sharing use multiprogramming.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 248,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "The method of using the same lines for multiple purposes is known as time multiplexing.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 249,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "flash memory", "label": "A" },
        { "text": "SDRAM", "label": "B" },
        { "text": "DRAM", "label": "C" },
        { "text": "EEPROM", "label": "D" }
      ],
      "question": "With_______________ the microchip is organized so that a section of memory cells are erased in a single action.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 250,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "Stack addressing", "label": "A" },
        { "text": "Displacement addressing", "label": "B" },
        { "text": "Direct addressing", "label": "C" },
        { "text": "Register addressing", "label": "D" }
      ],
      "question": "_______________has the advantage of flexibility, but the disadvantage of complexity.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 251,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "Register addressing is similar to direct addressing with the only difference being that the address field refers a register rather than a main memory address.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 252,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "Mapping function", "label": "A" },
        { "text": "Replacement algorithm", "label": "B" },
        { "text": "Hit rate", "label": "C" },
        { "text": "Miss penalty", "label": "D" },
        { "text": "Segment function", "label": "E" }
      ],
      "question": "The correspondence between the main memory blocks and those in the cache is specified by",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 253,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "parallel", "label": "A" },
        { "text": "superpipelined", "label": "B" },
        { "text": "superscalar", "label": "C" },
        { "text": "hybrid لك", "label": "D" }
      ],
      "question": "A________________ architecture is one that makes use of more, and more fine-grained pipeline stages.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 254,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "Address of the current instruction", "label": "A" },
        { "text": "Address of the next instruction", "label": "B" },
        { "text": "Instruction which is currently executed", "label": "C" },
        { "text": "Data of the current instruction", "label": "D" }
      ],
      "question": "Instruction register stores,_______________________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 255,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "write character from standard input, entry is stored in AL.",
          "label": "A"
        },
        {
          "text": "read character from standard input, with echo, result is stored in AL.",
          "label": "B"
        },
        {
          "text": "write character from standard input, entry is stored in AH.",
          "label": "C"
        },
        {
          "text": "read character from standard input, with echo, result is stored in AH.",
          "label": "D"
        }
      ],
      "question": "INT 21h/AH=1 is_____________________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 256,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "MIPS", "label": "A" },
        { "text": "Condition codes", "label": "B" },
        { "text": "Stacks", "label": "C" },
        { "text": "PSWs", "label": "D" }
      ],
      "question": "_____________________are bits set by the processor hardware as the result of operations.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 257,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "Initialization Ratio", "label": "A" },
        { "text": "Address Ratio", "label": "B" },
        { "text": "Hit Ratio", "label": "C" },
        { "text": "Instruction Ratio", "label": "D" },
        { "text": "Miss Ratio", "label": "E" }
      ],
      "question": "The performance of the cache memory is measured in terms of a quantity called____________________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 258,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "The end user is concerned mainly with the computer's architecture.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 259,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "The memory transfer rate has not kept up with increases in processor speed.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 260,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "memory buffer register", "label": "A" },
        { "text": "instruction buffer register", "label": "B" },
        { "text": "instruction register", "label": "C" },
        { "text": "memory address register", "label": "D" }
      ],
      "question": "The________________ contains the 8-bit opcode instruction being executed.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 261,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        { "text": "Control bus", "label": "A" },
        { "text": "Address bus", "label": "B" },
        { "text": "Both Control bus and Address bus", "label": "C" },
        { "text": "Control bus, Data bus and Address bus", "label": "D" },
        { "text": "Data bus", "label": "E" }
      ],
      "question": "The System bus is made up of__________________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 262,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "keyboard/monitor", "label": "A" },
        { "text": "mouse/printer", "label": "B" },
        { "text": "modem/printer", "label": "C" },
        { "text": "monitor/printer", "label": "D" }
      ],
      "question": "The most common means of computer/user interaction is a_______________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 263,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "resource", "label": "A" },
        { "text": "data", "label": "B" },
        { "text": "structural", "label": "C" },
        { "text": "control", "label": "D" }
      ],
      "question": "A_____________________ hazard occurs when there is a conflict in the access of an operand location.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 264,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "The two traditional forms of RAM used in computers are DRAM and SRAM.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 265,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "With a batch operating system the user does not have direct access to the processor.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 266,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "software", "label": "A" },
        { "text": "memory", "label": "B" },
        { "text": "an interconnect", "label": "C" },
        { "text": "a register", "label": "D" }
      ],
      "question": "A sequence of codes or instructions is called____________________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 267,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        { "text": "16 bits", "label": "A" },
        { "text": "12 bits", "label": "B" },
        { "text": "8 bits", "label": "C" },
        { "text": "18 bits", "label": "D" },
        { "text": "10 bits", "label": "E" }
      ],
      "question": "A computer has memory of 256k words, how many bits are required to specify the address part?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 268,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "It is possible to improve pipeline performance by automatically rearranging instructions within a program that branch instructions occur later than actually desired.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 269,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "Semiconductor memory comes in packaged chips.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 270,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "execute", "label": "A" },
        { "text": "indirect", "label": "B" },
        { "text": "fetch", "label": "C" },
        { "text": "interrupt", "label": "D" }
      ],
      "question": "The ________________ cycle occurs at the beginning of each instruction cycle and causes an instruction to be fo from memory.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 271,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "RAID level 0 is not a true member of the RAID family because it does not include redundancy to improve performance.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 272,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "multicore", "label": "A" },
        { "text": "GPU", "label": "B" },
        { "text": "data channels", "label": "C" },
        { "text": "MPC", "label": "D" }
      ],
      "question": "The use of multiple processors on the same chip is referred to as__________________ and provides the potentia increase performance without increasing the clock rate.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 273,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "RAID", "label": "A" },
        { "text": "CAV", "label": "B" },
        { "text": "CLV", "label": "C" },
        { "text": "SSD", "label": "D" }
      ],
      "question": "_______________is the standardized scheme for multiple-disk database design.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 274,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        { "text": "number of operands", "label": "A" },
        { "text": "number of register sets", "label": "B" },
        { "text": "address range", "label": "C" },
        { "text": "all of the above", "label": "D" }
      ],
      "question": "Which of the following interrelated factors go into determining the use of the addressing bits?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 275,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "Condition codes facilitate multiway branches.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 276,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "Scheduling and memory management are the two OS functions that are most relevant to the study of computer organization and architecture.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 277,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "Processors", "label": "A" },
        { "text": "PSWs", "label": "B" },
        { "text": "Registers", "label": "C" },
        { "text": "Control units", "label": "D" }
      ],
      "question": "_______________are a set of storage locations.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 278,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "Program execution consists of repeating the process of instruction fetch and instruction execution.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 279,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "The number of bits used to represent various data types is an example of an architectural attribute.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 280,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        { "text": "floppy disk", "label": "A" },
        { "text": "single-sided disk", "label": "B" },
        { "text": "sector", "label": "C" },
        { "text": "cylinder", "label": "D" }
      ],
      "question": "The set of all the tracks in the same relative position on the platter is referred to as a_______________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 281,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "nonremovable", "label": "A" },
        { "text": "movable-head", "label": "B" },
        { "text": "double sided", "label": "C" },
        { "text": "removable", "label": "D" }
      ],
      "question": "A_______________disk is permanently mounted in the disk drive, such as the hard disk in a personal compu",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 282,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "first", "label": "A" },
        { "text": "second", "label": "B" },
        { "text": "third", "label": "C" },
        { "text": "fourth", "label": "D" }
      ],
      "question": "The ENIAC is an example of a __________________generation computer.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 283,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "The method of calculating the EA is the same for both base-register addressing and indexing.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 284,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "cycle", "label": "A" },
        { "text": "status reporting", "label": "B" },
        { "text": "control and timing", "label": "C" },
        { "text": "data", "label": "D" }
      ],
      "question": "The I/O function includes a _________________ requirement to coordinate the flow of traffic between internal resc and external devices.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 285,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "relative addressing", "label": "A" },
        { "text": "autoindexing", "label": "B" },
        { "text": "postindexing", "label": "C" },
        { "text": "preindexing", "label": "D" }
      ],
      "question": "Indexing performed after the indirection is_____________________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 286,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        { "text": "ABI", "label": "A" },
        { "text": "API", "label": "B" },
        { "text": "HLL", "label": "C" },
        { "text": "ISA", "label": "D" }
      ],
      "question": "The____________________ defines the repertoire of machine language instructions that a computer can follow.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 287,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "Almost all RISC instructions use simple register addressing.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 288,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "The register file is on the same chip as the ALU and control unit.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 289,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        { "text": "NOT", "label": "A" },
        { "text": "AND", "label": "B" },
        { "text": "NAND", "label": "C" },
        { "text": "OR", "label": "D" }
      ],
      "question": "The operation_______________yields true if either or both of its operands are true.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 290,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "system bus", "label": "A" },
        { "text": "I/O", "label": "B" },
        { "text": "main memory", "label": "C" },
        { "text": "control unit", "label": "D" }
      ],
      "question": "The___________________ stores data.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 291,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "register", "label": "A" },
        { "text": "system bus", "label": "B" },
        { "text": "data transport", "label": "C" },
        { "text": "control device", "label": "D" }
      ],
      "question": "A common example of system interconnection is by means of a_________________",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 292,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "Multiplexers", "label": "A" },
        { "text": "Program counters", "label": "B" },
        { "text": "Flip-flops", "label": "C" },
        { "text": "Gates", "label": "D" }
      ],
      "question": "__________________are used in digital circuits to control signal and data routing.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 293,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "It is common for programs, both system and application, to continue to exhibit new bugs after years operation.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 294,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "Swapping is an I/O operation.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 295,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "Programmed I/O", "label": "A" },
        { "text": "DMA", "label": "B" },
        { "text": "Interrupts", "label": "C" },
        { "text": "Memory mapped I/O", "label": "D" },
        { "text": "All of the above", "label": "E" }
      ],
      "question": "Cycle stealing is/are used in which concept?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 296,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "I/O interrupt", "label": "A" },
        { "text": "hardware failure interrupt", "label": "B" },
        { "text": "timer interrupt", "label": "C" },
        { "text": "program interrupt", "label": "D" }
      ],
      "question": "A(n)____________________is generated by a failure such as power failure or memory parity error.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 297,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "Cache is not a form of internal memory.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 298,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "long-term", "label": "A" },
        { "text": "medium-term", "label": "B" },
        { "text": "short-term", "label": "C" },
        { "text": "I/O", "label": "D" }
      ],
      "question": "The_______________scheduler determines which programs are admitted to the system for processing.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 299,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        { "text": "ALU", "label": "A" },
        { "text": "The Control unit", "label": "B" },
        { "text": "The Registers", "label": "C" },
        { "text": "System bus", "label": "D" }
      ],
      "question": "Which of the following is/are NOT part(s) of the CPU?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 300,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "The OS must determine how much processor time is to be devoted to the execution of a particular program.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 301,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "architectural", "label": "A" },
        { "text": "memory", "label": "B" },
        { "text": "elementary", "label": "C" },
        { "text": "organizational", "label": "D" }
      ],
      "question": "It is a(n)___________design issue whether a computer will have a multiply instruction.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 302,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "Opcode", "label": "A" },
        { "text": "Orthogonality", "label": "B" },
        { "text": "Completeness", "label": "C" },
        { "text": "Autoindexing", "label": "D" }
      ],
      "question": "________________is a principle by which two variables are independent of each other.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 303,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "The value of the mode field determines which addressing mode is to be used.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 304,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "multiple sided", "label": "A" },
        { "text": "substrate", "label": "B" },
        { "text": "double sided", "label": "C" },
        { "text": "all of the above", "label": "D" }
      ],
      "question": "When the magnetizable coating is applied to both sides of the platter the disk is then referred to as",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 305,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "batch", "label": "A" },
        { "text": "uniprogramming", "label": "B" },
        { "text": "kernel", "label": "C" },
        { "text": "privileged instruction", "label": "D" }
      ],
      "question": "A______________system works only one program at a time.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 306,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        { "text": "control", "label": "A" },
        { "text": "test", "label": "B" },
        { "text": "read", "label": "C" },
        { "text": "write", "label": "D" }
      ],
      "question": "The______________ command causes the I/O module to take an item of data from the data bus and sul transmit that data item to the peripheral.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 307,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        { "text": "displacement", "label": "A" },
        { "text": "register", "label": "B" },
        { "text": "stack", "label": "C" },
        { "text": "direct", "label": "D" }
      ],
      "question": "The principal advantage of _________________addressing is that it is a very simple form of addressing.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 308,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "Interrupt processing allows an application program to be suspended in order that a variety of interri conditions can be serviced and later resumed.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 309,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "With isolated I/O there is a single address space for memory locations and I/O devices.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 310,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "The control unit (CU) does the actual computation or processing of data.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 311,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "SSD", "label": "A" },
        { "text": "CAV", "label": "B" },
        { "text": "ROM", "label": "C" },
        { "text": "CLV", "label": "D" }
      ],
      "question": "The disadvantage of__________________ is that the amount of data that can be stored on the long outer tra the same as what can be stored on the short inner tracks.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 312,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "A vacuum tube is a solid-state device made from silicon.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 313,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "Interrupts do not improve processing efficiency.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 314,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "MAR", "label": "A" },
        { "text": "PC", "label": "B" },
        { "text": "MBR", "label": "C" },
        { "text": "IR", "label": "D" }
      ],
      "question": "The_____________is connected to the data lines of the system bus.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 315,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        { "text": "Operations", "label": "A" },
        { "text": "Addressing method", "label": "B" },
        { "text": "Stack data values", "label": "C" },
        { "text": "Address of top item", "label": "D" },
        { "text": "Address of next instruction", "label": "E" }
      ],
      "question": "What is stored in the Stack Pointer?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 316,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "The processor needs to store instructions and data temporarily while an instruction is being execut",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 317,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "direct", "label": "A" },
        { "text": "indirect", "label": "B" },
        { "text": "register", "label": "C" },
        { "text": "displacement", "label": "D" }
      ],
      "question": "The advantages of________________addressing are that only a small address field is needed in the instn no time-consuming memory references are required.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 318,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "Location", "label": "A" },
        { "text": "Access", "label": "B" },
        { "text": "Hierarchy", "label": "C" },
        { "text": "Tag", "label": "D" }
      ],
      "question": "__________________________refers to whether memory is internal or external to the computer.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 319,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "All DRAMs require a refresh operation.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 320,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        { "text": "64", "label": "A" },
        { "text": "128", "label": "B" },
        { "text": "256", "label": "C" },
        { "text": "512", "label": "D" }
      ],
      "question": "In most contemporary systems fixed-length sectors are used, with__________________ bytes being the near sector size.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 321,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        { "text": "architectural", "label": "A" },
        { "text": "memory", "label": "B" },
        { "text": "mechanical", "label": "C" },
        { "text": "organizational", "label": "D" }
      ],
      "question": "It is a(n) ___________________issue whether the multiply instruction will be implemented by a special multiply mechanism that makes repeated use of the add unit of the system.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 322,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "Changes in technology not only influence organization but also result in the introduction of more po more complex architectures.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 323,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "With demand paging it is necessary to load an entire process into main memory.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 324,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        { "text": "register", "label": "A" },
        { "text": "relative", "label": "B" },
        { "text": "base", "label": "C" },
        { "text": "immediate", "label": "D" }
      ],
      "question": "The only form of addressing for branch instructions is_________________ addressing.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 325,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "gate", "label": "A" },
        { "text": "decoder", "label": "B" },
        { "text": "counter", "label": "C" },
        { "text": "flip-flop", "label": "D" }
      ],
      "question": "A___________________ is an electronic circuit that produces an output signal that is a simple Boolean operatior signals.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 326,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "The L1 cache is slower than the L3 cache.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 327,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "write back", "label": "A" },
        { "text": "decode", "label": "B" },
        { "text": "execute", "label": "C" },
        { "text": "fetch", "label": "D" }
      ],
      "question": "The _________________stage includes ALU operations, cache access, and register update.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 328,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "The cache is capable of handling global as well as local variables.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 329,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "False", "label": "A" },
        { "text": "True", "label": "B" }
      ],
      "question": "With asynchronous timing the occurrence of events on the bus is determined by a clock.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 330,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        { "text": "True", "label": "A" },
        { "text": "False", "label": "B" }
      ],
      "question": "The disadvantage of the software poll is that it is time consuming.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 331,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "secondary", "label": "A" },
        { "text": "functional", "label": "B" },
        { "text": "hierarchical", "label": "C" },
        { "text": "complex", "label": "D" }
      ],
      "question": "A_______________system is a set of interrelated subsystems.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 332,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "Main Memory", "label": "A" },
        { "text": "CD", "label": "B" },
        { "text": "Magnetic tape", "label": "C" },
        { "text": "Cache memory", "label": "D" },
        { "text": "Magnetic disk", "label": "E" }
      ],
      "question": "Which of the following is an example of sequential access media?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 333,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        { "text": "MBR", "label": "A" },
        { "text": "IR", "label": "B" },
        { "text": "MAR", "label": "C" },
        { "text": "PC", "label": "D" }
      ],
      "question": "The________________is connected to the address lines of the system bus.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 334,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Control Unit",
          "label": "A"
        },
        {
          "text": "Speakers",
          "label": "B"
        },
        {
          "text": "Arithmetic Unit",
          "label": "C"
        },
        {
          "text": "Logic Unit",
          "label": "D"
        },
        {
          "text": "Main Memory",
          "label": "E"
        }
      ],
      "question": "Which one of the following can be called as a peripheral?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 335,
      "type": "single",
      "points": 1,
      "correct": ["E"],
      "options": [
        {
          "text": "Number of bits used to represent data types",
          "label": "A"
        },
        {
          "text": "The instruction set",
          "label": "B"
        },
        {
          "text": "Interface between the computer and peripherals",
          "label": "C"
        },
        {
          "text": "Techniques for addressing memory",
          "label": "D"
        },
        {
          "text": "The memory technology used",
          "label": "E"
        },
        {
          "text": "I/O mechanisms",
          "label": "F"
        }
      ],
      "question": "Which of the following attributes do not belong to computer architecture?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 336,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Increases system efficiency",
          "label": "A"
        },
        {
          "text": "Reduces CPU involvement in I/O operations",
          "label": "B"
        },
        {
          "text": "Requires the CPU to be constantly busy with I/O tasks",
          "label": "C"
        },
        {
          "text": "Increases system complexity",
          "label": "D"
        }
      ],
      "question": "Which of the following is a DISADVANTAGE of using programmed I/O?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 337,
      "type": "single",
      "points": 1,
      "correct": ["E"],
      "options": [
        {
          "text": "01001101",
          "label": "A"
        },
        {
          "text": "10100100",
          "label": "B"
        },
        {
          "text": "10101011",
          "label": "C"
        },
        {
          "text": "01011101",
          "label": "D"
        },
        {
          "text": "None of the mentioned",
          "label": "E"
        }
      ],
      "question": "Using Hamming Code with one error correction to store a 12-bit word in memory, the stored 101001011101 consists of 8 bits data and 4 bits parity check. What are the data bits?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 338,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Programmed I/O",
          "label": "A"
        },
        {
          "text": "Interrupt-driven I/O",
          "label": "B"
        },
        {
          "text": "Channel I/O",
          "label": "C"
        },
        {
          "text": "Memory-mapped I/O",
          "label": "D"
        }
      ],
      "question": "In which I/O technique does an I/O channel or processor manage transfer of data, thus freeir",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 339,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "It reduces the need for registers",
          "label": "A"
        },
        {
          "text": "It prevents the execution of any branches",
          "label": "B"
        },
        {
          "text": "It minimizes pipeline stalling by guessing the paths of branches",
          "label": "C"
        },
        {
          "text": "It reduces the number of functional units required",
          "label": "D"
        }
      ],
      "question": "What role does branch prediction play in superscalar processors?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 340,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Increase the clock speed of the chip.",
          "label": "A"
        },
        {
          "text": "Use more of the chip area for cache memory.",
          "label": "B"
        },
        {
          "text": "Reduce the size of the chip die.",
          "label": "C"
        },
        {
          "text": "Use more transistors for logic operations.",
          "label": "D"
        }
      ],
      "question": "What is one way to control power density in microprocessor chips?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 341,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "HLLs support directives for accessing the CPU's registers.",
          "label": "A"
        },
        {
          "text": "HLLs allow the programmer to express algorithms more concisely.",
          "label": "B"
        },
        {
          "text": "HLLs allow the compiler to take care of details that are not important in the programmer algorithms.",
          "label": "C"
        },
        {
          "text": "HLLs often support the use of structured programming and/or object-oriented design.",
          "label": "D"
        }
      ],
      "question": "Choose an INCORRECT statement about high-level programming languages (HLLs).",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 342,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Immediate addressing",
          "label": "A"
        },
        {
          "text": "Register addressing",
          "label": "B"
        },
        {
          "text": "Indirect addressing",
          "label": "C"
        },
        {
          "text": "Direct addressing",
          "label": "D"
        }
      ],
      "question": "What type of addressing is primarily used by almost all RISC instructions?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 343,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "11 bits",
          "label": "A"
        },
        {
          "text": "12 bits",
          "label": "B"
        },
        {
          "text": "13 bits",
          "label": "C"
        },
        {
          "text": "14 bits",
          "label": "D"
        },
        {
          "text": "15 bits",
          "label": "E"
        }
      ],
      "question": "How many check bits are needed for a Hamming error correction code to detect single-error KByte data word?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 344,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "The processor reads an instruction from memory (cache, main memory).",
          "label": "A"
        },
        {
          "text": "The instruction is decoded to determine what action is required.",
          "label": "B"
        },
        {
          "text": "The execution of an instruction may require performing some arithmetic or logical operati",
          "label": "C"
        },
        {
          "text": "The results of an execution may require writing data to memory or an I/O module.",
          "label": "D"
        }
      ],
      "question": "Steps for executing a machine instruction are concerned, choose the correct statement whic role of the fetching instruction step.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 345,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "A magnetic disk uses a spinning platter and a read/write head, while a solid state drive us chips",
          "label": "A"
        },
        {
          "text": "A magnetic disk uses flash memory chips, while a solid state drive uses a spinning platte head",
          "label": "B"
        },
        {
          "text": "A magnetic disk and a solid state drive both use flash memory chips, but with different int",
          "label": "C"
        },
        {
          "text": "A magnetic disk and a solid state drive both use a spinning platter and a read/write head speeds",
          "label": "D"
        }
      ],
      "question": "In terms of data storage, what is the main distinction between a solid state drive and a magn",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 346,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Main memory",
          "label": "A"
        },
        {
          "text": "CPU",
          "label": "B"
        },
        {
          "text": "I/O",
          "label": "C"
        },
        {
          "text": "System interconnection",
          "label": "D"
        }
      ],
      "question": "Which portion of a computer consists of an ALU, a control unit, and registers, uses for fetchin instructions?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 347,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "RAID 0",
          "label": "A"
        },
        {
          "text": "RAID 1",
          "label": "B"
        },
        {
          "text": "RAID 2",
          "label": "C"
        },
        {
          "text": "RAID 3",
          "label": "D"
        }
      ],
      "question": "Which RAID level uses striping technique with a minimum of 3 disks and provides fault tole use of parity bit?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 348,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "Many complex instructions",
          "label": "A"
        },
        {
          "text": "Fixed instruction length",
          "label": "B"
        },
        {
          "text": "Extensive use of memory addressing modes",
          "label": "C"
        },
        {
          "text": "Emphasis on multi-tasking capabilities",
          "label": "D"
        }
      ],
      "question": "Which of the following describes a RISC (Reduced Instruction Set Computer) architecture?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 349,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "To enable application software to be ported easily to other systems that support the same",
          "label": "A"
        },
        {
          "text": "To define the repertoire of machine language instructions",
          "label": "B"
        },
        {
          "text": "To standardize binary portability across programs",
          "label": "C"
        },
        {
          "text": "To manage system resources",
          "label": "D"
        }
      ],
      "question": "What is the purpose of using an API?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 350,
      "type": "single",
      "points": 1,
      "correct": ["D"],
      "options": [
        {
          "text": "Transfer",
          "label": "A"
        },
        {
          "text": "Arithmetic",
          "label": "B"
        },
        {
          "text": "Control",
          "label": "C"
        },
        {
          "text": "Conversion",
          "label": "D"
        }
      ],
      "question": "What type of instruction is used for converting data formats?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 351,
      "type": "single",
      "points": 1,
      "correct": ["E"],
      "options": [
        {
          "text": "Immediate",
          "label": "A"
        },
        {
          "text": "Direct",
          "label": "B"
        },
        {
          "text": "Indirect",
          "label": "C"
        },
        {
          "text": "Displacement",
          "label": "D"
        },
        {
          "text": "Implicit",
          "label": "E"
        }
      ],
      "question": "The effective address of is EA=top of stack",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 352,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "True",
          "label": "A"
        },
        {
          "text": "False",
          "label": "B"
        }
      ],
      "question": "The stored-program concept means a computer could get its instructions by reading them fro a program could be set or altered by setting the values of a portion of memory.",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 353,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "Single instruction, single data (SISD)",
          "label": "A"
        },
        {
          "text": "Single instruction, multiple data (SIMD)",
          "label": "B"
        },
        {
          "text": "Multiple instruction, single data (MISD)",
          "label": "C"
        },
        {
          "text": "Multiple instruction, multiple data (MIMD)",
          "label": "D"
        }
      ],
      "question": "Which is the correct choice for the description: \"A single processor executes a single instruct operate on data stored in a single memory. \"?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 354,
      "type": "single",
      "points": 1,
      "correct": ["B"],
      "options": [
        {
          "text": "It holds data being transferred between memory and the processor.",
          "label": "A"
        },
        {
          "text": "It specifies the address in memory for the next read or write operation.",
          "label": "B"
        },
        {
          "text": "It performs arithmetic operations on data stored in memory.",
          "label": "C"
        },
        {
          "text": "It stores program instructions after they are executed.",
          "label": "D"
        }
      ],
      "question": "What is the role of the memory address register (MAR) in a computer system?",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 355,
      "type": "single",
      "points": 1,
      "correct": ["C"],
      "options": [
        {
          "text": "Control signals",
          "label": "A"
        },
        {
          "text": "Peripheral device",
          "label": "B"
        },
        {
          "text": "I/O modules",
          "label": "C"
        },
        {
          "text": "Remote devices",
          "label": "D"
        }
      ],
      "question": "From a structural point of view, the external devices are controlled by",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 356,
      "type": "multiple",
      "points": 1,
      "correct": ["A", "B"],
      "options": [
        {
          "text": "Its role is data transfer, it will transfer data to and from peripheral devices.",
          "label": "A"
        },
        {
          "text": "Its role is device communication control, it manages and controls the flow of data betwee peripherals",
          "label": "B"
        },
        {
          "text": "Its role is data formatting and converting analog signals into digital audio data for CPU",
          "label": "C"
        },
        {
          "text": "Its role is protecting data from user, ensuring that sensitive information is not lost or interc",
          "label": "D"
        }
      ],
      "question": "what is the primary role of the 10 module? (choose two correct answers)",
      "image_url": "",
      "explanation": ""
    },
    {
      "id": 357,
      "type": "single",
      "points": 1,
      "correct": ["A"],
      "options": [
        {
          "text": "14/8/4",
          "label": "A"
        },
        {
          "text": "16/6/4",
          "label": "B"
        },
        {
          "text": "12/10/4",
          "label": "C"
        },
        {
          "text": "15/7/4",
          "label": "D"
        },
        {
          "text": "13/9/4",
          "label": "E"
        }
      ],
      "question": "A two-way set-associative cache has lines of 16 bytes and a total size of 8 Kbytes. The 64-M memory is byte addressable. What are the values of Tag, Set and Byte offset fields?",
      "image_url": "",
      "explanation": ""
    }
  ]
  ;
