`timescale 1ns/100ps
module Adder_TB();

	// test vector input registers
	reg [31:0] A;
	reg [31:0] B;
	reg S;
	
	// wires                                               
	wire X;

	// assign statements (if any)                          
	Adder DUT (
	// port map - connection between master ports and signals/registers   
		.A(A),
		.B(B),
		.S(S),
		.X(X)
	);
	
	integer i=0;
	
	initial begin
		S=0;
		A=!0;
		B=0;
		#40
		
		for(i=0;i<4;i=i+1) begin
			S=!S;
			A=!A;
			B=!B;
			#40;
		end
		
		$display("Running testbench");  
	end
	
	initial begin
		#1200 $stop;
	end                                                   
endmodule 