;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LED
LED__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
LED__0__MASK EQU 0x40
LED__0__PC EQU CYREG_PRT1_PC6
LED__0__PORT EQU 1
LED__0__SHIFT EQU 6
LED__AG EQU CYREG_PRT1_AG
LED__AMUX EQU CYREG_PRT1_AMUX
LED__BIE EQU CYREG_PRT1_BIE
LED__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED__BYP EQU CYREG_PRT1_BYP
LED__CTL EQU CYREG_PRT1_CTL
LED__DM0 EQU CYREG_PRT1_DM0
LED__DM1 EQU CYREG_PRT1_DM1
LED__DM2 EQU CYREG_PRT1_DM2
LED__DR EQU CYREG_PRT1_DR
LED__INP_DIS EQU CYREG_PRT1_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT1_LCD_EN
LED__MASK EQU 0x40
LED__PORT EQU 1
LED__PRT EQU CYREG_PRT1_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED__PS EQU CYREG_PRT1_PS
LED__SHIFT EQU 6
LED__SLW EQU CYREG_PRT1_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; echo_1
echo_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
echo_1__0__MASK EQU 0x01
echo_1__0__PC EQU CYREG_PRT3_PC0
echo_1__0__PORT EQU 3
echo_1__0__SHIFT EQU 0
echo_1__AG EQU CYREG_PRT3_AG
echo_1__AMUX EQU CYREG_PRT3_AMUX
echo_1__BIE EQU CYREG_PRT3_BIE
echo_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
echo_1__BYP EQU CYREG_PRT3_BYP
echo_1__CTL EQU CYREG_PRT3_CTL
echo_1__DM0 EQU CYREG_PRT3_DM0
echo_1__DM1 EQU CYREG_PRT3_DM1
echo_1__DM2 EQU CYREG_PRT3_DM2
echo_1__DR EQU CYREG_PRT3_DR
echo_1__INP_DIS EQU CYREG_PRT3_INP_DIS
echo_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
echo_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
echo_1__LCD_EN EQU CYREG_PRT3_LCD_EN
echo_1__MASK EQU 0x01
echo_1__PORT EQU 3
echo_1__PRT EQU CYREG_PRT3_PRT
echo_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
echo_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
echo_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
echo_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
echo_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
echo_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
echo_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
echo_1__PS EQU CYREG_PRT3_PS
echo_1__SHIFT EQU 0
echo_1__SLW EQU CYREG_PRT3_SLW

; echo_2
echo_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
echo_2__0__MASK EQU 0x01
echo_2__0__PC EQU CYREG_IO_PC_PRT15_PC0
echo_2__0__PORT EQU 15
echo_2__0__SHIFT EQU 0
echo_2__AG EQU CYREG_PRT15_AG
echo_2__AMUX EQU CYREG_PRT15_AMUX
echo_2__BIE EQU CYREG_PRT15_BIE
echo_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
echo_2__BYP EQU CYREG_PRT15_BYP
echo_2__CTL EQU CYREG_PRT15_CTL
echo_2__DM0 EQU CYREG_PRT15_DM0
echo_2__DM1 EQU CYREG_PRT15_DM1
echo_2__DM2 EQU CYREG_PRT15_DM2
echo_2__DR EQU CYREG_PRT15_DR
echo_2__INP_DIS EQU CYREG_PRT15_INP_DIS
echo_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
echo_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
echo_2__LCD_EN EQU CYREG_PRT15_LCD_EN
echo_2__MASK EQU 0x01
echo_2__PORT EQU 15
echo_2__PRT EQU CYREG_PRT15_PRT
echo_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
echo_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
echo_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
echo_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
echo_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
echo_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
echo_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
echo_2__PS EQU CYREG_PRT15_PS
echo_2__SHIFT EQU 0
echo_2__SLW EQU CYREG_PRT15_SLW

; echo_3
echo_3__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
echo_3__0__MASK EQU 0x04
echo_3__0__PC EQU CYREG_PRT12_PC2
echo_3__0__PORT EQU 12
echo_3__0__SHIFT EQU 2
echo_3__AG EQU CYREG_PRT12_AG
echo_3__BIE EQU CYREG_PRT12_BIE
echo_3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
echo_3__BYP EQU CYREG_PRT12_BYP
echo_3__DM0 EQU CYREG_PRT12_DM0
echo_3__DM1 EQU CYREG_PRT12_DM1
echo_3__DM2 EQU CYREG_PRT12_DM2
echo_3__DR EQU CYREG_PRT12_DR
echo_3__INP_DIS EQU CYREG_PRT12_INP_DIS
echo_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
echo_3__MASK EQU 0x04
echo_3__PORT EQU 12
echo_3__PRT EQU CYREG_PRT12_PRT
echo_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
echo_3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
echo_3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
echo_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
echo_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
echo_3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
echo_3__PS EQU CYREG_PRT12_PS
echo_3__SHIFT EQU 2
echo_3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
echo_3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
echo_3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
echo_3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
echo_3__SLW EQU CYREG_PRT12_SLW

; echo_4
echo_4__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
echo_4__0__MASK EQU 0x80
echo_4__0__PC EQU CYREG_PRT1_PC7
echo_4__0__PORT EQU 1
echo_4__0__SHIFT EQU 7
echo_4__AG EQU CYREG_PRT1_AG
echo_4__AMUX EQU CYREG_PRT1_AMUX
echo_4__BIE EQU CYREG_PRT1_BIE
echo_4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
echo_4__BYP EQU CYREG_PRT1_BYP
echo_4__CTL EQU CYREG_PRT1_CTL
echo_4__DM0 EQU CYREG_PRT1_DM0
echo_4__DM1 EQU CYREG_PRT1_DM1
echo_4__DM2 EQU CYREG_PRT1_DM2
echo_4__DR EQU CYREG_PRT1_DR
echo_4__INP_DIS EQU CYREG_PRT1_INP_DIS
echo_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
echo_4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
echo_4__LCD_EN EQU CYREG_PRT1_LCD_EN
echo_4__MASK EQU 0x80
echo_4__PORT EQU 1
echo_4__PRT EQU CYREG_PRT1_PRT
echo_4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
echo_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
echo_4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
echo_4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
echo_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
echo_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
echo_4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
echo_4__PS EQU CYREG_PRT1_PS
echo_4__SHIFT EQU 7
echo_4__SLW EQU CYREG_PRT1_SLW

; ballsig
ballsig__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
ballsig__0__MASK EQU 0x20
ballsig__0__PC EQU CYREG_PRT1_PC5
ballsig__0__PORT EQU 1
ballsig__0__SHIFT EQU 5
ballsig__AG EQU CYREG_PRT1_AG
ballsig__AMUX EQU CYREG_PRT1_AMUX
ballsig__BIE EQU CYREG_PRT1_BIE
ballsig__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ballsig__BYP EQU CYREG_PRT1_BYP
ballsig__CTL EQU CYREG_PRT1_CTL
ballsig__DM0 EQU CYREG_PRT1_DM0
ballsig__DM1 EQU CYREG_PRT1_DM1
ballsig__DM2 EQU CYREG_PRT1_DM2
ballsig__DR EQU CYREG_PRT1_DR
ballsig__INP_DIS EQU CYREG_PRT1_INP_DIS
ballsig__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ballsig__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ballsig__LCD_EN EQU CYREG_PRT1_LCD_EN
ballsig__MASK EQU 0x20
ballsig__PORT EQU 1
ballsig__PRT EQU CYREG_PRT1_PRT
ballsig__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ballsig__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ballsig__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ballsig__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ballsig__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ballsig__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ballsig__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ballsig__PS EQU CYREG_PRT1_PS
ballsig__SHIFT EQU 5
ballsig__SLW EQU CYREG_PRT1_SLW

; trigger
trigger__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
trigger__0__MASK EQU 0x80
trigger__0__PC EQU CYREG_PRT2_PC7
trigger__0__PORT EQU 2
trigger__0__SHIFT EQU 7
trigger__AG EQU CYREG_PRT2_AG
trigger__AMUX EQU CYREG_PRT2_AMUX
trigger__BIE EQU CYREG_PRT2_BIE
trigger__BIT_MASK EQU CYREG_PRT2_BIT_MASK
trigger__BYP EQU CYREG_PRT2_BYP
trigger__CTL EQU CYREG_PRT2_CTL
trigger__DM0 EQU CYREG_PRT2_DM0
trigger__DM1 EQU CYREG_PRT2_DM1
trigger__DM2 EQU CYREG_PRT2_DM2
trigger__DR EQU CYREG_PRT2_DR
trigger__INP_DIS EQU CYREG_PRT2_INP_DIS
trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
trigger__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
trigger__LCD_EN EQU CYREG_PRT2_LCD_EN
trigger__MASK EQU 0x80
trigger__PORT EQU 2
trigger__PRT EQU CYREG_PRT2_PRT
trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
trigger__PS EQU CYREG_PRT2_PS
trigger__SHIFT EQU 7
trigger__SLW EQU CYREG_PRT2_SLW

; Pin_pwm1
Pin_pwm1__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_pwm1__0__MASK EQU 0x80
Pin_pwm1__0__PC EQU CYREG_PRT0_PC7
Pin_pwm1__0__PORT EQU 0
Pin_pwm1__0__SHIFT EQU 7
Pin_pwm1__AG EQU CYREG_PRT0_AG
Pin_pwm1__AMUX EQU CYREG_PRT0_AMUX
Pin_pwm1__BIE EQU CYREG_PRT0_BIE
Pin_pwm1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_pwm1__BYP EQU CYREG_PRT0_BYP
Pin_pwm1__CTL EQU CYREG_PRT0_CTL
Pin_pwm1__DM0 EQU CYREG_PRT0_DM0
Pin_pwm1__DM1 EQU CYREG_PRT0_DM1
Pin_pwm1__DM2 EQU CYREG_PRT0_DM2
Pin_pwm1__DR EQU CYREG_PRT0_DR
Pin_pwm1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_pwm1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_pwm1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_pwm1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_pwm1__MASK EQU 0x80
Pin_pwm1__PORT EQU 0
Pin_pwm1__PRT EQU CYREG_PRT0_PRT
Pin_pwm1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_pwm1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_pwm1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_pwm1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_pwm1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_pwm1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_pwm1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_pwm1__PS EQU CYREG_PRT0_PS
Pin_pwm1__SHIFT EQU 7
Pin_pwm1__SLW EQU CYREG_PRT0_SLW

; Pin_pwm2
Pin_pwm2__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_pwm2__0__MASK EQU 0x40
Pin_pwm2__0__PC EQU CYREG_PRT0_PC6
Pin_pwm2__0__PORT EQU 0
Pin_pwm2__0__SHIFT EQU 6
Pin_pwm2__AG EQU CYREG_PRT0_AG
Pin_pwm2__AMUX EQU CYREG_PRT0_AMUX
Pin_pwm2__BIE EQU CYREG_PRT0_BIE
Pin_pwm2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_pwm2__BYP EQU CYREG_PRT0_BYP
Pin_pwm2__CTL EQU CYREG_PRT0_CTL
Pin_pwm2__DM0 EQU CYREG_PRT0_DM0
Pin_pwm2__DM1 EQU CYREG_PRT0_DM1
Pin_pwm2__DM2 EQU CYREG_PRT0_DM2
Pin_pwm2__DR EQU CYREG_PRT0_DR
Pin_pwm2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_pwm2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_pwm2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_pwm2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_pwm2__MASK EQU 0x40
Pin_pwm2__PORT EQU 0
Pin_pwm2__PRT EQU CYREG_PRT0_PRT
Pin_pwm2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_pwm2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_pwm2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_pwm2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_pwm2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_pwm2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_pwm2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_pwm2__PS EQU CYREG_PRT0_PS
Pin_pwm2__SHIFT EQU 6
Pin_pwm2__SLW EQU CYREG_PRT0_SLW

; ball_int
ball_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ball_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ball_int__INTC_MASK EQU 0x02
ball_int__INTC_NUMBER EQU 1
ball_int__INTC_PRIOR_NUM EQU 0
ball_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ball_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ball_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; pulseInt
pulseInt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
pulseInt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
pulseInt__INTC_MASK EQU 0x100
pulseInt__INTC_NUMBER EQU 8
pulseInt__INTC_PRIOR_NUM EQU 1
pulseInt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
pulseInt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
pulseInt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_1
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

; CLK_24MHz
CLK_24MHz__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CLK_24MHz__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CLK_24MHz__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CLK_24MHz__CFG2_SRC_SEL_MASK EQU 0x07
CLK_24MHz__INDEX EQU 0x00
CLK_24MHz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLK_24MHz__PM_ACT_MSK EQU 0x01
CLK_24MHz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLK_24MHz__PM_STBY_MSK EQU 0x01

; Pin1_dir1
Pin1_dir1__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Pin1_dir1__0__MASK EQU 0x20
Pin1_dir1__0__PC EQU CYREG_IO_PC_PRT15_PC5
Pin1_dir1__0__PORT EQU 15
Pin1_dir1__0__SHIFT EQU 5
Pin1_dir1__AG EQU CYREG_PRT15_AG
Pin1_dir1__AMUX EQU CYREG_PRT15_AMUX
Pin1_dir1__BIE EQU CYREG_PRT15_BIE
Pin1_dir1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin1_dir1__BYP EQU CYREG_PRT15_BYP
Pin1_dir1__CTL EQU CYREG_PRT15_CTL
Pin1_dir1__DM0 EQU CYREG_PRT15_DM0
Pin1_dir1__DM1 EQU CYREG_PRT15_DM1
Pin1_dir1__DM2 EQU CYREG_PRT15_DM2
Pin1_dir1__DR EQU CYREG_PRT15_DR
Pin1_dir1__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin1_dir1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin1_dir1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin1_dir1__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin1_dir1__MASK EQU 0x20
Pin1_dir1__PORT EQU 15
Pin1_dir1__PRT EQU CYREG_PRT15_PRT
Pin1_dir1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin1_dir1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin1_dir1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin1_dir1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin1_dir1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin1_dir1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin1_dir1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin1_dir1__PS EQU CYREG_PRT15_PS
Pin1_dir1__SHIFT EQU 5
Pin1_dir1__SLW EQU CYREG_PRT15_SLW

; Pin1_dir2
Pin1_dir2__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin1_dir2__0__MASK EQU 0x01
Pin1_dir2__0__PC EQU CYREG_PRT0_PC0
Pin1_dir2__0__PORT EQU 0
Pin1_dir2__0__SHIFT EQU 0
Pin1_dir2__AG EQU CYREG_PRT0_AG
Pin1_dir2__AMUX EQU CYREG_PRT0_AMUX
Pin1_dir2__BIE EQU CYREG_PRT0_BIE
Pin1_dir2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin1_dir2__BYP EQU CYREG_PRT0_BYP
Pin1_dir2__CTL EQU CYREG_PRT0_CTL
Pin1_dir2__DM0 EQU CYREG_PRT0_DM0
Pin1_dir2__DM1 EQU CYREG_PRT0_DM1
Pin1_dir2__DM2 EQU CYREG_PRT0_DM2
Pin1_dir2__DR EQU CYREG_PRT0_DR
Pin1_dir2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin1_dir2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin1_dir2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin1_dir2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin1_dir2__MASK EQU 0x01
Pin1_dir2__PORT EQU 0
Pin1_dir2__PRT EQU CYREG_PRT0_PRT
Pin1_dir2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin1_dir2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin1_dir2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin1_dir2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin1_dir2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin1_dir2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin1_dir2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin1_dir2__PS EQU CYREG_PRT0_PS
Pin1_dir2__SHIFT EQU 0
Pin1_dir2__SLW EQU CYREG_PRT0_SLW

; Pin2_dir1
Pin2_dir1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Pin2_dir1__0__MASK EQU 0x02
Pin2_dir1__0__PC EQU CYREG_PRT0_PC1
Pin2_dir1__0__PORT EQU 0
Pin2_dir1__0__SHIFT EQU 1
Pin2_dir1__AG EQU CYREG_PRT0_AG
Pin2_dir1__AMUX EQU CYREG_PRT0_AMUX
Pin2_dir1__BIE EQU CYREG_PRT0_BIE
Pin2_dir1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin2_dir1__BYP EQU CYREG_PRT0_BYP
Pin2_dir1__CTL EQU CYREG_PRT0_CTL
Pin2_dir1__DM0 EQU CYREG_PRT0_DM0
Pin2_dir1__DM1 EQU CYREG_PRT0_DM1
Pin2_dir1__DM2 EQU CYREG_PRT0_DM2
Pin2_dir1__DR EQU CYREG_PRT0_DR
Pin2_dir1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin2_dir1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin2_dir1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin2_dir1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin2_dir1__MASK EQU 0x02
Pin2_dir1__PORT EQU 0
Pin2_dir1__PRT EQU CYREG_PRT0_PRT
Pin2_dir1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin2_dir1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin2_dir1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin2_dir1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin2_dir1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin2_dir1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin2_dir1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin2_dir1__PS EQU CYREG_PRT0_PS
Pin2_dir1__SHIFT EQU 1
Pin2_dir1__SLW EQU CYREG_PRT0_SLW

; Pin2_dir2
Pin2_dir2__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin2_dir2__0__MASK EQU 0x20
Pin2_dir2__0__PC EQU CYREG_PRT0_PC5
Pin2_dir2__0__PORT EQU 0
Pin2_dir2__0__SHIFT EQU 5
Pin2_dir2__AG EQU CYREG_PRT0_AG
Pin2_dir2__AMUX EQU CYREG_PRT0_AMUX
Pin2_dir2__BIE EQU CYREG_PRT0_BIE
Pin2_dir2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin2_dir2__BYP EQU CYREG_PRT0_BYP
Pin2_dir2__CTL EQU CYREG_PRT0_CTL
Pin2_dir2__DM0 EQU CYREG_PRT0_DM0
Pin2_dir2__DM1 EQU CYREG_PRT0_DM1
Pin2_dir2__DM2 EQU CYREG_PRT0_DM2
Pin2_dir2__DR EQU CYREG_PRT0_DR
Pin2_dir2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin2_dir2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin2_dir2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin2_dir2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin2_dir2__MASK EQU 0x20
Pin2_dir2__PORT EQU 0
Pin2_dir2__PRT EQU CYREG_PRT0_PRT
Pin2_dir2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin2_dir2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin2_dir2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin2_dir2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin2_dir2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin2_dir2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin2_dir2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin2_dir2__PS EQU CYREG_PRT0_PS
Pin2_dir2__SHIFT EQU 5
Pin2_dir2__SLW EQU CYREG_PRT0_SLW

; Pin_score
Pin_score__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_score__0__MASK EQU 0x04
Pin_score__0__PC EQU CYREG_PRT2_PC2
Pin_score__0__PORT EQU 2
Pin_score__0__SHIFT EQU 2
Pin_score__AG EQU CYREG_PRT2_AG
Pin_score__AMUX EQU CYREG_PRT2_AMUX
Pin_score__BIE EQU CYREG_PRT2_BIE
Pin_score__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_score__BYP EQU CYREG_PRT2_BYP
Pin_score__CTL EQU CYREG_PRT2_CTL
Pin_score__DM0 EQU CYREG_PRT2_DM0
Pin_score__DM1 EQU CYREG_PRT2_DM1
Pin_score__DM2 EQU CYREG_PRT2_DM2
Pin_score__DR EQU CYREG_PRT2_DR
Pin_score__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_score__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_score__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_score__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_score__MASK EQU 0x04
Pin_score__PORT EQU 2
Pin_score__PRT EQU CYREG_PRT2_PRT
Pin_score__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_score__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_score__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_score__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_score__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_score__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_score__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_score__PS EQU CYREG_PRT2_PS
Pin_score__SHIFT EQU 2
Pin_score__SLW EQU CYREG_PRT2_SLW

; echoInt_1
echoInt_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
echoInt_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
echoInt_1__INTC_MASK EQU 0x04
echoInt_1__INTC_NUMBER EQU 2
echoInt_1__INTC_PRIOR_NUM EQU 2
echoInt_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
echoInt_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
echoInt_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; echoInt_2
echoInt_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
echoInt_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
echoInt_2__INTC_MASK EQU 0x08
echoInt_2__INTC_NUMBER EQU 3
echoInt_2__INTC_PRIOR_NUM EQU 2
echoInt_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
echoInt_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
echoInt_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; echoInt_3
echoInt_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
echoInt_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
echoInt_3__INTC_MASK EQU 0x10
echoInt_3__INTC_NUMBER EQU 4
echoInt_3__INTC_PRIOR_NUM EQU 2
echoInt_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
echoInt_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
echoInt_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; echoInt_4
echoInt_4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
echoInt_4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
echoInt_4__INTC_MASK EQU 0x20
echoInt_4__INTC_NUMBER EQU 5
echoInt_4__INTC_PRIOR_NUM EQU 2
echoInt_4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
echoInt_4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
echoInt_4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; soundUART
soundUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
soundUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
soundUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
soundUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
soundUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
soundUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
soundUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
soundUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
soundUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
soundUART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
soundUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
soundUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
soundUART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
soundUART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
soundUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
soundUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
soundUART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1
soundUART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
soundUART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
soundUART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
soundUART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
soundUART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
soundUART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
soundUART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
soundUART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
soundUART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
soundUART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
soundUART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
soundUART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
soundUART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
soundUART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
soundUART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
soundUART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
soundUART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
soundUART_BUART_sTX_TxSts__0__MASK EQU 0x01
soundUART_BUART_sTX_TxSts__0__POS EQU 0
soundUART_BUART_sTX_TxSts__1__MASK EQU 0x02
soundUART_BUART_sTX_TxSts__1__POS EQU 1
soundUART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
soundUART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
soundUART_BUART_sTX_TxSts__2__MASK EQU 0x04
soundUART_BUART_sTX_TxSts__2__POS EQU 2
soundUART_BUART_sTX_TxSts__3__MASK EQU 0x08
soundUART_BUART_sTX_TxSts__3__POS EQU 3
soundUART_BUART_sTX_TxSts__MASK EQU 0x0F
soundUART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
soundUART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
soundUART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
soundUART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
soundUART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
soundUART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
soundUART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
soundUART_IntClock__INDEX EQU 0x02
soundUART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
soundUART_IntClock__PM_ACT_MSK EQU 0x04
soundUART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
soundUART_IntClock__PM_STBY_MSK EQU 0x04

; CLK_500kHz
CLK_500kHz__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
CLK_500kHz__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
CLK_500kHz__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
CLK_500kHz__CFG2_SRC_SEL_MASK EQU 0x07
CLK_500kHz__INDEX EQU 0x01
CLK_500kHz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLK_500kHz__PM_ACT_MSK EQU 0x02
CLK_500kHz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLK_500kHz__PM_STBY_MSK EQU 0x02

; motorPWM_1
motorPWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
motorPWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
motorPWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
motorPWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
motorPWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
motorPWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
motorPWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
motorPWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
motorPWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
motorPWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
motorPWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
motorPWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
motorPWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
motorPWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
motorPWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
motorPWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
motorPWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
motorPWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
motorPWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
motorPWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
motorPWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
motorPWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
motorPWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
motorPWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
motorPWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
motorPWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
motorPWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
motorPWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
motorPWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
motorPWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
motorPWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
motorPWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
motorPWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
motorPWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
motorPWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
motorPWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST
motorPWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
motorPWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
motorPWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
motorPWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
motorPWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
motorPWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
motorPWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
motorPWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
motorPWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
motorPWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
motorPWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
motorPWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
motorPWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
motorPWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
motorPWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
motorPWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
motorPWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
motorPWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
motorPWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL

; motorPWM_2
motorPWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
motorPWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
motorPWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
motorPWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
motorPWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
motorPWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
motorPWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
motorPWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
motorPWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
motorPWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
motorPWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
motorPWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
motorPWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
motorPWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
motorPWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
motorPWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
motorPWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
motorPWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
motorPWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
motorPWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
motorPWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
motorPWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
motorPWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
motorPWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
motorPWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
motorPWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
motorPWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
motorPWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
motorPWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
motorPWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
motorPWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
motorPWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
motorPWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
motorPWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
motorPWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
motorPWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
motorPWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
motorPWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
motorPWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
motorPWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
motorPWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
motorPWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
motorPWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
motorPWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
motorPWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
motorPWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
motorPWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
motorPWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
motorPWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
motorPWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
motorPWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
motorPWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
motorPWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
motorPWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
motorPWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; triggerPWM
triggerPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
triggerPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
triggerPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
triggerPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
triggerPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
triggerPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
triggerPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
triggerPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
triggerPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
triggerPWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
triggerPWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
triggerPWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
triggerPWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
triggerPWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
triggerPWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
triggerPWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
triggerPWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
triggerPWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
triggerPWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
triggerPWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
triggerPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
triggerPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
triggerPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
triggerPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
triggerPWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
triggerPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
triggerPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
triggerPWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
triggerPWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
triggerPWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
triggerPWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
triggerPWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
triggerPWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
triggerPWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
triggerPWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
triggerPWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
triggerPWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
triggerPWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
triggerPWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
triggerPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
triggerPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
triggerPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
triggerPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
triggerPWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
triggerPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
triggerPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
triggerPWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
triggerPWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
triggerPWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
triggerPWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
triggerPWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
triggerPWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
triggerPWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
triggerPWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
triggerPWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
triggerPWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1

; Pin_running
Pin_running__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_running__0__MASK EQU 0x02
Pin_running__0__PC EQU CYREG_PRT2_PC1
Pin_running__0__PORT EQU 2
Pin_running__0__SHIFT EQU 1
Pin_running__AG EQU CYREG_PRT2_AG
Pin_running__AMUX EQU CYREG_PRT2_AMUX
Pin_running__BIE EQU CYREG_PRT2_BIE
Pin_running__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_running__BYP EQU CYREG_PRT2_BYP
Pin_running__CTL EQU CYREG_PRT2_CTL
Pin_running__DM0 EQU CYREG_PRT2_DM0
Pin_running__DM1 EQU CYREG_PRT2_DM1
Pin_running__DM2 EQU CYREG_PRT2_DM2
Pin_running__DR EQU CYREG_PRT2_DR
Pin_running__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_running__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_running__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_running__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_running__MASK EQU 0x02
Pin_running__PORT EQU 2
Pin_running__PRT EQU CYREG_PRT2_PRT
Pin_running__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_running__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_running__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_running__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_running__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_running__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_running__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_running__PS EQU CYREG_PRT2_PS
Pin_running__SHIFT EQU 1
Pin_running__SLW EQU CYREG_PRT2_SLW

; Scale_input
Scale_input__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Scale_input__0__MASK EQU 0x01
Scale_input__0__PC EQU CYREG_PRT2_PC0
Scale_input__0__PORT EQU 2
Scale_input__0__SHIFT EQU 0
Scale_input__AG EQU CYREG_PRT2_AG
Scale_input__AMUX EQU CYREG_PRT2_AMUX
Scale_input__BIE EQU CYREG_PRT2_BIE
Scale_input__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Scale_input__BYP EQU CYREG_PRT2_BYP
Scale_input__CTL EQU CYREG_PRT2_CTL
Scale_input__DM0 EQU CYREG_PRT2_DM0
Scale_input__DM1 EQU CYREG_PRT2_DM1
Scale_input__DM2 EQU CYREG_PRT2_DM2
Scale_input__DR EQU CYREG_PRT2_DR
Scale_input__INP_DIS EQU CYREG_PRT2_INP_DIS
Scale_input__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Scale_input__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Scale_input__LCD_EN EQU CYREG_PRT2_LCD_EN
Scale_input__MASK EQU 0x01
Scale_input__PORT EQU 2
Scale_input__PRT EQU CYREG_PRT2_PRT
Scale_input__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Scale_input__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Scale_input__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Scale_input__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Scale_input__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Scale_input__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Scale_input__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Scale_input__PS EQU CYREG_PRT2_PS
Scale_input__SHIFT EQU 0
Scale_input__SLW EQU CYREG_PRT2_SLW

; clock_motor
clock_motor__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
clock_motor__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
clock_motor__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
clock_motor__CFG2_SRC_SEL_MASK EQU 0x07
clock_motor__INDEX EQU 0x03
clock_motor__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock_motor__PM_ACT_MSK EQU 0x08
clock_motor__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock_motor__PM_STBY_MSK EQU 0x08

; isr_rpi_stop
isr_rpi_stop__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_rpi_stop__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_rpi_stop__INTC_MASK EQU 0x80
isr_rpi_stop__INTC_NUMBER EQU 7
isr_rpi_stop__INTC_PRIOR_NUM EQU 3
isr_rpi_stop__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_rpi_stop__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_rpi_stop__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; pulseCounter
pulseCounter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
pulseCounter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
pulseCounter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
pulseCounter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
pulseCounter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
pulseCounter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
pulseCounter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
pulseCounter_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
pulseCounter_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
pulseCounter_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
pulseCounter_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
pulseCounter_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
pulseCounter_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
pulseCounter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
pulseCounter_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
pulseCounter_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
pulseCounter_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
pulseCounter_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
pulseCounter_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
pulseCounter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
pulseCounter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
pulseCounter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
pulseCounter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
pulseCounter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
pulseCounter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
pulseCounter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
pulseCounter_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
pulseCounter_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
pulseCounter_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
pulseCounter_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
pulseCounter_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
pulseCounter_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
pulseCounter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
pulseCounter_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
pulseCounter_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
pulseCounter_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
pulseCounter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
pulseCounter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
pulseCounter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
pulseCounter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
pulseCounter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
pulseCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
pulseCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
pulseCounter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
pulseCounter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
pulseCounter_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
pulseCounter_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
pulseCounter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
pulseCounter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
pulseCounter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
pulseCounter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
pulseCounter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
pulseCounter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
pulseCounter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
pulseCounter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST

; isr_rpi_start
isr_rpi_start__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_rpi_start__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_rpi_start__INTC_MASK EQU 0x40
isr_rpi_start__INTC_NUMBER EQU 6
isr_rpi_start__INTC_PRIOR_NUM EQU 3
isr_rpi_start__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_rpi_start__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_rpi_start__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_rpi_start_stop
Pin_rpi_start_stop__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Pin_rpi_start_stop__0__MASK EQU 0x10
Pin_rpi_start_stop__0__PC EQU CYREG_IO_PC_PRT15_PC4
Pin_rpi_start_stop__0__PORT EQU 15
Pin_rpi_start_stop__0__SHIFT EQU 4
Pin_rpi_start_stop__AG EQU CYREG_PRT15_AG
Pin_rpi_start_stop__AMUX EQU CYREG_PRT15_AMUX
Pin_rpi_start_stop__BIE EQU CYREG_PRT15_BIE
Pin_rpi_start_stop__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_rpi_start_stop__BYP EQU CYREG_PRT15_BYP
Pin_rpi_start_stop__CTL EQU CYREG_PRT15_CTL
Pin_rpi_start_stop__DM0 EQU CYREG_PRT15_DM0
Pin_rpi_start_stop__DM1 EQU CYREG_PRT15_DM1
Pin_rpi_start_stop__DM2 EQU CYREG_PRT15_DM2
Pin_rpi_start_stop__DR EQU CYREG_PRT15_DR
Pin_rpi_start_stop__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_rpi_start_stop__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_rpi_start_stop__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_rpi_start_stop__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_rpi_start_stop__MASK EQU 0x10
Pin_rpi_start_stop__PORT EQU 15
Pin_rpi_start_stop__PRT EQU CYREG_PRT15_PRT
Pin_rpi_start_stop__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_rpi_start_stop__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_rpi_start_stop__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_rpi_start_stop__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_rpi_start_stop__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_rpi_start_stop__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_rpi_start_stop__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_rpi_start_stop__PS EQU CYREG_PRT15_PS
Pin_rpi_start_stop__SHIFT EQU 4
Pin_rpi_start_stop__SLW EQU CYREG_PRT15_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000001FF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
