$date
	Thu May 29 22:09:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test1 $end
$var reg 1 ! clk $end
$upscope $end
$scope module test1 $end
$var wire 1 " a $end
$upscope $end
$scope module test1 $end
$var wire 1 # b $end
$upscope $end
$scope module test1 $end
$var wire 1 $ c $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1!
#2
0!
1"
#3
1#
1!
#4
0!
0#
0"
#5
1!
#6
0!
1#
#7
1$
1"
1!
#8
0!
0$
0"
0#
#9
1!
#10
0!
1"
1$
#11
0$
1#
0"
1!
#12
0!
0#
1"
#13
1#
1!
#14
0!
#15
1$
0#
0"
1!
#16
0!
0$
#17
1!
#18
0!
1$
1"
#19
0$
1#
0"
1!
#20
0!
0#
#21
1!
#22
0!
1$
1#
#23
1!
#24
0!
0$
0#
#25
1!
#26
0!
1$
1#
1"
#27
1!
#28
0!
