// Seed: 3065470789
`timescale 1 ps / 1ps
module module_0 (
    input id_2,
    input logic id_3,
    input id_4,
    output id_5
);
  logic id_6;
  assign id_2 = 1;
  assign id_3[1] = 1;
  assign id_5 = 1;
  type_13(
      1, 1, id_1
  );
  logic id_7;
  assign id_4 = 1'b0;
  assign #id_8 id_6 = "" - 1;
  logic id_9;
  logic id_10 = id_7;
endmodule
