// Seed: 3605535692
module module_0;
  supply0 id_1, id_2;
  assign id_1 = -1'b0;
  tri  id_3;
  wor  id_4;
  wire id_5;
  wire id_6;
  assign id_3 = id_4;
  tri id_7 = 1;
  assign id_1 = id_7;
  assign id_3 = id_4 ? id_6 : id_3;
  wire id_8;
  tri1 id_9;
  assign id_3 = id_9;
  assign module_1.id_12 = 0;
  wire id_10, id_11;
  wire id_12, id_13;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input tri0 id_2,
    output uwire id_3,
    input supply0 id_4,
    input uwire id_5,
    input wand id_6,
    input supply1 id_7,
    output uwire id_8,
    input tri0 id_9,
    output supply0 id_10,
    input wand id_11,
    input supply0 id_12,
    input supply1 id_13
);
  wire id_15;
  assign id_0 = 1 == id_13 == id_5;
  module_0 modCall_1 ();
endmodule
