{
	"design__instance__displacement__total": 9106.45,
	"design__instance__displacement__mean": 0.601,
	"design__instance__displacement__max": 22.08,
	"route__wirelength__estimated": 184646,
	"design__violations": 0,
	"design__violations": 0,
	"design__io": 114,
	"design__die__area": 551731,
	"design__core__area": 527497,
	"design__instance__count": 14275,
	"design__instance__area": 236256,
	"design__instance__count__stdcell": 14274,
	"design__instance__area__stdcell": 70955.6,
	"design__instance__count__macros": 1,
	"design__instance__area__macros": 165300,
	"design__instance__utilization": 0.44788,
	"design__instance__utilization__stdcell": 0.195903,
	"design__instance__count__class:macro": 1,
	"design__instance__count__class:fill_cell": 872,
	"design__instance__count__class:tap_cell": 4884,
	"design__instance__count__class:antenna_cell": 4335,
	"design__instance__count__class:buffer": 2,
	"design__instance__count__class:clock_buffer": 88,
	"design__instance__count__class:timing_repair_buffer": 1062,
	"design__instance__count__class:inverter": 557,
	"design__instance__count__class:clock_inverter": 60,
	"design__instance__count__class:sequential_cell": 755,
	"design__instance__count__class:multi_input_combinational_cell": 2531,
	"design__io": 114,
	"design__die__area": 551731,
	"design__core__area": 527497,
	"design__instance__count": 14275,
	"design__instance__area": 236256,
	"design__instance__count__stdcell": 14274,
	"design__instance__area__stdcell": 70955.6,
	"design__instance__count__macros": 1,
	"design__instance__area__macros": 165300,
	"design__instance__utilization": 0.44788,
	"design__instance__utilization__stdcell": 0.195903,
	"flow__warnings__count": 13,
	"flow__errors__count": 0
}