<pre>name: memories_simple_sram_byte_en
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/memories/simple_sram_byte_en.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module generic_sram_byte_en (
	i_clk,
	i_write_data,
	i_write_enable,
	i_address,
	i_byte_enable,
	o_read_data
);
	parameter DATA_WIDTH = 32;
	parameter ADDRESS_WIDTH = 4;
	input i_clk;
	input [(DATA_WIDTH - 1):0] i_write_data;
	input i_write_enable;
	input [(ADDRESS_WIDTH - 1):0] i_address;
	input [((DATA_WIDTH / 8) - 1):0] i_byte_enable;
	output reg [(DATA_WIDTH - 1):0] o_read_data;
	reg [((0 >= ((2 ** ADDRESS_WIDTH) - 1)) ? (((DATA_WIDTH - 1) >= 0) ? ((((0 >= ((2 ** ADDRESS_WIDTH) - 1)) ? (2 - (2 ** ADDRESS_WIDTH)) : (2 ** ADDRESS_WIDTH)) * (((DATA_WIDTH - 1) >= 0) ? DATA_WIDTH : (2 - DATA_WIDTH))) + ((((2 ** ADDRESS_WIDTH) - 1) * (((DATA_WIDTH - 1) >= 0) ? DATA_WIDTH : (2 - DATA_WIDTH))) - 1)) : ((((0 >= ((2 ** ADDRESS_WIDTH) - 1)) ? (2 - (2 ** ADDRESS_WIDTH)) : (2 ** ADDRESS_WIDTH)) * ((0 >= (DATA_WIDTH - 1)) ? (2 - DATA_WIDTH) : DATA_WIDTH)) + (((DATA_WIDTH - 1) + (((2 ** ADDRESS_WIDTH) - 1) * ((0 >= (DATA_WIDTH - 1)) ? (2 - DATA_WIDTH) : DATA_WIDTH))) - 1))) : (((DATA_WIDTH - 1) >= 0) ? ((((((2 ** ADDRESS_WIDTH) - 1) >= 0) ? (2 ** ADDRESS_WIDTH) : (2 - (2 ** ADDRESS_WIDTH))) * (((DATA_WIDTH - 1) >= 0) ? DATA_WIDTH : (2 - DATA_WIDTH))) + -1) : ((((((2 ** ADDRESS_WIDTH) - 1) >= 0) ? (2 ** ADDRESS_WIDTH) : (2 - (2 ** ADDRESS_WIDTH))) * ((0 >= (DATA_WIDTH - 1)) ? (2 - DATA_WIDTH) : DATA_WIDTH)) + ((DATA_WIDTH - 1) - 1)))):((0 >= ((2 ** ADDRESS_WIDTH) - 1)) ? (((DATA_WIDTH - 1) >= 0) ? (((2 ** ADDRESS_WIDTH) - 1) * (((DATA_WIDTH - 1) >= 0) ? DATA_WIDTH : (2 - DATA_WIDTH))) : ((DATA_WIDTH - 1) + (((2 ** ADDRESS_WIDTH) - 1) * ((0 >= (DATA_WIDTH - 1)) ? (2 - DATA_WIDTH) : DATA_WIDTH)))) : (((DATA_WIDTH - 1) >= 0) ? 0 : (DATA_WIDTH - 1)))] mem;
	integer i;
	always @(posedge i_clk) begin
		for (i = 0; (i < (DATA_WIDTH / 8)); i = (i + 1))
			if ((i_write_enable && i_byte_enable[i])) mem[((((0 >= ((2 ** ADDRESS_WIDTH) - 1)) ? i_address : (((2 ** ADDRESS_WIDTH) - 1) - i_address)) * (((DATA_WIDTH - 1) >= 0) ? DATA_WIDTH : (2 - DATA_WIDTH))) + (((DATA_WIDTH - 1) >= 0) ? (((DATA_WIDTH - 1) >= 0) ? (i * 8) : ((i * 8) + 7)) : (0 - ((((DATA_WIDTH - 1) >= 0) ? (i * 8) : ((i * 8) + 7)) - (DATA_WIDTH - 1)))))+:(((DATA_WIDTH - 1) >= 0) ? 8 : 8)] <= i_write_data[(i * 8)+:8];
		o_read_data <= mem[((((DATA_WIDTH - 1) >= 0) ? 0 : (DATA_WIDTH - 1)) + (((0 >= ((2 ** ADDRESS_WIDTH) - 1)) ? i_address : (((2 ** ADDRESS_WIDTH) - 1) - i_address)) * (((DATA_WIDTH - 1) >= 0) ? DATA_WIDTH : (2 - DATA_WIDTH))))+:(((DATA_WIDTH - 1) >= 0) ? DATA_WIDTH : (2 - DATA_WIDTH))];
	end
endmodule
</pre>