

================================================================
== Vitis HLS Report for 'load_A_Pipeline_VITIS_LOOP_18_1'
================================================================
* Date:           Wed Sep 10 13:05:28 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%nnz_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nnz"   --->   Operation 7 'read' 'nnz_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln18_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln18"   --->   Operation 8 'read' 'sext_ln18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln18_cast = sext i61 %sext_ln18_read"   --->   Operation 9 'sext' 'sext_ln18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [src/spmm_device_fpga.cpp:18]   --->   Operation 14 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i31 %i_load" [src/spmm_device_fpga.cpp:18]   --->   Operation 15 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln18 = icmp_slt  i32 %zext_ln18, i32 %nnz_read" [src/spmm_device_fpga.cpp:18]   --->   Operation 16 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.87ns)   --->   "%add_ln18 = add i31 %i_load, i31 1" [src/spmm_device_fpga.cpp:18]   --->   Operation 17 'add' 'add_ln18' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.end.loopexit.exitStub, void %for.inc.split" [src/spmm_device_fpga.cpp:18]   --->   Operation 18 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln18 = store i31 %add_ln18, i31 %i" [src/spmm_device_fpga.cpp:18]   --->   Operation 19 'store' 'store_ln18' <Predicate = (icmp_ln18)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln18_cast" [src/spmm_device_fpga.cpp:18]   --->   Operation 20 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.92ns)   --->   "%gmem0_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem0_addr" [src/spmm_device_fpga.cpp:20]   --->   Operation 21 'read' 'gmem0_addr_read' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.37>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [src/spmm_device_fpga.cpp:19]   --->   Operation 22 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/spmm_device_fpga.cpp:18]   --->   Operation 23 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.37ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream1, i64 %gmem0_addr_read" [src/spmm_device_fpga.cpp:20]   --->   Operation 24 'write' 'write_ln20' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc" [src/spmm_device_fpga.cpp:18]   --->   Operation 25 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.26ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i_load', src/spmm_device_fpga.cpp:18) on local variable 'i' [14]  (0 ns)
	'add' operation ('add_ln18', src/spmm_device_fpga.cpp:18) [18]  (0.874 ns)
	'store' operation ('store_ln18', src/spmm_device_fpga.cpp:18) of variable 'add_ln18', src/spmm_device_fpga.cpp:18 on local variable 'i' [25]  (0.387 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', src/spmm_device_fpga.cpp:18) [16]  (0 ns)
	bus read operation ('gmem0_addr_read', src/spmm_device_fpga.cpp:20) on port 'gmem0' (src/spmm_device_fpga.cpp:20) [23]  (2.92 ns)

 <State 3>: 1.37ns
The critical path consists of the following:
	fifo write operation ('write_ln20', src/spmm_device_fpga.cpp:20) on port 'A_stream1' (src/spmm_device_fpga.cpp:20) [24]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
