; ------------------------------------------------
; OCL_asm40d739ce99ad8281_simd8_entry_0001.visa.ll
; LLVM major version: 14
; ------------------------------------------------
; Function Attrs: convergent nounwind
define spir_kernel void @_ZTS7imatrixIfLm32ELm32ELm16EE(float addrspace(1)* align 4 %0, %"class.sycl::_V1::range"* byval(%"class.sycl::_V1::range") align 8 %1, %"class.sycl::_V1::range"* byval(%"class.sycl::_V1::range") align 8 %2, i64 %3, %"class.sycl::_V1::ext::oneapi::bfloat16" addrspace(1)* align 2 %4, %"class.sycl::_V1::range"* byval(%"class.sycl::_V1::range") align 8 %5, %"class.sycl::_V1::range"* byval(%"class.sycl::_V1::range") align 8 %6, %"class.sycl::_V1::ext::oneapi::bfloat16" addrspace(1)* align 2 %7, %"class.sycl::_V1::range"* byval(%"class.sycl::_V1::range") align 8 %8, %"class.sycl::_V1::range"* byval(%"class.sycl::_V1::range") align 8 %9, <8 x i32> %r0, <8 x i32> %payloadHeader, <3 x i32> %localSize, <3 x i32> %enqueuedLocalSize, i16 %localIdX, i16 %localIdY, i16 %localIdZ, i8* %privateBase, i64 %const_reg_qword, i64 %const_reg_qword1, i64 %const_reg_qword2, i64 %const_reg_qword3, i64 %const_reg_qword4, i64 %const_reg_qword5, i64 %const_reg_qword6, i64 %const_reg_qword7, i64 %const_reg_qword8, i64 %const_reg_qword9, i64 %const_reg_qword10, i64 %const_reg_qword11, i32 %bufferOffset, i32 %bufferOffset12, i32 %bufferOffset13) #0 {
_Z18get_sub_group_sizev.exit.i4:
; BB:
  br label %._crit_edge98.127, !stats.blockFrequency.digits !521, !stats.blockFrequency.scale !522

._crit_edge98.127:                                ; preds = %_Z18get_sub_group_sizev.exit.i4, %._crit_edge98
; BB1 :
  ret void, !stats.blockFrequency.digits !521, !stats.blockFrequency.scale !522		; visa id: 3

._crit_edge98:                                    ; No predecessors!
; BB2 :
  br label %._crit_edge98.127, !stats.blockFrequency.digits !523, !stats.blockFrequency.scale !523
}
