[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder4Module|FullAdderModule",
    "duplicate":"~Adder4Module|Adder4Module/Adder0:FullAdderModule",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder4Module|FullAdderModule_1",
    "duplicate":"~Adder4Module|Adder4Module/Adder1:FullAdderModule",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder4Module|FullAdderModule_2",
    "duplicate":"~Adder4Module|Adder4Module/Adder2:FullAdderModule",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder4Module|FullAdderModule_3",
    "duplicate":"~Adder4Module|Adder4Module/Adder3:FullAdderModule",
    "index":0.75
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Adder4Module|Adder4Module>io_Cout",
    "sources":[
      "~Adder4Module|Adder4Module>io_A",
      "~Adder4Module|Adder4Module>io_B",
      "~Adder4Module|Adder4Module>io_Cin"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Adder4Module|Adder4Module>io_Sum",
    "sources":[
      "~Adder4Module|Adder4Module>io_A",
      "~Adder4Module|Adder4Module>io_B",
      "~Adder4Module|Adder4Module>io_Cin"
    ]
  }
]