# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../../VHDL LIBRARY/PythonUberHDL-master/myHDL_DigitalSignalandSystems/Synthesizers/SinGenerator_verilog.v" \
"../../../../SINE_WAVE_REALLLLLLLLLL.srcs/sources_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
