Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    DESKTOP-FPMN7V7
Date:        Fri Feb 15 11:03:46 2019
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch mult8bit00_mult8bit00_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\mult8bit00\mult8bit00\mult8bit00_mult8bit00.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Fri Feb 15 11:03:47 2019

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\mult8bit00\mult8bit00\mult8bit00_mult8bit00.srr to C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\mult8bit00\mult8bit00\mult8bit00_mult8bit00.srf
log file: "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\mult8bit00\mult8bit00\mult8bit00_mult8bit00.srr"
Running: mult8bit00 in foreground

Running proj_1|mult8bit00

Running: compile (Compile) on proj_1|mult8bit00
# Fri Feb 15 11:03:47 2019

Running: compile_flow (Compile Process) on proj_1|mult8bit00
# Fri Feb 15 11:03:47 2019

Running: compiler (Compile Input) on proj_1|mult8bit00
# Fri Feb 15 11:03:47 2019
Copied C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\mult8bit00\mult8bit00\synwork\mult8bit00_mult8bit00_comp.srs to C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\mult8bit00\mult8bit00\mult8bit00_mult8bit00.srs

compiler completed
# Fri Feb 15 11:03:52 2019

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|mult8bit00
# Fri Feb 15 11:03:52 2019

multi_srs_gen completed
# Fri Feb 15 11:03:53 2019

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\mult8bit00\mult8bit00\synwork\mult8bit00_mult8bit00_mult.srs to C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\mult8bit00\mult8bit00\mult8bit00_mult8bit00.srs
Copied C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\mult8bit00\mult8bit00\mult8bit00_mult8bit00.srr to C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\mult8bit00\mult8bit00\mult8bit00_mult8bit00.srf
Complete: Compile Process on proj_1|mult8bit00

Running: premap (Pre-mapping) on proj_1|mult8bit00
# Fri Feb 15 11:03:53 2019

premap completed
# Fri Feb 15 11:03:56 2019

Return Code: 0
Run Time:00h:00m:03s
Complete: Compile on proj_1|mult8bit00

Running: map (Map) on proj_1|mult8bit00
# Fri Feb 15 11:03:56 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|mult8bit00
# Fri Feb 15 11:03:56 2019
Copied C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\mult8bit00\mult8bit00\synwork\mult8bit00_mult8bit00_m.srm to C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\mult8bit00\mult8bit00\mult8bit00_mult8bit00.srm

fpga_mapper completed
# Fri Feb 15 11:04:02 2019

Return Code: 0
Run Time:00h:00m:06s
Complete: Map on proj_1|mult8bit00
Copied C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\mult8bit00\mult8bit00\mult8bit00_mult8bit00.srr to C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\mult8bit00\mult8bit00\mult8bit00_mult8bit00.srf
Complete: Logic Synthesis on proj_1|mult8bit00
TCL script complete: "mult8bit00_mult8bit00_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\Sergio Luna\Desktop\Sexto Semestre\Arquitectura\mult8bit00\mult8bit00\proj_1.prj
batch mode default:no
