v 20070216 1
P 100 16100 400 16100 1 0 0
{
T 300 16150 5 8 1 1 0 6 1
pinnumber=11
T 300 16050 5 8 0 1 0 8 1
pinseq=1
T 450 16100 9 8 1 1 0 0 1
pinlabel=DPCLK1
T 450 16100 5 8 0 1 0 2 1
pintype=io
}
P 100 15700 400 15700 1 0 0
{
T 300 15750 5 8 1 1 0 6 1
pinnumber=12
T 300 15650 5 8 0 1 0 8 1
pinseq=2
T 450 15700 9 8 1 1 0 0 1
pinlabel=LVDS_20p
T 450 15700 5 8 0 1 0 2 1
pintype=io
}
P 100 15300 400 15300 1 0 0
{
T 300 15350 5 8 1 1 0 6 1
pinnumber=13
T 300 15250 5 8 0 1 0 8 1
pinseq=3
T 450 15300 9 8 1 1 0 0 1
pinlabel=LVDS_20n
T 450 15300 5 8 0 1 0 2 1
pintype=io
}
P 100 14900 400 14900 1 0 0
{
T 300 14950 5 8 1 1 0 6 1
pinnumber=14
T 300 14850 5 8 0 1 0 8 1
pinseq=4
T 450 14900 9 8 1 1 0 0 1
pinlabel=LVDS_19p
T 450 14900 5 8 0 1 0 2 1
pintype=io
}
P 100 14500 400 14500 1 0 0
{
T 300 14550 5 8 1 1 0 6 1
pinnumber=15
T 300 14450 5 8 0 1 0 8 1
pinseq=5
T 450 14500 9 8 1 1 0 0 1
pinlabel=LVDS_19n
T 450 14500 5 8 0 1 0 2 1
pintype=io
}
P 100 14100 400 14100 1 0 0
{
T 300 14150 5 8 1 1 0 6 1
pinnumber=16
T 300 14050 5 8 0 1 0 8 1
pinseq=6
T 450 14100 9 8 1 1 0 0 1
pinlabel=LVDS_18p
T 450 14100 5 8 0 1 0 2 1
pintype=io
}
P 100 13700 400 13700 1 0 0
{
T 300 13750 5 8 1 1 0 6 1
pinnumber=17
T 300 13650 5 8 0 1 0 8 1
pinseq=7
T 450 13700 9 8 1 1 0 0 1
pinlabel=LVDS_18n
T 450 13700 5 8 0 1 0 2 1
pintype=io
}
P 100 13300 400 13300 1 0 0
{
T 300 13350 5 8 1 1 0 6 1
pinnumber=18
T 300 13250 5 8 0 1 0 8 1
pinseq=8
T 450 13300 9 8 1 1 0 0 1
pinlabel=LVDS_17p
T 450 13300 5 8 0 1 0 2 1
pintype=io
}
P 100 12900 400 12900 1 0 0
{
T 300 12950 5 8 1 1 0 6 1
pinnumber=19
T 300 12850 5 8 0 1 0 8 1
pinseq=9
T 450 12900 9 8 1 1 0 0 1
pinlabel=LVDS_17n
T 450 12900 5 8 0 1 0 2 1
pintype=io
}
P 100 12500 400 12500 1 0 0
{
T 300 12550 5 8 1 1 0 6 1
pinnumber=20
T 300 12450 5 8 0 1 0 8 1
pinseq=10
T 450 12500 9 8 1 1 0 0 1
pinlabel=LVDS_16p
T 450 12500 5 8 0 1 0 2 1
pintype=io
}
P 100 12100 400 12100 1 0 0
{
T 300 12150 5 8 1 1 0 6 1
pinnumber=21
T 300 12050 5 8 0 1 0 8 1
pinseq=11
T 450 12100 9 8 1 1 0 0 1
pinlabel=LVDS_16n
T 450 12100 5 8 0 1 0 2 1
pintype=io
}
P 100 11700 400 11700 1 0 0
{
T 300 11750 5 8 1 1 0 6 1
pinnumber=22
T 300 11650 5 8 0 1 0 8 1
pinseq=12
T 450 11700 9 8 1 1 0 0 1
pinlabel=VCCIO_1
T 450 11700 5 8 0 1 0 2 1
pintype=pwr
}
P 100 11300 400 11300 1 0 0
{
T 300 11350 5 8 1 1 0 6 1
pinnumber=23
T 300 11250 5 8 0 1 0 8 1
pinseq=13
T 450 11300 9 8 1 1 0 0 1
pinlabel=VREF_1B1
T 450 11300 5 8 0 1 0 2 1
pintype=io
}
P 100 10900 400 10900 1 0 0
{
T 300 10950 5 8 1 1 0 6 1
pinnumber=24
T 300 10850 5 8 0 1 0 8 1
pinseq=14
T 450 10900 9 8 1 1 0 0 1
pinlabel=nCSO
T 450 10900 5 8 0 1 0 2 1
pintype=io
}
P 100 10500 400 10500 1 0 0
{
T 300 10550 5 8 1 1 0 6 1
pinnumber=25
T 300 10450 5 8 0 1 0 8 1
pinseq=15
T 450 10500 9 8 1 1 0 0 1
pinlabel=DATA0
T 450 10500 5 8 0 1 0 2 1
pintype=io
}
P 100 10100 400 10100 1 0 0
{
T 300 10150 5 8 1 1 0 6 1
pinnumber=26
T 300 10050 5 8 0 1 0 8 1
pinseq=16
T 450 10100 9 8 1 1 0 0 1
pinlabel=nCONFIG
T 450 10100 5 8 0 1 0 2 1
pintype=io
}
P 100 9700 400 9700 1 0 0
{
T 300 9750 5 8 1 1 0 6 1
pinnumber=27
T 300 9650 5 8 0 1 0 8 1
pinseq=17
T 450 9700 9 8 1 1 0 0 1
pinlabel=VCCA_PLL1
T 450 9700 5 8 0 1 0 2 1
pintype=pwr
}
P 100 9300 400 9300 1 0 0
{
T 300 9350 5 8 1 1 0 6 1
pinnumber=28
T 300 9250 5 8 0 1 0 8 1
pinseq=18
T 525 9300 9 8 1 1 0 0 1
pinlabel=LVDS_CLK_1p CLK0
T 525 9300 5 8 0 1 0 2 1
pintype=in
}
L 500 9300 400 9375 3 0 0 0 -1 -1
L 500 9300 400 9225 3 0 0 0 -1 -1
P 100 8900 400 8900 1 0 0
{
T 300 8950 5 8 1 1 0 6 1
pinnumber=29
T 300 8850 5 8 0 1 0 8 1
pinseq=19
T 525 8900 9 8 1 1 0 0 1
pinlabel=LVDS_CLK_1n CLK1
T 525 8900 5 8 0 1 0 2 1
pintype=in
}
L 500 8900 400 8975 3 0 0 0 -1 -1
L 500 8900 400 8825 3 0 0 0 -1 -1
P 100 8500 400 8500 1 0 0
{
T 300 8550 5 8 1 1 0 6 1
pinnumber=30
T 300 8450 5 8 0 1 0 8 1
pinseq=20
T 450 8500 9 8 1 1 0 0 1
pinlabel=GNDA_PLL1
T 450 8500 5 8 0 1 0 2 1
pintype=pwr
}
P 100 8100 400 8100 1 0 0
{
T 300 8150 5 8 1 1 0 6 1
pinnumber=31
T 300 8050 5 8 0 1 0 8 1
pinseq=21
T 450 8100 9 8 1 1 0 0 1
pinlabel=GNDG_PLL1
T 450 8100 5 8 0 1 0 2 1
pintype=pwr
}
P 100 7700 400 7700 1 0 0
{
T 300 7750 5 8 1 1 0 6 1
pinnumber=32
T 300 7650 5 8 0 1 0 8 1
pinseq=22
T 450 7700 9 8 1 1 0 0 1
pinlabel=nCEO
T 450 7700 5 8 0 1 0 2 1
pintype=io
}
P 100 7300 400 7300 1 0 0
{
T 300 7350 5 8 1 1 0 6 1
pinnumber=33
T 300 7250 5 8 0 1 0 8 1
pinseq=23
T 450 7300 9 8 1 1 0 0 1
pinlabel=nCE
T 450 7300 5 8 0 1 0 2 1
pintype=io
}
P 100 6900 400 6900 1 0 0
{
T 300 6950 5 8 1 1 0 6 1
pinnumber=34
T 300 6850 5 8 0 1 0 8 1
pinseq=24
T 450 6900 9 8 1 1 0 0 1
pinlabel=MSEL0
T 450 6900 5 8 0 1 0 2 1
pintype=in
}
P 100 6500 400 6500 1 0 0
{
T 300 6550 5 8 1 1 0 6 1
pinnumber=35
T 300 6450 5 8 0 1 0 8 1
pinseq=25
T 450 6500 9 8 1 1 0 0 1
pinlabel=MSEL1
T 450 6500 5 8 0 1 0 2 1
pintype=in
}
P 100 6100 400 6100 1 0 0
{
T 300 6150 5 8 1 1 0 6 1
pinnumber=36
T 300 6050 5 8 0 1 0 8 1
pinseq=26
T 450 6100 9 8 1 1 0 0 1
pinlabel=DCLK
T 450 6100 5 8 0 1 0 2 1
pintype=io
}
P 100 5700 400 5700 1 0 0
{
T 300 5750 5 8 1 1 0 6 1
pinnumber=37
T 300 5650 5 8 0 1 0 8 1
pinseq=27
T 450 5700 9 8 1 1 0 0 1
pinlabel=ASDO
T 450 5700 5 8 0 1 0 2 1
pintype=io
}
P 100 5300 400 5300 1 0 0
{
T 300 5350 5 8 1 1 0 6 1
pinnumber=38
T 300 5250 5 8 0 1 0 8 1
pinseq=28
T 525 5300 9 8 1 1 0 0 1
pinlabel=PLL1_OUTp
T 525 5300 5 8 0 1 0 2 1
pintype=out
}
L 500 5300 400 5375 3 0 0 0 -1 -1
L 500 5300 400 5225 3 0 0 0 -1 -1
P 100 4900 400 4900 1 0 0
{
T 300 4950 5 8 1 1 0 6 1
pinnumber=39
T 300 4850 5 8 0 1 0 8 1
pinseq=29
T 450 4900 9 8 1 1 0 0 1
pinlabel=PLL1_OUTn
T 450 4900 5 8 0 1 0 2 1
pintype=io
}
P 100 4500 400 4500 1 0 0
{
T 300 4550 5 8 1 1 0 6 1
pinnumber=40
T 300 4450 5 8 0 1 0 8 1
pinseq=30
T 450 4500 9 8 1 1 0 0 1
pinlabel=GND
T 450 4500 5 8 0 1 0 2 1
pintype=pwr
}
P 100 4100 400 4100 1 0 0
{
T 300 4150 5 8 1 1 0 6 1
pinnumber=41
T 300 4050 5 8 0 1 0 8 1
pinseq=31
T 450 4100 9 8 1 1 0 0 1
pinlabel=LVDS_7n
T 450 4100 5 8 0 1 0 2 1
pintype=io
}
P 100 3700 400 3700 1 0 0
{
T 300 3750 5 8 1 1 0 6 1
pinnumber=42
T 300 3650 5 8 0 1 0 8 1
pinseq=32
T 450 3700 9 8 1 1 0 0 1
pinlabel=LVDS_6p
T 450 3700 5 8 0 1 0 2 1
pintype=io
}
P 100 3300 400 3300 1 0 0
{
T 300 3350 5 8 1 1 0 6 1
pinnumber=43
T 300 3250 5 8 0 1 0 8 1
pinseq=33
T 450 3300 9 8 1 1 0 0 1
pinlabel=LVDS_6n
T 450 3300 5 8 0 1 0 2 1
pintype=io
}
P 100 2900 400 2900 1 0 0
{
T 300 2950 5 8 1 1 0 6 1
pinnumber=44
T 300 2850 5 8 0 1 0 8 1
pinseq=34
T 450 2900 9 8 1 1 0 0 1
pinlabel=LVDS_5p
T 450 2900 5 8 0 1 0 2 1
pintype=io
}
P 100 2500 400 2500 1 0 0
{
T 300 2550 5 8 1 1 0 6 1
pinnumber=45
T 300 2450 5 8 0 1 0 8 1
pinseq=35
T 450 2500 9 8 1 1 0 0 1
pinlabel=LVDS_5n
T 450 2500 5 8 0 1 0 2 1
pintype=io
}
P 100 2100 400 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=46
T 300 2050 5 8 0 1 0 8 1
pinseq=36
T 450 2100 9 8 1 1 0 0 1
pinlabel=LVDS_4p
T 450 2100 5 8 0 1 0 2 1
pintype=io
}
P 100 1700 400 1700 1 0 0
{
T 300 1750 5 8 1 1 0 6 1
pinnumber=47
T 300 1650 5 8 0 1 0 8 1
pinseq=37
T 450 1700 9 8 1 1 0 0 1
pinlabel=LVDS_4n
T 450 1700 5 8 0 1 0 2 1
pintype=io
}
P 100 1300 400 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=48
T 300 1250 5 8 0 1 0 8 1
pinseq=38
T 450 1300 9 8 1 1 0 0 1
pinlabel=LVDS_3p
T 450 1300 5 8 0 1 0 2 1
pintype=io
}
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=49
T 300 850 5 8 0 1 0 8 1
pinseq=39
T 450 900 9 8 1 1 0 0 1
pinlabel=LVDS_3n
T 450 900 5 8 0 1 0 2 1
pintype=io
}
P 100 500 400 500 1 0 0
{
T 300 550 5 8 1 1 0 6 1
pinnumber=50
T 300 450 5 8 0 1 0 8 1
pinseq=40
T 450 500 9 8 1 1 0 0 1
pinlabel=DPCLK0
T 450 500 5 8 0 1 0 2 1
pintype=io
}
B 400 100 1800 16400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1800 16600 8 10 1 1 0 6 1
refdes=U?
T 400 16600 9 10 1 0 0 0 1

T 400 16800 5 10 0 0 0 0 1
device=EP1C12Q240
T 400 17000 5 10 0 0 0 0 1
footprint=PQFP-240
T 400 17200 5 10 0 0 0 0 1
author=Paul Pham
T 400 17400 5 10 0 0 0 0 1
documentation=
T 400 17600 5 10 0 0 0 0 1
description="Altera Cyclone FPGA EP1C12, Package PQFP-240, Eastside"
T 400 17800 5 10 0 0 0 0 1
numslots=0
T 1900 10600 9 24 1 0 90 0 1
Left Quarter
