{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717012552813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717012552813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 15:55:52 2024 " "Processing started: Wed May 29 15:55:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717012552813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717012552813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab4_Verilog_7SegmentLed -c MTran_Lab4_Verilog_7SegmentLed " "Command: quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab4_Verilog_7SegmentLed -c MTran_Lab4_Verilog_7SegmentLed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717012552813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717012553047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717012553047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab4_verilog_7segmentled.v 1 1 " "Found 1 design units, including 1 entities, in source file mtran_lab4_verilog_7segmentled.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab4_Verilog_7SegmentLed " "Found entity 1: MTran_Lab4_Verilog_7SegmentLed" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717012561022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717012561022 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "num1_flag MTran_Lab4_Verilog_7SegmentLed.v(100) " "Verilog HDL error at MTran_Lab4_Verilog_7SegmentLed.v(100): object \"num1_flag\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1717012561024 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "num2_flag MTran_Lab4_Verilog_7SegmentLed.v(197) " "Verilog HDL error at MTran_Lab4_Verilog_7SegmentLed.v(197): object \"num2_flag\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 197 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1717012561024 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717012561072 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 29 15:56:01 2024 " "Processing ended: Wed May 29 15:56:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717012561072 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717012561072 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717012561072 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717012561072 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717012561738 ""}
