{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702342241445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702342241446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 21:50:41 2023 " "Processing started: Mon Dec 11 21:50:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702342241446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342241446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off refrigerante -c refrigerante " "Command: quartus_map --read_settings_files=on --write_settings_files=off refrigerante -c refrigerante" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342241446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702342241830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702342241830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refrigerante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file refrigerante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refrigerante-behavior " "Found design unit 1: refrigerante-behavior" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342249427 ""} { "Info" "ISGN_ENTITY_NAME" "1 refrigerante " "Found entity 1: refrigerante" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342249427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342249427 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "refrigerante " "Elaborating entity \"refrigerante\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702342249462 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "first_clock refrigerante.vhd(28) " "VHDL Process Statement warning at refrigerante.vhd(28): signal \"first_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702342249464 "|refrigerante"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator\[0\] accumulator\[0\]~_emulated accumulator\[0\]~1 " "Register \"accumulator\[0\]\" is converted into an equivalent circuit using register \"accumulator\[0\]~_emulated\" and latch \"accumulator\[0\]~1\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342249840 "|refrigerante|accumulator[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator\[1\] accumulator\[1\]~_emulated accumulator\[1\]~5 " "Register \"accumulator\[1\]\" is converted into an equivalent circuit using register \"accumulator\[1\]~_emulated\" and latch \"accumulator\[1\]~5\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342249840 "|refrigerante|accumulator[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator\[2\] accumulator\[2\]~_emulated accumulator\[2\]~9 " "Register \"accumulator\[2\]\" is converted into an equivalent circuit using register \"accumulator\[2\]~_emulated\" and latch \"accumulator\[2\]~9\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342249840 "|refrigerante|accumulator[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator\[3\] accumulator\[3\]~_emulated accumulator\[3\]~13 " "Register \"accumulator\[3\]\" is converted into an equivalent circuit using register \"accumulator\[3\]~_emulated\" and latch \"accumulator\[3\]~13\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342249840 "|refrigerante|accumulator[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator\[4\] accumulator\[4\]~_emulated accumulator\[4\]~17 " "Register \"accumulator\[4\]\" is converted into an equivalent circuit using register \"accumulator\[4\]~_emulated\" and latch \"accumulator\[4\]~17\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342249840 "|refrigerante|accumulator[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator\[5\] accumulator\[5\]~_emulated accumulator\[5\]~21 " "Register \"accumulator\[5\]\" is converted into an equivalent circuit using register \"accumulator\[5\]~_emulated\" and latch \"accumulator\[5\]~21\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342249840 "|refrigerante|accumulator[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator\[6\] accumulator\[6\]~_emulated accumulator\[6\]~25 " "Register \"accumulator\[6\]\" is converted into an equivalent circuit using register \"accumulator\[6\]~_emulated\" and latch \"accumulator\[6\]~25\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342249840 "|refrigerante|accumulator[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator\[7\] accumulator\[7\]~_emulated accumulator\[7\]~29 " "Register \"accumulator\[7\]\" is converted into an equivalent circuit using register \"accumulator\[7\]~_emulated\" and latch \"accumulator\[7\]~29\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342249840 "|refrigerante|accumulator[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator\[8\] accumulator\[8\]~_emulated accumulator\[8\]~33 " "Register \"accumulator\[8\]\" is converted into an equivalent circuit using register \"accumulator\[8\]~_emulated\" and latch \"accumulator\[8\]~33\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342249840 "|refrigerante|accumulator[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator\[9\] accumulator\[9\]~_emulated accumulator\[9\]~37 " "Register \"accumulator\[9\]\" is converted into an equivalent circuit using register \"accumulator\[9\]~_emulated\" and latch \"accumulator\[9\]~37\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342249840 "|refrigerante|accumulator[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator\[10\] accumulator\[10\]~_emulated accumulator\[10\]~41 " "Register \"accumulator\[10\]\" is converted into an equivalent circuit using register \"accumulator\[10\]~_emulated\" and latch \"accumulator\[10\]~41\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342249840 "|refrigerante|accumulator[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator\[11\] accumulator\[11\]~_emulated accumulator\[11\]~45 " "Register \"accumulator\[11\]\" is converted into an equivalent circuit using register \"accumulator\[11\]~_emulated\" and latch \"accumulator\[11\]~45\"" {  } { { "refrigerante.vhd" "" { Text "C:/Users/11781361/Desktop/Refrigerante 6/refrigerante.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702342249840 "|refrigerante|accumulator[11]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1702342249840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702342249922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702342250196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702342250196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702342250225 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702342250225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702342250225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702342250225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702342250248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 21:50:50 2023 " "Processing ended: Mon Dec 11 21:50:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702342250248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702342250248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702342250248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342250248 ""}
