                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 4.1.0 #12072 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module main
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _main
                                     12 ;--------------------------------------------------------
                                     13 ; ram data
                                     14 ;--------------------------------------------------------
                                     15 	.area DATA
                                     16 ;--------------------------------------------------------
                                     17 ; ram data
                                     18 ;--------------------------------------------------------
                                     19 	.area INITIALIZED
                                     20 ;--------------------------------------------------------
                                     21 ; Stack segment in internal ram 
                                     22 ;--------------------------------------------------------
                                     23 	.area	SSEG
      000000                         24 __start__stack:
      000000                         25 	.ds	1
                                     26 
                                     27 ;--------------------------------------------------------
                                     28 ; absolute external ram data
                                     29 ;--------------------------------------------------------
                                     30 	.area DABS (ABS)
                                     31 
                                     32 ; default segment ordering for linker
                                     33 	.area HOME
                                     34 	.area GSINIT
                                     35 	.area GSFINAL
                                     36 	.area CONST
                                     37 	.area INITIALIZER
                                     38 	.area CODE
                                     39 
                                     40 ;--------------------------------------------------------
                                     41 ; interrupt vector 
                                     42 ;--------------------------------------------------------
                                     43 	.area HOME
      000000                         44 __interrupt_vect:
      000000 82v00u00u00             45 	int s_GSINIT ; reset
      000004 82v00u00u00             46 	int _TRAP_IRQHandler ; trap
      000008 82 00 00 00             47 	int 0x000000 ; int0
      00000C 82v00u00u00             48 	int _FLASH_IRQHandler ; int1
      000010 82 00 00 00             49 	int 0x000000 ; int2
      000014 82 00 00 00             50 	int 0x000000 ; int3
      000018 82v00u00u00             51 	int _AWU_IRQHandler ; int4
      00001C 82 00 00 00             52 	int 0x000000 ; int5
      000020 82v00u00u00             53 	int _EXTIB_IRQHandler ; int6
      000024 82v00u00u00             54 	int _EXTID_IRQHandler ; int7
      000028 82v00u00u00             55 	int _EXTI0_IRQHandler ; int8
      00002C 82v00u00u00             56 	int _EXTI1_IRQHandler ; int9
      000030 82v00u00u00             57 	int _EXTI2_IRQHandler ; int10
      000034 82v00u00u00             58 	int _EXTI3_IRQHandler ; int11
      000038 82v00u00u00             59 	int _EXTI4_IRQHandler ; int12
      00003C 82v00u00u00             60 	int _EXTI5_IRQHandler ; int13
      000040 82v00u00u00             61 	int _EXTI6_IRQHandler ; int14
      000044 82v00u00u00             62 	int _EXTI7_IRQHandler ; int15
      000048 82 00 00 00             63 	int 0x000000 ; int16
      00004C 82 00 00 00             64 	int 0x000000 ; int17
      000050 82v00u00u00             65 	int _COMP_IRQHandler ; int18
      000054 82v00u00u00             66 	int _TIM2_UPD_OVF_TRG_BRK_IRQHandler ; int19
      000058 82v00u00u00             67 	int _TIM2_CAP_IRQHandler ; int20
      00005C 82v00u00u00             68 	int _TIM3_UPD_OVF_TRG_BRK_IRQHandler ; int21
      000060 82v00u00u00             69 	int _TIM3_CAP_IRQHandler ; int22
      000064 82 00 00 00             70 	int 0x000000 ; int23
      000068 82 00 00 00             71 	int 0x000000 ; int24
      00006C 82v00u00u00             72 	int _TIM4_UPD_OVF_IRQHandler ; int25
      000070 82v00u00u00             73 	int _SPI_IRQHandler ; int26
      000074 82v00u00u00             74 	int _USART_TX_IRQHandler ; int27
      000078 82v00u00u00             75 	int _USART_RX_IRQHandler ; int28
      00007C 82v00u00u00             76 	int _I2C_IRQHandler ; int29
                                     77 ;--------------------------------------------------------
                                     78 ; global & static initialisations
                                     79 ;--------------------------------------------------------
                                     80 	.area HOME
                                     81 	.area GSINIT
                                     82 	.area GSFINAL
                                     83 	.area GSINIT
      000000                         84 __sdcc_init_data:
                                     85 ; stm8_genXINIT() start
      000000 AEr00r00         [ 2]   86 	ldw x, #l_DATA
      000003 27 07            [ 1]   87 	jreq	00002$
      000005                         88 00001$:
      000005 72 4FuFFuFF      [ 1]   89 	clr (s_DATA - 1, x)
      000009 5A               [ 2]   90 	decw x
      00000A 26 F9            [ 1]   91 	jrne	00001$
      00000C                         92 00002$:
      00000C AEr00r00         [ 2]   93 	ldw	x, #l_INITIALIZER
      00000F 27 09            [ 1]   94 	jreq	00004$
      000011                         95 00003$:
      000011 D6uFFuFF         [ 1]   96 	ld	a, (s_INITIALIZER - 1, x)
      000014 D7uFFuFF         [ 1]   97 	ld	(s_INITIALIZED - 1, x), a
      000017 5A               [ 2]   98 	decw	x
      000018 26 F7            [ 1]   99 	jrne	00003$
      00001A                        100 00004$:
                                    101 ; stm8_genXINIT() end
                                    102 	.area GSFINAL
      000000 CCr00r80         [ 2]  103 	jp	__sdcc_program_startup
                                    104 ;--------------------------------------------------------
                                    105 ; Home
                                    106 ;--------------------------------------------------------
                                    107 	.area HOME
                                    108 	.area HOME
      000080                        109 __sdcc_program_startup:
      000080 CCr00r00         [ 2]  110 	jp	_main
                                    111 ;	return from main will return to caller
                                    112 ;--------------------------------------------------------
                                    113 ; code
                                    114 ;--------------------------------------------------------
                                    115 	.area CODE
                           000000   116 	Smain$main$0 ==.
                                    117 ;	./src/main.c: 42: void main(void)
                                    118 ; genLabel
                                    119 ;	-----------------------------------------
                                    120 ;	 function main
                                    121 ;	-----------------------------------------
                                    122 ;	Register assignment is optimal.
                                    123 ;	Stack space usage: 0 bytes.
      000000                        124 _main:
                           000000   125 	Smain$main$1 ==.
                           000000   126 	Smain$main$2 ==.
                                    127 ;	./src/main.c: 45: while (1)
                                    128 ; genLabel
      000000                        129 00102$:
                                    130 ; genGoto
      000000 CCr00r00         [ 2]  131 	jp	00102$
                                    132 ; genLabel
      000003                        133 00104$:
                           000003   134 	Smain$main$3 ==.
                                    135 ;	./src/main.c: 49: }
                                    136 ; genEndFunction
                           000003   137 	Smain$main$4 ==.
                           000003   138 	XG$main$0$0 ==.
      000003 81               [ 4]  139 	ret
                           000004   140 	Smain$main$5 ==.
                                    141 	.area CODE
                                    142 	.area CONST
                                    143 	.area INITIALIZER
                                    144 	.area CABS (ABS)
                                    145 
                                    146 	.area .debug_line (NOLOAD)
      000000 00 00 00 D2            147 	.dw	0,Ldebug_line_end-Ldebug_line_start
      000004                        148 Ldebug_line_start:
      000004 00 02                  149 	.dw	2
      000006 00 00 00 B0            150 	.dw	0,Ldebug_line_stmt-6-Ldebug_line_start
      00000A 01                     151 	.db	1
      00000B 01                     152 	.db	1
      00000C FB                     153 	.db	-5
      00000D 0F                     154 	.db	15
      00000E 0A                     155 	.db	10
      00000F 00                     156 	.db	0
      000010 01                     157 	.db	1
      000011 01                     158 	.db	1
      000012 01                     159 	.db	1
      000013 01                     160 	.db	1
      000014 00                     161 	.db	0
      000015 00                     162 	.db	0
      000016 00                     163 	.db	0
      000017 01                     164 	.db	1
      000018 2F 75 73 72 2F 6C 6F   165 	.ascii "/usr/local/bin/../share/sdcc/include/stm8"
             63 61 6C 2F 62 69 6E
             2F 2E 2E 2F 73 68 61
             72 65 2F 73 64 63 63
             2F 69 6E 63 6C 75 64
             65 2F 73 74 6D 38
      000041 00                     166 	.db	0
      000042 2F 75 73 72 2F 6C 6F   167 	.ascii "/usr/local/share/sdcc/include/stm8"
             63 61 6C 2F 73 68 61
             72 65 2F 73 64 63 63
             2F 69 6E 63 6C 75 64
             65 2F 73 74 6D 38
      000064 00                     168 	.db	0
      000065 2F 75 73 72 2F 6C 6F   169 	.ascii "/usr/local/bin/../share/sdcc/include"
             63 61 6C 2F 62 69 6E
             2F 2E 2E 2F 73 68 61
             72 65 2F 73 64 63 63
             2F 69 6E 63 6C 75 64
             65
      000089 00                     170 	.db	0
      00008A 2F 75 73 72 2F 6C 6F   171 	.ascii "/usr/local/share/sdcc/include"
             63 61 6C 2F 73 68 61
             72 65 2F 73 64 63 63
             2F 69 6E 63 6C 75 64
             65
      0000A7 00                     172 	.db	0
      0000A8 00                     173 	.db	0
      0000A9 2E 2F 73 72 63 2F 6D   174 	.ascii "./src/main.c"
             61 69 6E 2E 63
      0000B5 00                     175 	.db	0
      0000B6 00                     176 	.uleb128	0
      0000B7 00                     177 	.uleb128	0
      0000B8 00                     178 	.uleb128	0
      0000B9 00                     179 	.db	0
      0000BA                        180 Ldebug_line_stmt:
      0000BA 00                     181 	.db	0
      0000BB 05                     182 	.uleb128	5
      0000BC 02                     183 	.db	2
      0000BD 00 00r00r00            184 	.dw	0,(Smain$main$0)
      0000C1 03                     185 	.db	3
      0000C2 29                     186 	.sleb128	41
      0000C3 01                     187 	.db	1
      0000C4 09                     188 	.db	9
      0000C5 00 00                  189 	.dw	Smain$main$2-Smain$main$0
      0000C7 03                     190 	.db	3
      0000C8 03                     191 	.sleb128	3
      0000C9 01                     192 	.db	1
      0000CA 09                     193 	.db	9
      0000CB 00 03                  194 	.dw	Smain$main$3-Smain$main$2
      0000CD 03                     195 	.db	3
      0000CE 04                     196 	.sleb128	4
      0000CF 01                     197 	.db	1
      0000D0 09                     198 	.db	9
      0000D1 00 01                  199 	.dw	1+Smain$main$4-Smain$main$3
      0000D3 00                     200 	.db	0
      0000D4 01                     201 	.uleb128	1
      0000D5 01                     202 	.db	1
      0000D6                        203 Ldebug_line_end:
                                    204 
                                    205 	.area .debug_loc (NOLOAD)
      000000                        206 Ldebug_loc_start:
      000000 00 00r00r00            207 	.dw	0,(Smain$main$1)
      000004 00 00r00r04            208 	.dw	0,(Smain$main$5)
      000008 00 02                  209 	.dw	2
      00000A 78                     210 	.db	120
      00000B 01                     211 	.sleb128	1
      00000C 00 00 00 00            212 	.dw	0,0
      000010 00 00 00 00            213 	.dw	0,0
                                    214 
                                    215 	.area .debug_abbrev (NOLOAD)
      000000                        216 Ldebug_abbrev:
      000000 01                     217 	.uleb128	1
      000001 11                     218 	.uleb128	17
      000002 01                     219 	.db	1
      000003 03                     220 	.uleb128	3
      000004 08                     221 	.uleb128	8
      000005 10                     222 	.uleb128	16
      000006 06                     223 	.uleb128	6
      000007 13                     224 	.uleb128	19
      000008 0B                     225 	.uleb128	11
      000009 25                     226 	.uleb128	37
      00000A 08                     227 	.uleb128	8
      00000B 00                     228 	.uleb128	0
      00000C 00                     229 	.uleb128	0
      00000D 02                     230 	.uleb128	2
      00000E 2E                     231 	.uleb128	46
      00000F 00                     232 	.db	0
      000010 03                     233 	.uleb128	3
      000011 08                     234 	.uleb128	8
      000012 11                     235 	.uleb128	17
      000013 01                     236 	.uleb128	1
      000014 12                     237 	.uleb128	18
      000015 01                     238 	.uleb128	1
      000016 3F                     239 	.uleb128	63
      000017 0C                     240 	.uleb128	12
      000018 40                     241 	.uleb128	64
      000019 06                     242 	.uleb128	6
      00001A 00                     243 	.uleb128	0
      00001B 00                     244 	.uleb128	0
      00001C 00                     245 	.uleb128	0
                                    246 
                                    247 	.area .debug_info (NOLOAD)
      000000 00 00 00 4A            248 	.dw	0,Ldebug_info_end-Ldebug_info_start
      000004                        249 Ldebug_info_start:
      000004 00 02                  250 	.dw	2
      000006 00 00r00r00            251 	.dw	0,(Ldebug_abbrev)
      00000A 04                     252 	.db	4
      00000B 01                     253 	.uleb128	1
      00000C 2E 2F 73 72 63 2F 6D   254 	.ascii "./src/main.c"
             61 69 6E 2E 63
      000018 00                     255 	.db	0
      000019 00 00r00r00            256 	.dw	0,(Ldebug_line_start+-4)
      00001D 01                     257 	.db	1
      00001E 53 44 43 43 20 76 65   258 	.ascii "SDCC version 4.1.0 #12072"
             72 73 69 6F 6E 20 34
             2E 31 2E 30 20 23 31
             32 30 37 32
      000037 00                     259 	.db	0
      000038 02                     260 	.uleb128	2
      000039 6D 61 69 6E            261 	.ascii "main"
      00003D 00                     262 	.db	0
      00003E 00 00r00r00            263 	.dw	0,(_main)
      000042 00 00r00r04            264 	.dw	0,(XG$main$0$0+1)
      000046 01                     265 	.db	1
      000047 00 00r00r00            266 	.dw	0,(Ldebug_loc_start)
      00004B 00                     267 	.uleb128	0
      00004C 00                     268 	.uleb128	0
      00004D 00                     269 	.uleb128	0
      00004E                        270 Ldebug_info_end:
                                    271 
                                    272 	.area .debug_pubnames (NOLOAD)
      000000 00 00 00 17            273 	.dw	0,Ldebug_pubnames_end-Ldebug_pubnames_start
      000004                        274 Ldebug_pubnames_start:
      000004 00 02                  275 	.dw	2
      000006 00 00r00r00            276 	.dw	0,(Ldebug_info_start-4)
      00000A 00 00 00 4E            277 	.dw	0,4+Ldebug_info_end-Ldebug_info_start
      00000E 00 00 00 38            278 	.dw	0,56
      000012 6D 61 69 6E            279 	.ascii "main"
      000016 00                     280 	.db	0
      000017 00 00 00 00            281 	.dw	0,0
      00001B                        282 Ldebug_pubnames_end:
                                    283 
                                    284 	.area .debug_frame (NOLOAD)
      000000 00 00                  285 	.dw	0
      000002 00 0E                  286 	.dw	Ldebug_CIE0_end-Ldebug_CIE0_start
      000004                        287 Ldebug_CIE0_start:
      000004 FF FF                  288 	.dw	0xffff
      000006 FF FF                  289 	.dw	0xffff
      000008 01                     290 	.db	1
      000009 00                     291 	.db	0
      00000A 01                     292 	.uleb128	1
      00000B 7F                     293 	.sleb128	-1
      00000C 09                     294 	.db	9
      00000D 0C                     295 	.db	12
      00000E 08                     296 	.uleb128	8
      00000F 02                     297 	.uleb128	2
      000010 89                     298 	.db	137
      000011 01                     299 	.uleb128	1
      000012                        300 Ldebug_CIE0_end:
      000012 00 00 00 13            301 	.dw	0,19
      000016 00 00r00r00            302 	.dw	0,(Ldebug_CIE0_start-4)
      00001A 00 00r00r00            303 	.dw	0,(Smain$main$1)	;initial loc
      00001E 00 00 00 04            304 	.dw	0,Smain$main$5-Smain$main$1
      000022 01                     305 	.db	1
      000023 00 00r00r00            306 	.dw	0,(Smain$main$1)
      000027 0E                     307 	.db	14
      000028 02                     308 	.uleb128	2
