##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_QENC
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_QENC:R)
		5.2::Critical Path Report for (Clock_QENC:R vs. Clock_QENC:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_PWM                      | N/A                    | Target: 1.00 MHz   | 
Clock: Clock_PWM(fixed-function)      | N/A                    | Target: 1.00 MHz   | 
Clock: Clock_QENC                     | Frequency: 40.69 MHz   | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                      | Frequency: 146.04 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                          | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                          | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                   | N/A                    | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                    | Target: 48.00 MHz  | 
Clock: comp_clk                       | N/A                    | Target: 1.00 MHz   | 
Clock: comp_clk(fixed-function)       | N/A                    | Target: 1.00 MHz   | 
Clock: timer_clock_1                  | N/A                    | Target: 1.00 MHz   | 
Clock: timer_clock_1(fixed-function)  | N/A                    | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_QENC    Clock_QENC     83333.3          58758       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_QENC     20833.3          13986       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase             
--------------  ------------  ---------------------------  
D1_A(0)_PAD     24995         CyBUS_CLK:R                  
D1_B(0)_PAD     23579         CyBUS_CLK:R                  
D2_A(0)_PAD     27242         CyBUS_CLK:R                  
D2_B(0)_PAD     26037         CyBUS_CLK:R                  
EN_A(0)_PAD     27402         CyBUS_CLK:R                  
EN_B(0)_PAD     26666         CyBUS_CLK:R                  
IN1_A(0)_PAD    25279         Clock_PWM(fixed-function):R  
IN1_B(0)_PAD    20660         Clock_PWM(fixed-function):R  
IN2_A(0)_PAD    35139         Clock_PWM(fixed-function):R  
IN2_B(0)_PAD    36292         Clock_PWM(fixed-function):R  
Sout_M1(0)_PAD  24831         comp_clk(fixed-function):R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_QENC
****************************************
Clock: Clock_QENC
Frequency: 40.69 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58758p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20345
-------------------------------------   ----- 
End-of-path arrival time (ps)           20345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell9      5122   8622  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  11972  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3244  15215  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  20345  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  20345  58758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 146.04 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ENCD_A_2(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 13986p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_QENC:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3338
-------------------------------------   ---- 
End-of-path arrival time (ps)           3338
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ENCD_A_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
ENCD_A_2(0)_SYNC/out                           synccell      1020   1020  13986  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0  macrocell23   2318   3338  13986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell23         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_QENC:R)
************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ENCD_A_2(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 13986p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_QENC:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3338
-------------------------------------   ---- 
End-of-path arrival time (ps)           3338
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ENCD_A_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
ENCD_A_2(0)_SYNC/out                           synccell      1020   1020  13986  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0  macrocell23   2318   3338  13986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell23         0      0  RISE       1


5.2::Critical Path Report for (Clock_QENC:R vs. Clock_QENC:R)
*************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58758p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20345
-------------------------------------   ----- 
End-of-path arrival time (ps)           20345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell9      5122   8622  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  11972  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3244  15215  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  20345  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  20345  58758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ENCD_A_2(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 13986p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_QENC:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3338
-------------------------------------   ---- 
End-of-path arrival time (ps)           3338
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ENCD_A_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
ENCD_A_2(0)_SYNC/out                           synccell      1020   1020  13986  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0  macrocell23   2318   3338  13986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell23         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ENCD_B_1(0)_SYNC/out
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 13987p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_QENC:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3336
-------------------------------------   ---- 
End-of-path arrival time (ps)           3336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ENCD_B_1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
ENCD_B_1(0)_SYNC/out                           synccell      1020   1020  13987  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/main_0  macrocell26   2316   3336  13987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell26         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ENCD_B_2(0)_SYNC/out
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 14004p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_QENC:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3320
-------------------------------------   ---- 
End-of-path arrival time (ps)           3320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ENCD_B_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
ENCD_B_2(0)_SYNC/out                           synccell      1020   1020  14004  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0  macrocell29   2300   3320  14004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell29         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ENCD_A_1(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 14005p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_QENC:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3319
-------------------------------------   ---- 
End-of-path arrival time (ps)           3319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ENCD_A_1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
ENCD_A_1(0)_SYNC/out                           synccell      1020   1020  14005  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0  macrocell20   2299   3319  14005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell20         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58758p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20345
-------------------------------------   ----- 
End-of-path arrival time (ps)           20345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell9      5122   8622  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  11972  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3244  15215  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  20345  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  20345  58758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61118p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17985
-------------------------------------   ----- 
End-of-path arrival time (ps)           17985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_1                macrocell2      3470   6970  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10320  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2535  12855  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  17985  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  17985  61118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 62058p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15215
-------------------------------------   ----- 
End-of-path arrival time (ps)           15215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell9      5122   8622  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  11972  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3244  15215  62058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 62976p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14297
-------------------------------------   ----- 
End-of-path arrival time (ps)           14297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell9      5122   8622  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  11972  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   2326  14297  62976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_7
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 64078p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15746
-------------------------------------   ----- 
End-of-path arrival time (ps)           15746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  64078  RISE       1
\QuadDec_M1:Net_1251_split\/main_3   macrocell37   8305   9555  64078  RISE       1
\QuadDec_M1:Net_1251_split\/q        macrocell37   3350  12905  64078  RISE       1
\QuadDec_M1:Net_1251\/main_7         macrocell32   2841  15746  64078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 64418p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12855
-------------------------------------   ----- 
End-of-path arrival time (ps)           12855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_1                macrocell2      3470   6970  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10320  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2535  12855  64418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 64421p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12852
-------------------------------------   ----- 
End-of-path arrival time (ps)           12852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_1                macrocell2      3470   6970  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10320  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2532  12852  64421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1203\/main_5
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 64613p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15211
-------------------------------------   ----- 
End-of-path arrival time (ps)           15211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q             macrocell56   1250   1250  62065  RISE       1
\QuadDec_M2:Net_1203_split\/main_0  macrocell18   8326   9576  64613  RISE       1
\QuadDec_M2:Net_1203_split\/q       macrocell18   3350  12926  64613  RISE       1
\QuadDec_M2:Net_1203\/main_5        macrocell53   2284  15211  64613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell53         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1251\/main_7
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 65679p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14144
-------------------------------------   ----- 
End-of-path arrival time (ps)           14144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q     macrocell58   1250   1250  65679  RISE       1
\QuadDec_M2:Net_1251_split\/main_5  macrocell1    5871   7121  65679  RISE       1
\QuadDec_M2:Net_1251_split\/q       macrocell1    3350  10471  65679  RISE       1
\QuadDec_M2:Net_1251\/main_7        macrocell46   3674  14144  65679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1203\/main_5
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 65763p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14060
-------------------------------------   ----- 
End-of-path arrival time (ps)           14060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  64150  RISE       1
\QuadDec_M1:Net_1203_split\/main_2   macrocell51   7162   8412  65763  RISE       1
\QuadDec_M1:Net_1203_split\/q        macrocell51   3350  11762  65763  RISE       1
\QuadDec_M1:Net_1203\/main_5         macrocell39   2299  14060  65763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell39         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66042p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11232
-------------------------------------   ----- 
End-of-path arrival time (ps)           11232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell53         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                                    macrocell53     1250   1250  62742  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     3393   4643  62742  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   7993  62742  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   3239  11232  66042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66682p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10592
-------------------------------------   ----- 
End-of-path arrival time (ps)           10592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell39         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                                    macrocell39     1250   1250  63386  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2790   4040  63386  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7390  63386  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   3202  10592  66682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66686p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10587
-------------------------------------   ----- 
End-of-path arrival time (ps)           10587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell39         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                                    macrocell39     1250   1250  63386  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2790   4040  63386  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7390  63386  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3197  10587  66686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66960p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10313
-------------------------------------   ----- 
End-of-path arrival time (ps)           10313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell53         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                                    macrocell53     1250   1250  62742  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     3393   4643  62742  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   7993  62742  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   2320  10313  66960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 67627p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15206
-------------------------------------   ----- 
End-of-path arrival time (ps)           15206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                macrocell32    1250   1250  67486  RISE       1
\QuadDec_M1:Net_530\/main_1            macrocell7     5405   6655  67627  RISE       1
\QuadDec_M1:Net_530\/q                 macrocell7     3350  10005  67627  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_0  statusicell2   5201  15206  67627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68150p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14684
-------------------------------------   ----- 
End-of-path arrival time (ps)           14684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_3\/main_0            macrocell12     5524   9024  68150  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  12374  68150  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2310  14684  68150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 68515p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14319
-------------------------------------   ----- 
End-of-path arrival time (ps)           14319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell50         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/q  macrocell50    1250   1250  68515  RISE       1
\QuadDec_M2:Net_611\/main_2                  macrocell15    4153   5403  68515  RISE       1
\QuadDec_M2:Net_611\/q                       macrocell15    3350   8753  68515  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_1        statusicell4   5566  14319  68515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69613p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13221
-------------------------------------   ----- 
End-of-path arrival time (ps)           13221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  69613  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  69613  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  69613  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2256   5886  69613  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350   9236  69613  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    3985  13221  69613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1251\/main_1
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 69690p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10134
-------------------------------------   ----- 
End-of-path arrival time (ps)           10134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q       macrocell56   1250   1250  62065  RISE       1
\QuadDec_M2:Net_1251\/main_1  macrocell46   8884  10134  69690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 69705p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10119
-------------------------------------   ----- 
End-of-path arrival time (ps)           10119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q               macrocell56   1250   1250  62065  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_0  macrocell58   8869  10119  69705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 69745p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10078
-------------------------------------   ----- 
End-of-path arrival time (ps)           10078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q   macrocell41   1250   1250  64078  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_2  macrocell45   8828  10078  69745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 69806p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10017
-------------------------------------   ----- 
End-of-path arrival time (ps)           10017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q   macrocell40   1250   1250  64150  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_1  macrocell45   8767  10017  69806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69936p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12898
-------------------------------------   ----- 
End-of-path arrival time (ps)           12898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  62176  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  62176  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  62176  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_2\/main_0            macrocell4      3293   6683  69936  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350  10033  69936  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2865  12898  69936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 69960p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12873
-------------------------------------   ----- 
End-of-path arrival time (ps)           12873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                macrocell32    1250   1250  67486  RISE       1
\QuadDec_M1:Net_611\/main_1            macrocell8     5405   6655  69960  RISE       1
\QuadDec_M1:Net_611\/q                 macrocell8     3350  10005  69960  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_1  statusicell2   2869  12873  69960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 70122p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell46         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                                    macrocell46     1250   1250  66221  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   5901   7151  70122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 70245p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9579
-------------------------------------   ---- 
End-of-path arrival time (ps)           9579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell48     6079   9579  70245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell48         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70266p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12567
-------------------------------------   ----- 
End-of-path arrival time (ps)           12567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_3\/main_0            macrocell5      3470   6970  70266  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  10320  70266  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2247  12567  70266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Net_1275\/main_0
Capture Clock  : \QuadDec_M2:Net_1275\/clock_0
Path slack     : 70285p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9538
-------------------------------------   ---- 
End-of-path arrival time (ps)           9538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  58758  RISE       1
\QuadDec_M2:Net_1275\/main_0                             macrocell49     6038   9538  70285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1275\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_2
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 70566p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  64150  RISE       1
\QuadDec_M1:Net_1251\/main_2         macrocell32   8007   9257  70566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1203\/main_0
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 70567p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9256
-------------------------------------   ---- 
End-of-path arrival time (ps)           9256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  64150  RISE       1
\QuadDec_M1:Net_1203\/main_0         macrocell39   8006   9256  70567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell39         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 70567p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9256
-------------------------------------   ---- 
End-of-path arrival time (ps)           9256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  64150  RISE       1
\QuadDec_M1:bQuadDec:error\/main_1   macrocell43   8006   9256  70567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 70584p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9239
-------------------------------------   ---- 
End-of-path arrival time (ps)           9239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q   macrocell40   1250   1250  64150  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_1  macrocell44   7989   9239  70584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 70599p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6674
-------------------------------------   ---- 
End-of-path arrival time (ps)           6674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                                    macrocell32     1250   1250  67486  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   5424   6674  70599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 70673p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9150
-------------------------------------   ---- 
End-of-path arrival time (ps)           9150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q       macrocell59   1250   1250  65737  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_5  macrocell58   7900   9150  70673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1203\/main_4
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 70680p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9144
-------------------------------------   ---- 
End-of-path arrival time (ps)           9144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell59   1250   1250  65737  RISE       1
\QuadDec_M2:Net_1203\/main_4     macrocell53   7894   9144  70680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell53         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:Net_1203\/main_1
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 70800p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9023
-------------------------------------   ---- 
End-of-path arrival time (ps)           9023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  64078  RISE       1
\QuadDec_M1:Net_1203\/main_1         macrocell39   7773   9023  70800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell39         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 70800p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9023
-------------------------------------   ---- 
End-of-path arrival time (ps)           9023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  64078  RISE       1
\QuadDec_M1:bQuadDec:error\/main_2   macrocell43   7773   9023  70800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 70811p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9012
-------------------------------------   ---- 
End-of-path arrival time (ps)           9012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q   macrocell41   1250   1250  64078  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_2  macrocell44   7762   9012  70811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1251\/main_6
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 70835p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8988
-------------------------------------   ---- 
End-of-path arrival time (ps)           8988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell59   1250   1250  65737  RISE       1
\QuadDec_M2:Net_1251\/main_6     macrocell46   7738   8988  70835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 71041p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8783
-------------------------------------   ---- 
End-of-path arrival time (ps)           8783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q       macrocell58   1250   1250  65679  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_4  macrocell59   7533   8783  71041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1260\/main_2
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 71044p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8780
-------------------------------------   ---- 
End-of-path arrival time (ps)           8780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell58   1250   1250  65679  RISE       1
\QuadDec_M2:Net_1260\/main_2     macrocell56   7530   8780  71044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 71071p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8752
-------------------------------------   ---- 
End-of-path arrival time (ps)           8752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q   macrocell54   1250   1250  66024  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_1  macrocell58   7502   8752  71071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 71147p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                                    macrocell32     1250   1250  67486  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   4876   6126  71147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71175p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11659
-------------------------------------   ----- 
End-of-path arrival time (ps)           11659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  61384  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  61384  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  61384  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_2\/main_0            macrocell11     2606   5996  71175  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350   9346  71175  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2313  11659  71175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 71198p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11635
-------------------------------------   ----- 
End-of-path arrival time (ps)           11635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell50         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/q  macrocell50    1250   1250  68515  RISE       1
\QuadDec_M2:Net_530\/main_2                  macrocell14    4710   5960  71198  RISE       1
\QuadDec_M2:Net_530\/q                       macrocell14    3350   9310  71198  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_0        statusicell4   2326  11635  71198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71210p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11623
-------------------------------------   ----- 
End-of-path arrival time (ps)           11623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  71210  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  71210  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  71210  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_0\/main_0             macrocell10     2313   5943  71210  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350   9293  71210  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2330  11623  71210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1251\/main_5
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 71599p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell58   1250   1250  65679  RISE       1
\QuadDec_M2:Net_1251\/main_5     macrocell46   6975   8225  71599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1260\/main_1
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 71634p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8190
-------------------------------------   ---- 
End-of-path arrival time (ps)           8190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell43   1250   1250  65976  RISE       1
\QuadDec_M1:Net_1260\/main_1   macrocell42   6940   8190  71634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 71634p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8190
-------------------------------------   ---- 
End-of-path arrival time (ps)           8190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q         macrocell43   1250   1250  65976  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_3  macrocell45   6940   8190  71634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 71957p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q   macrocell55   1250   1250  67283  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_2  macrocell58   6616   7866  71957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 72027p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q         macrocell57   1250   1250  66954  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_3  macrocell58   6547   7797  72027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_3
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 72038p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7785
-------------------------------------   ---- 
End-of-path arrival time (ps)           7785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  64078  RISE       1
\QuadDec_M1:Net_1251\/main_3         macrocell32   6535   7785  72038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:Net_1251\/main_2
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 72074p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7750
-------------------------------------   ---- 
End-of-path arrival time (ps)           7750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell54   1250   1250  66024  RISE       1
\QuadDec_M2:Net_1251\/main_2         macrocell46   6500   7750  72074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:Net_1203\/main_0
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 72110p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7713
-------------------------------------   ---- 
End-of-path arrival time (ps)           7713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell54   1250   1250  66024  RISE       1
\QuadDec_M2:Net_1203\/main_0         macrocell53   6463   7713  72110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell53         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 72142p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7682
-------------------------------------   ---- 
End-of-path arrival time (ps)           7682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q     macrocell58   1250   1250  65679  RISE       1
\QuadDec_M2:bQuadDec:error\/main_4  macrocell57   6432   7682  72142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1251\/main_1
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 72173p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7651
-------------------------------------   ---- 
End-of-path arrival time (ps)           7651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q       macrocell42   1250   1250  63677  RISE       1
\QuadDec_M1:Net_1251\/main_1  macrocell32   6401   7651  72173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72177p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10656
-------------------------------------   ----- 
End-of-path arrival time (ps)           10656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  58758  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    7156  10656  72177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 72301p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell46         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                                    macrocell46     1250   1250  66221  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   3722   4972  72301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:Net_1203\/main_1
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 72529p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell55   1250   1250  67283  RISE       1
\QuadDec_M2:Net_1203\/main_1         macrocell53   6045   7295  72529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell53         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 72683p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10151
-------------------------------------   ----- 
End-of-path arrival time (ps)           10151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                macrocell56    1250   1250  62065  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_2  statusicell4   8901  10151  72683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 72730p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7093
-------------------------------------   ---- 
End-of-path arrival time (ps)           7093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q               macrocell42   1250   1250  63677  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_0  macrocell44   5843   7093  72730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 72853p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell34     3470   6970  72853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell34         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Net_1275\/main_0
Capture Clock  : \QuadDec_M1:Net_1275\/clock_0
Path slack     : 72853p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  61118  RISE       1
\QuadDec_M1:Net_1275\/main_0                             macrocell35     3470   6970  72853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1275\/clock_0                              macrocell35         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1251\/main_6
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 72864p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6959
-------------------------------------   ---- 
End-of-path arrival time (ps)           6959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell45   1250   1250  67914  RISE       1
\QuadDec_M1:Net_1251\/main_6     macrocell32   5709   6959  72864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1203\/main_4
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 72870p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6953
-------------------------------------   ---- 
End-of-path arrival time (ps)           6953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell45   1250   1250  67914  RISE       1
\QuadDec_M1:Net_1203\/main_4     macrocell39   5703   6953  72870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell39         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 72870p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6953
-------------------------------------   ---- 
End-of-path arrival time (ps)           6953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q     macrocell45   1250   1250  67914  RISE       1
\QuadDec_M1:bQuadDec:error\/main_5  macrocell43   5703   6953  72870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Net_1275\/main_1
Capture Clock  : \QuadDec_M2:Net_1275\/clock_0
Path slack     : 72910p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6913
-------------------------------------   ---- 
End-of-path arrival time (ps)           6913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  61384  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  61384  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  61384  RISE       1
\QuadDec_M2:Net_1275\/main_1                             macrocell49     3523   6913  72910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1275\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:Net_1251\/main_3
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 72917p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell55   1250   1250  67283  RISE       1
\QuadDec_M2:Net_1251\/main_3         macrocell46   5656   6906  72917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 72997p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6826
-------------------------------------   ---- 
End-of-path arrival time (ps)           6826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q         macrocell43   1250   1250  65976  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_3  macrocell44   5576   6826  72997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1203\/main_3
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 73039p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell58   1250   1250  65679  RISE       1
\QuadDec_M2:Net_1203\/main_3     macrocell53   5534   6784  73039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell53         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1203\/main_2
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 73127p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6697
-------------------------------------   ---- 
End-of-path arrival time (ps)           6697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell57   1250   1250  66954  RISE       1
\QuadDec_M2:Net_1203\/main_2   macrocell53   5447   6697  73127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell53         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 73141p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  62176  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  62176  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  62176  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell33     3293   6683  73141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell33         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 73205p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q             macrocell42   1250   1250  63677  RISE       1
\QuadDec_M1:bQuadDec:error\/main_0  macrocell43   5369   6619  73205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1260\/main_1
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 73737p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell57   1250   1250  66954  RISE       1
\QuadDec_M2:Net_1260\/main_1   macrocell56   4837   6087  73737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 73836p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  61384  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  61384  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  61384  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell47     2597   5987  73836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell47         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 73837p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q   macrocell54   1250   1250  66024  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_1  macrocell59   4737   5987  73837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M2:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73881p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  71210  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  71210  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  71210  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/main_0          macrocell50     2313   5943  73881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell50         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 73894p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell54   1250   1250  66024  RISE       1
\QuadDec_M2:bQuadDec:error\/main_1   macrocell57   4679   5929  73894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1251\/main_4
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 73909p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell43   1250   1250  65976  RISE       1
\QuadDec_M1:Net_1251\/main_4   macrocell32   4664   5914  73909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Net_1275\/main_1
Capture Clock  : \QuadDec_M1:Net_1275\/clock_0
Path slack     : 73911p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  62176  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  62176  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  62176  RISE       1
\QuadDec_M1:Net_1275\/main_1                             macrocell35     2523   5913  73911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1275\/clock_0                              macrocell35         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73938p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  69613  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  69613  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  69613  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell36     2256   5886  73938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell36         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1203\/main_2
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 73989p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell43   1250   1250  65976  RISE       1
\QuadDec_M1:Net_1203\/main_2   macrocell39   4584   5834  73989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell39         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 73989p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q       macrocell43   1250   1250  65976  RISE       1
\QuadDec_M1:bQuadDec:error\/main_3  macrocell43   4584   5834  73989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 74114p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q       macrocell45   1250   1250  67914  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_5  macrocell44   4460   5710  74114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1260\/main_2
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 74155p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell44   1250   1250  67975  RISE       1
\QuadDec_M1:Net_1260\/main_2     macrocell42   4419   5669  74155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 74155p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q       macrocell44   1250   1250  67975  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_4  macrocell45   4419   5669  74155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 74166p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/q  macrocell20   1250   1250  74166  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_0  macrocell40   4407   5657  74166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 74177p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5646
-------------------------------------   ---- 
End-of-path arrival time (ps)           5646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q       macrocell58   1250   1250  65679  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_4  macrocell58   4396   5646  74177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 74194p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5629
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/q       macrocell26   1250   1250  74194  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/main_0  macrocell27   4379   5629  74194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell27         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 74351p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q             macrocell56   1250   1250  62065  RISE       1
\QuadDec_M2:bQuadDec:error\/main_0  macrocell57   4222   5472  74351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 74504p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8329
-------------------------------------   ---- 
End-of-path arrival time (ps)           8329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q          macrocell43    1250   1250  65976  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_3  statusicell2   7079   8329  74504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 74513p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5310
-------------------------------------   ---- 
End-of-path arrival time (ps)           5310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q     macrocell59   1250   1250  65737  RISE       1
\QuadDec_M2:bQuadDec:error\/main_5  macrocell57   4060   5310  74513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 74594p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8239
-------------------------------------   ---- 
End-of-path arrival time (ps)           8239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q          macrocell57    1250   1250  66954  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_3  statusicell4   6989   8239  74594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 74719p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/q       macrocell20   1250   1250  74166  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/main_0  macrocell21   3855   5105  74719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell21         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 74719p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5104
-------------------------------------   ---- 
End-of-path arrival time (ps)           5104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell55   1250   1250  67283  RISE       1
\QuadDec_M2:bQuadDec:error\/main_2   macrocell57   3854   5104  74719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 74751p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/q  macrocell26   1250   1250  74194  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_0  macrocell54   3822   5072  74751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 75021p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q         macrocell57   1250   1250  66954  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_3  macrocell59   3552   4802  75021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 75028p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q               macrocell56   1250   1250  62065  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_0  macrocell59   3545   4795  75028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1260\/main_0
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 75029p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q       macrocell56   1250   1250  62065  RISE       1
\QuadDec_M2:Net_1260\/main_0  macrocell56   3545   4795  75029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 75163p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q       macrocell59   1250   1250  65737  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_5  macrocell59   3411   4661  75163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 75168p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7666
-------------------------------------   ---- 
End-of-path arrival time (ps)           7666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                macrocell42    1250   1250  63677  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_2  statusicell2   6416   7666  75168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1251\/main_4
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 75174p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell57   1250   1250  66954  RISE       1
\QuadDec_M2:Net_1251\/main_4   macrocell46   3399   4649  75174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75180p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell53         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                              macrocell53   1250   1250  62742  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell52   3393   4643  75180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell52         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 75224p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q       macrocell44   1250   1250  67975  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_4  macrocell44   3349   4599  75224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1251\/main_5
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 75225p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4598
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell44   1250   1250  67975  RISE       1
\QuadDec_M1:Net_1251\/main_5     macrocell32   3348   4598  75225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1260\/main_3
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 75282p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell59   1250   1250  65737  RISE       1
\QuadDec_M2:Net_1260\/main_3     macrocell56   3291   4541  75282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 75337p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7497
-------------------------------------   ---- 
End-of-path arrival time (ps)           7497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  61118  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    3997   7497  75337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1260\/main_0
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 75415p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q       macrocell42   1250   1250  63677  RISE       1
\QuadDec_M1:Net_1260\/main_0  macrocell42   3158   4408  75415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 75415p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q               macrocell42   1250   1250  63677  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_0  macrocell45   3158   4408  75415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1203\/main_3
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 75471p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell44   1250   1250  67975  RISE       1
\QuadDec_M1:Net_1203\/main_3     macrocell39   3102   4352  75471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell39         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 75471p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q     macrocell44   1250   1250  67975  RISE       1
\QuadDec_M1:bQuadDec:error\/main_4  macrocell43   3102   4352  75471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 75501p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q   macrocell55   1250   1250  67283  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_2  macrocell59   3072   4322  75501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75638p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q       macrocell55   1250   1250  67283  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_3  macrocell55   2936   4186  75638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Net_1251\/main_0
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 75773p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell46         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q       macrocell46   1250   1250  66221  RISE       1
\QuadDec_M2:Net_1251\/main_0  macrocell46   2801   4051  75773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75783p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell39         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                              macrocell39   1250   1250  63386  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell38   2790   4040  75783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell38         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75788p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/q       macrocell21   1250   1250  75788  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/main_0  macrocell22   2785   4035  75788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell22         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75790p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/q  macrocell21   1250   1250  75788  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_1  macrocell40   2784   4034  75790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 75796p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/q       macrocell24   1250   1250  75796  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/main_0  macrocell25   2777   4027  75796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell25         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75806p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/q  macrocell24   1250   1250  75796  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_1  macrocell41   2768   4018  75806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1260\/main_3
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 75877p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell45   1250   1250  67914  RISE       1
\QuadDec_M1:Net_1260\/main_3     macrocell42   2696   3946  75877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 75877p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q       macrocell45   1250   1250  67914  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_5  macrocell45   2696   3946  75877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 75934p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q       macrocell57   1250   1250  66954  RISE       1
\QuadDec_M2:bQuadDec:error\/main_3  macrocell57   2639   3889  75934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75945p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q       macrocell41   1250   1250  64078  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_3  macrocell41   2628   3878  75945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Net_1251\/main_0
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 75954p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q       macrocell32   1250   1250  67486  RISE       1
\QuadDec_M1:Net_1251\/main_0  macrocell32   2619   3869  75954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75967p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q       macrocell40   1250   1250  64150  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_3  macrocell40   2607   3857  75967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75977p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/q  macrocell30   1250   1250  75977  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_1  macrocell55   2596   3846  75977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 75979p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/q       macrocell30   1250   1250  75977  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/main_0  macrocell31   2594   3844  75979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell31         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75981p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/q  macrocell29   1250   1250  75981  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_0  macrocell55   2592   3842  75981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 75981p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/q       macrocell29   1250   1250  75981  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/main_0  macrocell30   2592   3842  75981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell30         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76261p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/q  macrocell22   1250   1250  76261  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_2  macrocell40   2312   3562  76261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76267p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/q  macrocell25   1250   1250  76267  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_2  macrocell41   2306   3556  76267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 76271p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell23         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/q       macrocell23   1250   1250  76271  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/main_0  macrocell24   2302   3552  76271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell24         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76271p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/q  macrocell23   1250   1250  76271  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_0  macrocell41   2302   3552  76271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76281p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/q       macrocell27   1250   1250  76281  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/main_0  macrocell28   2292   3542  76281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell28         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76281p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/q  macrocell27   1250   1250  76281  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_1  macrocell54   2292   3542  76281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76282p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/q  macrocell31   1250   1250  76282  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_2  macrocell55   2291   3541  76282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76283p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q       macrocell54   1250   1250  66024  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_3  macrocell54   2290   3540  76283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/q  macrocell28   1250   1250  76287  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_2  macrocell54   2286   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 77898p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                             macrocell56    1250   1250  62065  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   4185   5435  77898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 78897p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                             macrocell42    1250   1250  63677  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   3186   4436  78897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

