Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 18 16:50:47 2023
| Host         : MediaHLS running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ywfan/SOCD_Lab/lab_3/lab-fir/fir_vivado/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.528        0.000                      0                  526        0.140        0.000                      0                  526        8.000        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 8.500}      17.000          58.824          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.528        0.000                      0                  392        0.140        0.000                      0                  392        8.000        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axis_clk           axis_clk                11.920        0.000                      0                  134        3.975        0.000                      0                  134  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 waddr_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        16.367ns  (logic 10.816ns (66.082%)  route 5.551ns (33.918%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  waddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  waddr_r_reg[5]/Q
                         net (fo=17, unplaced)        1.030     3.964    waddr_r_reg_n_0_[5]
                                                                      r  p_i_36/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.639 r  p_i_36/CO[3]
                         net (fo=1, unplaced)         0.009     4.648    p_i_36_n_0
                                                                      r  p_i_28/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.765 r  p_i_28/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    p_i_28_n_0
                                                                      r  p_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.944 r  p_i_22/CO[1]
                         net (fo=20, unplaced)        0.775     5.719    p_i_22_n_2
                                                                      r  p_i_23/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.865     6.584 r  p_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     6.584    p_i_23_n_0
                                                                      r  p_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.701 r  p_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     6.701    p_i_18_n_0
                                                                      r  p_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.953 f  p_i_17/CO[2]
                         net (fo=1, unplaced)         0.452     7.405    mul_0/CO[0]
                                                                      f  mul_0/p_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.310     7.715 f  mul_0/p_i_16/O
                         net (fo=32, unplaced)        0.520     8.235    mul_0/mul_a1
                                                                      f  mul_0/p__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  mul_0/p__0_i_1/O
                         net (fo=1, unplaced)         0.800     9.159    mul_0/mul_a[16]
                                                                      r  mul_0/p__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.195 r  mul_0/p__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.250    mul_0/p__0_n_106
                                                                      r  mul_0/p__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.768 r  mul_0/p__1/P[0]
                         net (fo=2, unplaced)         0.800    15.568    mul_0/p__1_n_105
                                                                      r  mul_0/p_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  mul_0/p_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.692    mul_0/p_carry_i_3_n_0
                                                                      r  mul_0/p_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.225 r  mul_0/p_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.234    mul_0/p_carry_n_0
                                                                      r  mul_0/p_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.351 r  mul_0/p_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    16.351    mul_0/p_carry__0_n_0
                                                                      r  mul_0/p_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.682 r  mul_0/p_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    17.311    mul_0/p__3[27]
                                                                      r  mul_0/acc_r[24]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    17.618 r  mul_0/acc_r[24]_i_2/O
                         net (fo=1, unplaced)         0.473    18.091    mul_0/acc_r[24]_i_2_n_0
                                                                      r  mul_0/acc_r_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.487 r  mul_0/acc_r_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    18.487    mul_0/acc_r_reg[24]_i_1_n_0
                                                                      r  mul_0/acc_r_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    18.824 r  mul_0/acc_r_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    18.824    mul_0_n_30
                         FDCE                                         r  acc_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[29]/C
                         clock pessimism              0.184    19.311    
                         clock uncertainty           -0.035    19.276    
                         FDCE (Setup_fdce_C_D)        0.076    19.352    acc_r_reg[29]
  -------------------------------------------------------------------
                         required time                         19.352    
                         arrival time                         -18.824    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 waddr_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        16.361ns  (logic 10.810ns (66.070%)  route 5.551ns (33.930%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  waddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  waddr_r_reg[5]/Q
                         net (fo=17, unplaced)        1.030     3.964    waddr_r_reg_n_0_[5]
                                                                      r  p_i_36/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.639 r  p_i_36/CO[3]
                         net (fo=1, unplaced)         0.009     4.648    p_i_36_n_0
                                                                      r  p_i_28/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.765 r  p_i_28/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    p_i_28_n_0
                                                                      r  p_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.944 r  p_i_22/CO[1]
                         net (fo=20, unplaced)        0.775     5.719    p_i_22_n_2
                                                                      r  p_i_23/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.865     6.584 r  p_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     6.584    p_i_23_n_0
                                                                      r  p_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.701 r  p_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     6.701    p_i_18_n_0
                                                                      r  p_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.953 f  p_i_17/CO[2]
                         net (fo=1, unplaced)         0.452     7.405    mul_0/CO[0]
                                                                      f  mul_0/p_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.310     7.715 f  mul_0/p_i_16/O
                         net (fo=32, unplaced)        0.520     8.235    mul_0/mul_a1
                                                                      f  mul_0/p__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  mul_0/p__0_i_1/O
                         net (fo=1, unplaced)         0.800     9.159    mul_0/mul_a[16]
                                                                      r  mul_0/p__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.195 r  mul_0/p__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.250    mul_0/p__0_n_106
                                                                      r  mul_0/p__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.768 r  mul_0/p__1/P[0]
                         net (fo=2, unplaced)         0.800    15.568    mul_0/p__1_n_105
                                                                      r  mul_0/p_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  mul_0/p_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.692    mul_0/p_carry_i_3_n_0
                                                                      r  mul_0/p_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.225 r  mul_0/p_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.234    mul_0/p_carry_n_0
                                                                      r  mul_0/p_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.351 r  mul_0/p_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    16.351    mul_0/p_carry__0_n_0
                                                                      r  mul_0/p_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.682 r  mul_0/p_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    17.311    mul_0/p__3[27]
                                                                      r  mul_0/acc_r[24]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    17.618 r  mul_0/acc_r[24]_i_2/O
                         net (fo=1, unplaced)         0.473    18.091    mul_0/acc_r[24]_i_2_n_0
                                                                      r  mul_0/acc_r_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.487 r  mul_0/acc_r_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    18.487    mul_0/acc_r_reg[24]_i_1_n_0
                                                                      r  mul_0/acc_r_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.818 r  mul_0/acc_r_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    18.818    mul_0_n_28
                         FDCE                                         r  acc_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[31]/C
                         clock pessimism              0.184    19.311    
                         clock uncertainty           -0.035    19.276    
                         FDCE (Setup_fdce_C_D)        0.076    19.352    acc_r_reg[31]
  -------------------------------------------------------------------
                         required time                         19.352    
                         arrival time                         -18.818    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 waddr_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        16.286ns  (logic 10.735ns (65.914%)  route 5.551ns (34.086%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  waddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  waddr_r_reg[5]/Q
                         net (fo=17, unplaced)        1.030     3.964    waddr_r_reg_n_0_[5]
                                                                      r  p_i_36/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.639 r  p_i_36/CO[3]
                         net (fo=1, unplaced)         0.009     4.648    p_i_36_n_0
                                                                      r  p_i_28/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.765 r  p_i_28/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    p_i_28_n_0
                                                                      r  p_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.944 r  p_i_22/CO[1]
                         net (fo=20, unplaced)        0.775     5.719    p_i_22_n_2
                                                                      r  p_i_23/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.865     6.584 r  p_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     6.584    p_i_23_n_0
                                                                      r  p_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.701 r  p_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     6.701    p_i_18_n_0
                                                                      r  p_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.953 f  p_i_17/CO[2]
                         net (fo=1, unplaced)         0.452     7.405    mul_0/CO[0]
                                                                      f  mul_0/p_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.310     7.715 f  mul_0/p_i_16/O
                         net (fo=32, unplaced)        0.520     8.235    mul_0/mul_a1
                                                                      f  mul_0/p__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  mul_0/p__0_i_1/O
                         net (fo=1, unplaced)         0.800     9.159    mul_0/mul_a[16]
                                                                      r  mul_0/p__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.195 r  mul_0/p__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.250    mul_0/p__0_n_106
                                                                      r  mul_0/p__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.768 r  mul_0/p__1/P[0]
                         net (fo=2, unplaced)         0.800    15.568    mul_0/p__1_n_105
                                                                      r  mul_0/p_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  mul_0/p_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.692    mul_0/p_carry_i_3_n_0
                                                                      r  mul_0/p_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.225 r  mul_0/p_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.234    mul_0/p_carry_n_0
                                                                      r  mul_0/p_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.351 r  mul_0/p_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    16.351    mul_0/p_carry__0_n_0
                                                                      r  mul_0/p_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.682 r  mul_0/p_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    17.311    mul_0/p__3[27]
                                                                      r  mul_0/acc_r[24]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    17.618 r  mul_0/acc_r[24]_i_2/O
                         net (fo=1, unplaced)         0.473    18.091    mul_0/acc_r[24]_i_2_n_0
                                                                      r  mul_0/acc_r_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.487 r  mul_0/acc_r_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    18.487    mul_0/acc_r_reg[24]_i_1_n_0
                                                                      r  mul_0/acc_r_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    18.743 r  mul_0/acc_r_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    18.743    mul_0_n_29
                         FDCE                                         r  acc_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[30]/C
                         clock pessimism              0.184    19.311    
                         clock uncertainty           -0.035    19.276    
                         FDCE (Setup_fdce_C_D)        0.076    19.352    acc_r_reg[30]
  -------------------------------------------------------------------
                         required time                         19.352    
                         arrival time                         -18.743    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 waddr_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        16.262ns  (logic 10.711ns (65.863%)  route 5.551ns (34.137%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  waddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  waddr_r_reg[5]/Q
                         net (fo=17, unplaced)        1.030     3.964    waddr_r_reg_n_0_[5]
                                                                      r  p_i_36/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.639 r  p_i_36/CO[3]
                         net (fo=1, unplaced)         0.009     4.648    p_i_36_n_0
                                                                      r  p_i_28/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.765 r  p_i_28/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    p_i_28_n_0
                                                                      r  p_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.944 r  p_i_22/CO[1]
                         net (fo=20, unplaced)        0.775     5.719    p_i_22_n_2
                                                                      r  p_i_23/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.865     6.584 r  p_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     6.584    p_i_23_n_0
                                                                      r  p_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.701 r  p_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     6.701    p_i_18_n_0
                                                                      r  p_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.953 f  p_i_17/CO[2]
                         net (fo=1, unplaced)         0.452     7.405    mul_0/CO[0]
                                                                      f  mul_0/p_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.310     7.715 f  mul_0/p_i_16/O
                         net (fo=32, unplaced)        0.520     8.235    mul_0/mul_a1
                                                                      f  mul_0/p__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  mul_0/p__0_i_1/O
                         net (fo=1, unplaced)         0.800     9.159    mul_0/mul_a[16]
                                                                      r  mul_0/p__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.195 r  mul_0/p__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.250    mul_0/p__0_n_106
                                                                      r  mul_0/p__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.768 r  mul_0/p__1/P[0]
                         net (fo=2, unplaced)         0.800    15.568    mul_0/p__1_n_105
                                                                      r  mul_0/p_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  mul_0/p_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.692    mul_0/p_carry_i_3_n_0
                                                                      r  mul_0/p_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.225 r  mul_0/p_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.234    mul_0/p_carry_n_0
                                                                      r  mul_0/p_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.351 r  mul_0/p_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    16.351    mul_0/p_carry__0_n_0
                                                                      r  mul_0/p_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.682 r  mul_0/p_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    17.311    mul_0/p__3[27]
                                                                      r  mul_0/acc_r[24]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    17.618 r  mul_0/acc_r[24]_i_2/O
                         net (fo=1, unplaced)         0.473    18.091    mul_0/acc_r[24]_i_2_n_0
                                                                      r  mul_0/acc_r_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.487 r  mul_0/acc_r_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    18.487    mul_0/acc_r_reg[24]_i_1_n_0
                                                                      r  mul_0/acc_r_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    18.719 r  mul_0/acc_r_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    18.719    mul_0_n_31
                         FDCE                                         r  acc_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[28]/C
                         clock pessimism              0.184    19.311    
                         clock uncertainty           -0.035    19.276    
                         FDCE (Setup_fdce_C_D)        0.076    19.352    acc_r_reg[28]
  -------------------------------------------------------------------
                         required time                         19.352    
                         arrival time                         -18.719    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 waddr_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        16.250ns  (logic 10.699ns (65.838%)  route 5.551ns (34.162%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  waddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  waddr_r_reg[5]/Q
                         net (fo=17, unplaced)        1.030     3.964    waddr_r_reg_n_0_[5]
                                                                      r  p_i_36/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.639 r  p_i_36/CO[3]
                         net (fo=1, unplaced)         0.009     4.648    p_i_36_n_0
                                                                      r  p_i_28/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.765 r  p_i_28/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    p_i_28_n_0
                                                                      r  p_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.944 r  p_i_22/CO[1]
                         net (fo=20, unplaced)        0.775     5.719    p_i_22_n_2
                                                                      r  p_i_23/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.865     6.584 r  p_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     6.584    p_i_23_n_0
                                                                      r  p_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.701 r  p_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     6.701    p_i_18_n_0
                                                                      r  p_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.953 f  p_i_17/CO[2]
                         net (fo=1, unplaced)         0.452     7.405    mul_0/CO[0]
                                                                      f  mul_0/p_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.310     7.715 f  mul_0/p_i_16/O
                         net (fo=32, unplaced)        0.520     8.235    mul_0/mul_a1
                                                                      f  mul_0/p__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  mul_0/p__0_i_1/O
                         net (fo=1, unplaced)         0.800     9.159    mul_0/mul_a[16]
                                                                      r  mul_0/p__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.195 r  mul_0/p__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.250    mul_0/p__0_n_106
                                                                      r  mul_0/p__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.768 r  mul_0/p__1/P[0]
                         net (fo=2, unplaced)         0.800    15.568    mul_0/p__1_n_105
                                                                      r  mul_0/p_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  mul_0/p_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.692    mul_0/p_carry_i_3_n_0
                                                                      r  mul_0/p_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.225 r  mul_0/p_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.234    mul_0/p_carry_n_0
                                                                      r  mul_0/p_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.565 r  mul_0/p_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    17.194    mul_0/p__3[23]
                                                                      r  mul_0/acc_r[20]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    17.501 r  mul_0/acc_r[20]_i_2/O
                         net (fo=1, unplaced)         0.473    17.974    mul_0/acc_r[20]_i_2_n_0
                                                                      r  mul_0/acc_r_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.370 r  mul_0/acc_r_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    18.370    mul_0/acc_r_reg[20]_i_1_n_0
                                                                      r  mul_0/acc_r_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    18.707 r  mul_0/acc_r_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    18.707    mul_0_n_26
                         FDCE                                         r  acc_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[25]/C
                         clock pessimism              0.184    19.311    
                         clock uncertainty           -0.035    19.276    
                         FDCE (Setup_fdce_C_D)        0.076    19.352    acc_r_reg[25]
  -------------------------------------------------------------------
                         required time                         19.352    
                         arrival time                         -18.707    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 waddr_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        16.244ns  (logic 10.693ns (65.826%)  route 5.551ns (34.174%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  waddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  waddr_r_reg[5]/Q
                         net (fo=17, unplaced)        1.030     3.964    waddr_r_reg_n_0_[5]
                                                                      r  p_i_36/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.639 r  p_i_36/CO[3]
                         net (fo=1, unplaced)         0.009     4.648    p_i_36_n_0
                                                                      r  p_i_28/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.765 r  p_i_28/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    p_i_28_n_0
                                                                      r  p_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.944 r  p_i_22/CO[1]
                         net (fo=20, unplaced)        0.775     5.719    p_i_22_n_2
                                                                      r  p_i_23/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.865     6.584 r  p_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     6.584    p_i_23_n_0
                                                                      r  p_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.701 r  p_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     6.701    p_i_18_n_0
                                                                      r  p_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.953 f  p_i_17/CO[2]
                         net (fo=1, unplaced)         0.452     7.405    mul_0/CO[0]
                                                                      f  mul_0/p_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.310     7.715 f  mul_0/p_i_16/O
                         net (fo=32, unplaced)        0.520     8.235    mul_0/mul_a1
                                                                      f  mul_0/p__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  mul_0/p__0_i_1/O
                         net (fo=1, unplaced)         0.800     9.159    mul_0/mul_a[16]
                                                                      r  mul_0/p__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.195 r  mul_0/p__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.250    mul_0/p__0_n_106
                                                                      r  mul_0/p__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.768 r  mul_0/p__1/P[0]
                         net (fo=2, unplaced)         0.800    15.568    mul_0/p__1_n_105
                                                                      r  mul_0/p_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  mul_0/p_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.692    mul_0/p_carry_i_3_n_0
                                                                      r  mul_0/p_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.225 r  mul_0/p_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.234    mul_0/p_carry_n_0
                                                                      r  mul_0/p_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.565 r  mul_0/p_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    17.194    mul_0/p__3[23]
                                                                      r  mul_0/acc_r[20]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    17.501 r  mul_0/acc_r[20]_i_2/O
                         net (fo=1, unplaced)         0.473    17.974    mul_0/acc_r[20]_i_2_n_0
                                                                      r  mul_0/acc_r_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.370 r  mul_0/acc_r_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    18.370    mul_0/acc_r_reg[20]_i_1_n_0
                                                                      r  mul_0/acc_r_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.701 r  mul_0/acc_r_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    18.701    mul_0_n_24
                         FDCE                                         r  acc_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[27]/C
                         clock pessimism              0.184    19.311    
                         clock uncertainty           -0.035    19.276    
                         FDCE (Setup_fdce_C_D)        0.076    19.352    acc_r_reg[27]
  -------------------------------------------------------------------
                         required time                         19.352    
                         arrival time                         -18.701    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 waddr_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        16.169ns  (logic 10.618ns (65.667%)  route 5.551ns (34.333%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  waddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  waddr_r_reg[5]/Q
                         net (fo=17, unplaced)        1.030     3.964    waddr_r_reg_n_0_[5]
                                                                      r  p_i_36/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.639 r  p_i_36/CO[3]
                         net (fo=1, unplaced)         0.009     4.648    p_i_36_n_0
                                                                      r  p_i_28/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.765 r  p_i_28/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    p_i_28_n_0
                                                                      r  p_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.944 r  p_i_22/CO[1]
                         net (fo=20, unplaced)        0.775     5.719    p_i_22_n_2
                                                                      r  p_i_23/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.865     6.584 r  p_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     6.584    p_i_23_n_0
                                                                      r  p_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.701 r  p_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     6.701    p_i_18_n_0
                                                                      r  p_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.953 f  p_i_17/CO[2]
                         net (fo=1, unplaced)         0.452     7.405    mul_0/CO[0]
                                                                      f  mul_0/p_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.310     7.715 f  mul_0/p_i_16/O
                         net (fo=32, unplaced)        0.520     8.235    mul_0/mul_a1
                                                                      f  mul_0/p__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  mul_0/p__0_i_1/O
                         net (fo=1, unplaced)         0.800     9.159    mul_0/mul_a[16]
                                                                      r  mul_0/p__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.195 r  mul_0/p__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.250    mul_0/p__0_n_106
                                                                      r  mul_0/p__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.768 r  mul_0/p__1/P[0]
                         net (fo=2, unplaced)         0.800    15.568    mul_0/p__1_n_105
                                                                      r  mul_0/p_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  mul_0/p_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.692    mul_0/p_carry_i_3_n_0
                                                                      r  mul_0/p_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.225 r  mul_0/p_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.234    mul_0/p_carry_n_0
                                                                      r  mul_0/p_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.565 r  mul_0/p_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    17.194    mul_0/p__3[23]
                                                                      r  mul_0/acc_r[20]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    17.501 r  mul_0/acc_r[20]_i_2/O
                         net (fo=1, unplaced)         0.473    17.974    mul_0/acc_r[20]_i_2_n_0
                                                                      r  mul_0/acc_r_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.370 r  mul_0/acc_r_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    18.370    mul_0/acc_r_reg[20]_i_1_n_0
                                                                      r  mul_0/acc_r_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    18.626 r  mul_0/acc_r_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    18.626    mul_0_n_25
                         FDCE                                         r  acc_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[26]/C
                         clock pessimism              0.184    19.311    
                         clock uncertainty           -0.035    19.276    
                         FDCE (Setup_fdce_C_D)        0.076    19.352    acc_r_reg[26]
  -------------------------------------------------------------------
                         required time                         19.352    
                         arrival time                         -18.626    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 waddr_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        16.145ns  (logic 10.594ns (65.616%)  route 5.551ns (34.384%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  waddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  waddr_r_reg[5]/Q
                         net (fo=17, unplaced)        1.030     3.964    waddr_r_reg_n_0_[5]
                                                                      r  p_i_36/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.639 r  p_i_36/CO[3]
                         net (fo=1, unplaced)         0.009     4.648    p_i_36_n_0
                                                                      r  p_i_28/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.765 r  p_i_28/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    p_i_28_n_0
                                                                      r  p_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.944 r  p_i_22/CO[1]
                         net (fo=20, unplaced)        0.775     5.719    p_i_22_n_2
                                                                      r  p_i_23/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.865     6.584 r  p_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     6.584    p_i_23_n_0
                                                                      r  p_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.701 r  p_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     6.701    p_i_18_n_0
                                                                      r  p_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.953 f  p_i_17/CO[2]
                         net (fo=1, unplaced)         0.452     7.405    mul_0/CO[0]
                                                                      f  mul_0/p_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.310     7.715 f  mul_0/p_i_16/O
                         net (fo=32, unplaced)        0.520     8.235    mul_0/mul_a1
                                                                      f  mul_0/p__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  mul_0/p__0_i_1/O
                         net (fo=1, unplaced)         0.800     9.159    mul_0/mul_a[16]
                                                                      r  mul_0/p__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.195 r  mul_0/p__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.250    mul_0/p__0_n_106
                                                                      r  mul_0/p__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.768 r  mul_0/p__1/P[0]
                         net (fo=2, unplaced)         0.800    15.568    mul_0/p__1_n_105
                                                                      r  mul_0/p_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  mul_0/p_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.692    mul_0/p_carry_i_3_n_0
                                                                      r  mul_0/p_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.225 r  mul_0/p_carry/CO[3]
                         net (fo=1, unplaced)         0.009    16.234    mul_0/p_carry_n_0
                                                                      r  mul_0/p_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.565 r  mul_0/p_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    17.194    mul_0/p__3[23]
                                                                      r  mul_0/acc_r[20]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    17.501 r  mul_0/acc_r[20]_i_2/O
                         net (fo=1, unplaced)         0.473    17.974    mul_0/acc_r[20]_i_2_n_0
                                                                      r  mul_0/acc_r_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.370 r  mul_0/acc_r_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    18.370    mul_0/acc_r_reg[20]_i_1_n_0
                                                                      r  mul_0/acc_r_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    18.602 r  mul_0/acc_r_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    18.602    mul_0_n_27
                         FDCE                                         r  acc_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[24]/C
                         clock pessimism              0.184    19.311    
                         clock uncertainty           -0.035    19.276    
                         FDCE (Setup_fdce_C_D)        0.076    19.352    acc_r_reg[24]
  -------------------------------------------------------------------
                         required time                         19.352    
                         arrival time                         -18.602    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 waddr_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        16.020ns  (logic 10.478ns (65.404%)  route 5.542ns (34.596%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  waddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  waddr_r_reg[5]/Q
                         net (fo=17, unplaced)        1.030     3.964    waddr_r_reg_n_0_[5]
                                                                      r  p_i_36/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.639 r  p_i_36/CO[3]
                         net (fo=1, unplaced)         0.009     4.648    p_i_36_n_0
                                                                      r  p_i_28/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.765 r  p_i_28/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    p_i_28_n_0
                                                                      r  p_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.944 r  p_i_22/CO[1]
                         net (fo=20, unplaced)        0.775     5.719    p_i_22_n_2
                                                                      r  p_i_23/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.865     6.584 r  p_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     6.584    p_i_23_n_0
                                                                      r  p_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.701 r  p_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     6.701    p_i_18_n_0
                                                                      r  p_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.953 f  p_i_17/CO[2]
                         net (fo=1, unplaced)         0.452     7.405    mul_0/CO[0]
                                                                      f  mul_0/p_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.310     7.715 f  mul_0/p_i_16/O
                         net (fo=32, unplaced)        0.520     8.235    mul_0/mul_a1
                                                                      f  mul_0/p__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  mul_0/p__0_i_1/O
                         net (fo=1, unplaced)         0.800     9.159    mul_0/mul_a[16]
                                                                      r  mul_0/p__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.195 r  mul_0/p__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.250    mul_0/p__0_n_106
                                                                      r  mul_0/p__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.768 r  mul_0/p__1/P[0]
                         net (fo=2, unplaced)         0.800    15.568    mul_0/p__1_n_105
                                                                      r  mul_0/p_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  mul_0/p_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.692    mul_0/p_carry_i_3_n_0
                                                                      r  mul_0/p_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.335 r  mul_0/p_carry/O[3]
                         net (fo=2, unplaced)         0.629    16.964    mul_0/p__3[19]
                                                                      r  mul_0/acc_r[16]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    17.271 r  mul_0/acc_r[16]_i_2/O
                         net (fo=1, unplaced)         0.473    17.744    mul_0/acc_r[16]_i_2_n_0
                                                                      r  mul_0/acc_r_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.140 r  mul_0/acc_r_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    18.140    mul_0/acc_r_reg[16]_i_1_n_0
                                                                      r  mul_0/acc_r_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    18.477 r  mul_0/acc_r_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    18.477    mul_0_n_22
                         FDCE                                         r  acc_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[21]/C
                         clock pessimism              0.184    19.311    
                         clock uncertainty           -0.035    19.276    
                         FDCE (Setup_fdce_C_D)        0.076    19.352    acc_r_reg[21]
  -------------------------------------------------------------------
                         required time                         19.352    
                         arrival time                         -18.477    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 waddr_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        16.014ns  (logic 10.472ns (65.391%)  route 5.542ns (34.609%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  waddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  waddr_r_reg[5]/Q
                         net (fo=17, unplaced)        1.030     3.964    waddr_r_reg_n_0_[5]
                                                                      r  p_i_36/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.639 r  p_i_36/CO[3]
                         net (fo=1, unplaced)         0.009     4.648    p_i_36_n_0
                                                                      r  p_i_28/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.765 r  p_i_28/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    p_i_28_n_0
                                                                      r  p_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.944 r  p_i_22/CO[1]
                         net (fo=20, unplaced)        0.775     5.719    p_i_22_n_2
                                                                      r  p_i_23/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.865     6.584 r  p_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     6.584    p_i_23_n_0
                                                                      r  p_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.701 r  p_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     6.701    p_i_18_n_0
                                                                      r  p_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.953 f  p_i_17/CO[2]
                         net (fo=1, unplaced)         0.452     7.405    mul_0/CO[0]
                                                                      f  mul_0/p_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.310     7.715 f  mul_0/p_i_16/O
                         net (fo=32, unplaced)        0.520     8.235    mul_0/mul_a1
                                                                      f  mul_0/p__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  mul_0/p__0_i_1/O
                         net (fo=1, unplaced)         0.800     9.159    mul_0/mul_a[16]
                                                                      r  mul_0/p__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.195 r  mul_0/p__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    13.250    mul_0/p__0_n_106
                                                                      r  mul_0/p__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.768 r  mul_0/p__1/P[0]
                         net (fo=2, unplaced)         0.800    15.568    mul_0/p__1_n_105
                                                                      r  mul_0/p_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    15.692 r  mul_0/p_carry_i_3/O
                         net (fo=1, unplaced)         0.000    15.692    mul_0/p_carry_i_3_n_0
                                                                      r  mul_0/p_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.335 r  mul_0/p_carry/O[3]
                         net (fo=2, unplaced)         0.629    16.964    mul_0/p__3[19]
                                                                      r  mul_0/acc_r[16]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    17.271 r  mul_0/acc_r[16]_i_2/O
                         net (fo=1, unplaced)         0.473    17.744    mul_0/acc_r[16]_i_2_n_0
                                                                      r  mul_0/acc_r_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.140 r  mul_0/acc_r_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    18.140    mul_0/acc_r_reg[16]_i_1_n_0
                                                                      r  mul_0/acc_r_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.471 r  mul_0/acc_r_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    18.471    mul_0_n_20
                         FDCE                                         r  acc_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[23]/C
                         clock pessimism              0.184    19.311    
                         clock uncertainty           -0.035    19.276    
                         FDCE (Setup_fdce_C_D)        0.076    19.352    acc_r_reg[23]
  -------------------------------------------------------------------
                         required time                         19.352    
                         arrival time                         -18.471    
  -------------------------------------------------------------------
                         slack                                  0.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 last_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            FSM_onehot_state_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.248ns (64.629%)  route 0.136ns (35.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  last_r_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    last_r
                                                                      r  sm_tlast_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.061 r  sm_tlast_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.061    sm_tlast_OBUF
                         FDCE                                         r  FSM_onehot_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_r_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    FSM_onehot_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 FSM_onehot_state_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            FSM_onehot_state_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.147ns (49.067%)  route 0.153ns (50.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  FSM_onehot_state_r_reg[0]/Q
                         net (fo=5, unplaced)         0.153     0.977    ap_done
                         FDPE                                         r  FSM_onehot_state_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  FSM_onehot_state_r_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)        -0.009     0.814    FSM_onehot_state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 FSM_onehot_state_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            FSM_onehot_state_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.245ns (60.092%)  route 0.163ns (39.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  FSM_onehot_state_r_reg[2]/Q
                         net (fo=37, unplaced)        0.163     0.987    sm_tvalid_OBUF
                                                                      r  FSM_onehot_state_r[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.085 r  FSM_onehot_state_r[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.085    FSM_onehot_state_r[3]_i_1_n_0
                         FDCE                                         r  FSM_onehot_state_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_r_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    FSM_onehot_state_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            i_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.245ns (59.783%)  route 0.165ns (40.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  i_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  i_r_reg[2]/Q
                         net (fo=45, unplaced)        0.165     0.989    i_r_reg[2]
                                                                      r  i_r[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.087 r  i_r[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.087    i_r[2]_i_1_n_0
                         FDCE                                         r  i_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  i_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    i_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            i_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.245ns (59.599%)  route 0.166ns (40.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  i_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  i_r_reg[0]/Q
                         net (fo=51, unplaced)        0.166     0.991    i_r_reg[0]
                                                                      f  i_r[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.089 r  i_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.089    i_r[0]_i_1_n_0
                         FDCE                                         r  i_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  i_r_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    i_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 i_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            i_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.248ns (60.075%)  route 0.165ns (39.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  i_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  i_r_reg[2]/Q
                         net (fo=45, unplaced)        0.165     0.989    i_r_reg[2]
                                                                      r  i_r[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.090 r  i_r[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.090    i_r[3]_i_1_n_0
                         FDCE                                         r  i_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  i_r_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    i_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            i_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.248ns (59.892%)  route 0.166ns (40.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  i_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  i_r_reg[0]/Q
                         net (fo=51, unplaced)        0.166     0.991    i_r_reg[0]
                                                                      r  i_r[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.092 r  i_r[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.092    i_r[1]_i_1_n_0
                         FDCE                                         r  i_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  i_r_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    i_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 FSM_onehot_state_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            FSM_onehot_state_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.147ns (45.722%)  route 0.175ns (54.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  FSM_onehot_state_r_reg[3]/Q
                         net (fo=46, unplaced)        0.175     0.999    ss_tready_OBUF
                         FDCE                                         r  FSM_onehot_state_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_r_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    FSM_onehot_state_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 FSM_onehot_state_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            FSM_onehot_state_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.147ns (45.543%)  route 0.176ns (54.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  FSM_onehot_state_r_reg[4]/Q
                         net (fo=51, unplaced)        0.176     1.000    i_r
                         FDCE                                         r  FSM_onehot_state_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    FSM_onehot_state_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 acc_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.257ns (55.696%)  route 0.204ns (44.304%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  acc_r_reg[10]/Q
                         net (fo=2, unplaced)         0.204     1.029    mul_0/acc_r_reg[10]
                                                                      r  mul_0/acc_r[8]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     1.074 r  mul_0/acc_r[8]_i_7/O
                         net (fo=1, unplaced)         0.000     1.074    mul_0/acc_r[8]_i_7_n_0
                                                                      r  mul_0/acc_r_reg[8]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.139 r  mul_0/acc_r_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.139    mul_0_n_9
                         FDCE                                         r  acc_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    acc_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 8.500 }
Period(ns):         17.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         17.000      14.845               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         17.000      16.000               FSM_onehot_state_r_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         17.000      16.000               FSM_onehot_state_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         17.000      16.000               FSM_onehot_state_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         17.000      16.000               FSM_onehot_state_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         17.000      16.000               FSM_onehot_state_r_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         17.000      16.000               acc_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         17.000      16.000               acc_r_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         17.000      16.000               acc_r_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         17.000      16.000               acc_r_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         8.500       8.000                FSM_onehot_state_r_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.920ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            FSM_onehot_state_r_reg[1]/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 1.096ns (39.436%)  route 1.683ns (60.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.771    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.895 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.883     6.778    axilite_0_n_1
                         FDPE                                         f  FSM_onehot_state_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  FSM_onehot_state_r_reg[1]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    18.698    FSM_onehot_state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         18.698    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                 11.920    

Slack (MET) :             11.920ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            first_ten_data_r_reg/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 1.096ns (39.436%)  route 1.683ns (60.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.771    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.895 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.883     6.778    axilite_0_n_1
                         FDPE                                         f  first_ten_data_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  first_ten_data_r_reg/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    18.698    first_ten_data_r_reg
  -------------------------------------------------------------------
                         required time                         18.698    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                 11.920    

Slack (MET) :             11.962ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            FSM_onehot_state_r_reg[0]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 1.096ns (39.436%)  route 1.683ns (60.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.771    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.895 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.883     6.778    axilite_0_n_1
                         FDCE                                         f  FSM_onehot_state_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_r_reg[0]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.740    FSM_onehot_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                 11.962    

Slack (MET) :             11.962ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            FSM_onehot_state_r_reg[2]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 1.096ns (39.436%)  route 1.683ns (60.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.771    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.895 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.883     6.778    axilite_0_n_1
                         FDCE                                         f  FSM_onehot_state_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_r_reg[2]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.740    FSM_onehot_state_r_reg[2]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                 11.962    

Slack (MET) :             11.962ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            FSM_onehot_state_r_reg[3]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 1.096ns (39.436%)  route 1.683ns (60.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.771    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.895 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.883     6.778    axilite_0_n_1
                         FDCE                                         f  FSM_onehot_state_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_r_reg[3]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.740    FSM_onehot_state_r_reg[3]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                 11.962    

Slack (MET) :             11.962ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            FSM_onehot_state_r_reg[4]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 1.096ns (39.436%)  route 1.683ns (60.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.771    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.895 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.883     6.778    axilite_0_n_1
                         FDCE                                         f  FSM_onehot_state_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_r_reg[4]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.740    FSM_onehot_state_r_reg[4]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                 11.962    

Slack (MET) :             11.962ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[0]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 1.096ns (39.436%)  route 1.683ns (60.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.771    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.895 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.883     6.778    axilite_0_n_1
                         FDCE                                         f  acc_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[0]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.740    acc_r_reg[0]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                 11.962    

Slack (MET) :             11.962ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[10]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 1.096ns (39.436%)  route 1.683ns (60.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.771    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.895 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.883     6.778    axilite_0_n_1
                         FDCE                                         f  acc_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[10]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.740    acc_r_reg[10]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                 11.962    

Slack (MET) :             11.962ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[11]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 1.096ns (39.436%)  route 1.683ns (60.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.771    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.895 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.883     6.778    axilite_0_n_1
                         FDCE                                         f  acc_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[11]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.740    acc_r_reg[11]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                 11.962    

Slack (MET) :             11.962ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[12]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (axis_clk rise@17.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 1.096ns (39.436%)  route 1.683ns (60.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 19.128 - 17.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.771    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.895 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.883     6.778    axilite_0_n_1
                         FDCE                                         f  acc_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     17.000    17.000 r  
                                                      0.000    17.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    17.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    17.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    18.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    18.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.439    19.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[12]/C
                         clock pessimism              0.000    19.128    
                         clock uncertainty           -0.035    19.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.740    acc_r_reg[12]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                 11.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.975ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            FSM_onehot_state_r_reg[0]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.245ns (25.708%)  route 0.709ns (74.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     4.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     4.538    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     4.583 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.372     4.955    axilite_0_n_1
                         FDCE                                         f  FSM_onehot_state_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_r_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    FSM_onehot_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            FSM_onehot_state_r_reg[2]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.245ns (25.708%)  route 0.709ns (74.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     4.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     4.538    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     4.583 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.372     4.955    axilite_0_n_1
                         FDCE                                         f  FSM_onehot_state_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_r_reg[2]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    FSM_onehot_state_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            FSM_onehot_state_r_reg[3]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.245ns (25.708%)  route 0.709ns (74.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     4.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     4.538    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     4.583 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.372     4.955    axilite_0_n_1
                         FDCE                                         f  FSM_onehot_state_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_r_reg[3]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    FSM_onehot_state_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            FSM_onehot_state_r_reg[4]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.245ns (25.708%)  route 0.709ns (74.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     4.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     4.538    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     4.583 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.372     4.955    axilite_0_n_1
                         FDCE                                         f  FSM_onehot_state_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_state_r_reg[4]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    FSM_onehot_state_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[0]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.245ns (25.708%)  route 0.709ns (74.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     4.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     4.538    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     4.583 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.372     4.955    axilite_0_n_1
                         FDCE                                         f  acc_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[10]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.245ns (25.708%)  route 0.709ns (74.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     4.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     4.538    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     4.583 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.372     4.955    axilite_0_n_1
                         FDCE                                         f  acc_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[10]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[11]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.245ns (25.708%)  route 0.709ns (74.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     4.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     4.538    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     4.583 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.372     4.955    axilite_0_n_1
                         FDCE                                         f  acc_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[11]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[12]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.245ns (25.708%)  route 0.709ns (74.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     4.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     4.538    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     4.583 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.372     4.955    axilite_0_n_1
                         FDCE                                         f  acc_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[12]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[13]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.245ns (25.708%)  route 0.709ns (74.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     4.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     4.538    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     4.583 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.372     4.955    axilite_0_n_1
                         FDCE                                         f  acc_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[13]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            acc_r_reg[14]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.245ns (25.708%)  route 0.709ns (74.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     4.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     4.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     4.538    axilite_0/axis_rst_n_IBUF
                                                                      r  axilite_0/FSM_onehot_state_r[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     4.583 f  axilite_0/FSM_onehot_state_r[4]_i_2/O
                         net (fo=134, unplaced)       0.372     4.955    axilite_0_n_1
                         FDCE                                         f  acc_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=134, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_r_reg[14]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    acc_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  3.975    





