
uart.elf:     file format elf32-littlearm


Disassembly of section .text:

80100000 <_start>:
80100000:	e59fd028 	ldr	sp, [pc, #40]	; 80100030 <clean+0x14>
80100004:	eb000001 	bl	80100010 <clean_bss>
80100008:	fa000063 	blx	8010019c <main>

8010000c <halt>:
8010000c:	eafffffe 	b	8010000c <halt>

80100010 <clean_bss>:
80100010:	e59f101c 	ldr	r1, [pc, #28]	; 80100034 <clean+0x18>
80100014:	e59f201c 	ldr	r2, [pc, #28]	; 80100038 <clean+0x1c>
80100018:	e3a03000 	mov	r3, #0

8010001c <clean>:
8010001c:	e5813000 	str	r3, [r1]
80100020:	e2811004 	add	r1, r1, #4
80100024:	e1510002 	cmp	r1, r2
80100028:	1afffffb 	bne	8010001c <clean>
8010002c:	e1a0f00e 	mov	pc, lr
80100030:	80200000 	eorhi	r0, r0, r0
80100034:	801001ec 	andshi	r0, r0, ip, ror #3
80100038:	801001f4 			; <UNDEFINED> instruction: 0x801001f4

8010003c <Uart_Init>:
8010003c:	b480      	push	{r7}
8010003e:	af00      	add	r7, sp, #0
80100040:	f240 12ec 	movw	r2, #492	; 0x1ec
80100044:	f2c8 0210 	movt	r2, #32784	; 0x8010
80100048:	2384      	movs	r3, #132	; 0x84
8010004a:	f2c0 230e 	movt	r3, #526	; 0x20e
8010004e:	6013      	str	r3, [r2, #0]
80100050:	f240 12f0 	movw	r2, #496	; 0x1f0
80100054:	f2c8 0210 	movt	r2, #32784	; 0x8010
80100058:	2388      	movs	r3, #136	; 0x88
8010005a:	f2c0 230e 	movt	r3, #526	; 0x20e
8010005e:	6013      	str	r3, [r2, #0]
80100060:	f240 13f0 	movw	r3, #496	; 0x1f0
80100064:	f2c8 0310 	movt	r3, #32784	; 0x8010
80100068:	681b      	ldr	r3, [r3, #0]
8010006a:	2200      	movs	r2, #0
8010006c:	601a      	str	r2, [r3, #0]
8010006e:	f240 13ec 	movw	r3, #492	; 0x1ec
80100072:	f2c8 0310 	movt	r3, #32784	; 0x8010
80100076:	681b      	ldr	r3, [r3, #0]
80100078:	2200      	movs	r2, #0
8010007a:	601a      	str	r2, [r3, #0]
8010007c:	2300      	movs	r3, #0
8010007e:	f2c0 2302 	movt	r3, #514	; 0x202
80100082:	2200      	movs	r2, #0
80100084:	f2c0 2202 	movt	r2, #514	; 0x202
80100088:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
8010008c:	f042 0201 	orr.w	r2, r2, #1
80100090:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
80100094:	2200      	movs	r2, #0
80100096:	f2c0 2202 	movt	r2, #514	; 0x202
8010009a:	2300      	movs	r3, #0
8010009c:	f2c0 2302 	movt	r3, #514	; 0x202
801000a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
801000a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
801000a8:	f043 0326 	orr.w	r3, r3, #38	; 0x26
801000ac:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
801000b0:	2300      	movs	r3, #0
801000b2:	f2c0 2302 	movt	r3, #514	; 0x202
801000b6:	2200      	movs	r2, #0
801000b8:	f2c0 2202 	movt	r2, #514	; 0x202
801000bc:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
801000c0:	f042 0204 	orr.w	r2, r2, #4
801000c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
801000c8:	2300      	movs	r3, #0
801000ca:	f2c0 2302 	movt	r3, #514	; 0x202
801000ce:	f44f 7220 	mov.w	r2, #640	; 0x280
801000d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
801000d6:	2300      	movs	r3, #0
801000d8:	f2c0 2302 	movt	r3, #514	; 0x202
801000dc:	2247      	movs	r2, #71	; 0x47
801000de:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
801000e2:	2300      	movs	r3, #0
801000e4:	f2c0 2302 	movt	r3, #514	; 0x202
801000e8:	f640 4234 	movw	r2, #3124	; 0xc34
801000ec:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
801000f0:	2300      	movs	r3, #0
801000f2:	f2c0 2302 	movt	r3, #514	; 0x202
801000f6:	2200      	movs	r2, #0
801000f8:	f2c0 2202 	movt	r2, #514	; 0x202
801000fc:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
80100100:	f042 0201 	orr.w	r2, r2, #1
80100104:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
80100108:	bf00      	nop
8010010a:	46bd      	mov	sp, r7
8010010c:	f85d 7b04 	ldr.w	r7, [sp], #4
80100110:	4770      	bx	lr

80100112 <PutChar>:
80100112:	b480      	push	{r7}
80100114:	b083      	sub	sp, #12
80100116:	af00      	add	r7, sp, #0
80100118:	6078      	str	r0, [r7, #4]
8010011a:	bf00      	nop
8010011c:	2300      	movs	r3, #0
8010011e:	f2c0 2302 	movt	r3, #514	; 0x202
80100122:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
80100126:	f003 0308 	and.w	r3, r3, #8
8010012a:	2b00      	cmp	r3, #0
8010012c:	d0f6      	beq.n	8010011c <PutChar+0xa>
8010012e:	2300      	movs	r3, #0
80100130:	f2c0 2302 	movt	r3, #514	; 0x202
80100134:	687a      	ldr	r2, [r7, #4]
80100136:	b2d2      	uxtb	r2, r2
80100138:	641a      	str	r2, [r3, #64]	; 0x40
8010013a:	bf00      	nop
8010013c:	370c      	adds	r7, #12
8010013e:	46bd      	mov	sp, r7
80100140:	f85d 7b04 	ldr.w	r7, [sp], #4
80100144:	4770      	bx	lr

80100146 <GetChar>:
80100146:	b480      	push	{r7}
80100148:	af00      	add	r7, sp, #0
8010014a:	bf00      	nop
8010014c:	2300      	movs	r3, #0
8010014e:	f2c0 2302 	movt	r3, #514	; 0x202
80100152:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
80100156:	f003 0301 	and.w	r3, r3, #1
8010015a:	2b00      	cmp	r3, #0
8010015c:	d0f6      	beq.n	8010014c <GetChar+0x6>
8010015e:	2300      	movs	r3, #0
80100160:	f2c0 2302 	movt	r3, #514	; 0x202
80100164:	681b      	ldr	r3, [r3, #0]
80100166:	b2db      	uxtb	r3, r3
80100168:	4618      	mov	r0, r3
8010016a:	46bd      	mov	sp, r7
8010016c:	f85d 7b04 	ldr.w	r7, [sp], #4
80100170:	4770      	bx	lr

80100172 <PutStr>:
80100172:	b580      	push	{r7, lr}
80100174:	b082      	sub	sp, #8
80100176:	af00      	add	r7, sp, #0
80100178:	6078      	str	r0, [r7, #4]
8010017a:	e007      	b.n	8010018c <PutStr+0x1a>
8010017c:	687b      	ldr	r3, [r7, #4]
8010017e:	781b      	ldrb	r3, [r3, #0]
80100180:	4618      	mov	r0, r3
80100182:	f7ff ffc6 	bl	80100112 <PutChar>
80100186:	687b      	ldr	r3, [r7, #4]
80100188:	3301      	adds	r3, #1
8010018a:	607b      	str	r3, [r7, #4]
8010018c:	687b      	ldr	r3, [r7, #4]
8010018e:	781b      	ldrb	r3, [r3, #0]
80100190:	2b00      	cmp	r3, #0
80100192:	d1f3      	bne.n	8010017c <PutStr+0xa>
80100194:	bf00      	nop
80100196:	3708      	adds	r7, #8
80100198:	46bd      	mov	sp, r7
8010019a:	bd80      	pop	{r7, pc}

8010019c <main>:
8010019c:	b580      	push	{r7, lr}
8010019e:	b082      	sub	sp, #8
801001a0:	af00      	add	r7, sp, #0
801001a2:	f7ff ff4b 	bl	8010003c <Uart_Init>
801001a6:	f240 10dc 	movw	r0, #476	; 0x1dc
801001aa:	f2c8 0010 	movt	r0, #32784	; 0x8010
801001ae:	f7ff ffe0 	bl	80100172 <PutStr>
801001b2:	f7ff ffc8 	bl	80100146 <GetChar>
801001b6:	4603      	mov	r3, r0
801001b8:	71fb      	strb	r3, [r7, #7]
801001ba:	79fb      	ldrb	r3, [r7, #7]
801001bc:	2b0d      	cmp	r3, #13
801001be:	d102      	bne.n	801001c6 <main+0x2a>
801001c0:	200a      	movs	r0, #10
801001c2:	f7ff ffa6 	bl	80100112 <PutChar>
801001c6:	79fb      	ldrb	r3, [r7, #7]
801001c8:	2b0a      	cmp	r3, #10
801001ca:	d102      	bne.n	801001d2 <main+0x36>
801001cc:	200d      	movs	r0, #13
801001ce:	f7ff ffa0 	bl	80100112 <PutChar>
801001d2:	79fb      	ldrb	r3, [r7, #7]
801001d4:	4618      	mov	r0, r3
801001d6:	f7ff ff9c 	bl	80100112 <PutChar>
801001da:	e7ea      	b.n	801001b2 <main+0x16>

Disassembly of section .rodata:

801001dc <.LC0>:
801001dc:	6c6c6548 	cfstr64vs	mvdx6, [ip], #-288	; 0xfffffee0
801001e0:	77202c6f 	strvc	r2, [r0, -pc, ror #24]!
801001e4:	646c726f 	strbtvs	r7, [ip], #-623	; 0xfffffd91
801001e8:	000d0a21 	andeq	r0, sp, r1, lsr #20

Disassembly of section .bss:

801001ec <__bss_start>:
801001ec:	00000000 	andeq	r0, r0, r0

801001f0 <IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA>:
801001f0:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12040a02 	andne	r0, r4, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	1c021a01 			; <UNDEFINED> instruction: 0x1c021a01
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x7f02f2dc>
   4:	694c2820 	stmdbvs	ip, {r5, fp, sp}^
   8:	6f72616e 	svcvs	0x0072616e
   c:	43434720 	movtmi	r4, #14112	; 0x3720
  10:	322e3620 	eorcc	r3, lr, #32, 12	; 0x2000000
  14:	3130322d 	teqcc	r0, sp, lsr #4
  18:	31312e36 	teqcc	r1, r6, lsr lr
  1c:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	36313032 			; <UNDEFINED> instruction: 0x36313032
  28:	36313031 			; <UNDEFINED> instruction: 0x36313031
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000043 	andeq	r0, r0, r3, asr #32
   4:	001e0002 	andseq	r0, lr, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  20:	00532e74 	subseq	r2, r3, r4, ror lr
  24:	00000000 	andeq	r0, r0, r0
  28:	00020500 	andeq	r0, r2, r0, lsl #10
  2c:	18801000 	stmne	r0, {ip}
  30:	32313030 	eorscc	r3, r1, #48	; 0x30
  34:	2f302f2f 	svccs	0x00302f2f
  38:	03302f2f 	teqeq	r0, #47, 30	; 0xbc
  3c:	0b032e6c 	bleq	cb9f4 <_start-0x8003460c>
  40:	02022f2e 	andeq	r2, r2, #46, 30	; 0xb8
  44:	6e010100 	adfvss	f0, f1, f0
  48:	02000000 	andeq	r0, r0, #0
  4c:	00002700 	andeq	r2, r0, r0, lsl #14
  50:	fb010200 	blx	4085a <_start-0x800bf7a6>
  54:	01000d0e 	tsteq	r0, lr, lsl #26
  58:	00010101 	andeq	r0, r1, r1, lsl #2
  5c:	00010000 	andeq	r0, r1, r0
  60:	75000100 	strvc	r0, [r0, #-256]	; 0xffffff00
  64:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  68:	00000063 	andeq	r0, r0, r3, rrx
  6c:	72617500 	rsbvc	r7, r1, #0, 10
  70:	00682e74 	rsbeq	r2, r8, r4, ror lr
  74:	00000000 	andeq	r0, r0, r0
  78:	3c020500 	cfstr32cc	mvfx0, [r2], {-0}
  7c:	03801000 	orreq	r1, r0, #0
  80:	83300111 	teqhi	r0, #1073741828	; 0x40000004
  84:	03767584 	cmneq	r6, #132, 10	; 0x21000000
  88:	03ddba0d 	bicseq	fp, sp, #53248	; 0xd000
  8c:	6775ba10 			; <UNDEFINED> instruction: 0x6775ba10
  90:	0d03bb76 	vstreq	d11, [r3, #-472]	; 0xfffffe28
  94:	02004b58 	andeq	r4, r0, #88, 22	; 0x16000
  98:	20060104 	andcs	r0, r6, r4, lsl #2
  9c:	03679106 	cmneq	r7, #-2147483647	; 0x80000001
  a0:	002f660d 	eoreq	r6, pc, sp, lsl #12
  a4:	06010402 	streq	r0, [r1], -r2, lsl #8
  a8:	59910620 	ldmibpl	r1, {r5, r9, sl}
  ac:	4b580d03 	blmi	16034c0 <_start-0x7eafcb40>
  b0:	4f395922 	svcmi	0x00395922
  b4:	01000402 	tsteq	r0, r2, lsl #8
  b8:	00003b01 	andeq	r3, r0, r1, lsl #22
  bc:	1d000200 	sfmne	f0, 4, [r0, #-0]
  c0:	02000000 	andeq	r0, r0, #0
  c4:	0d0efb01 	vstreq	d15, [lr, #-4]
  c8:	01010100 	mrseq	r0, (UNDEF: 17)
  cc:	00000001 	andeq	r0, r0, r1
  d0:	01000001 	tsteq	r0, r1
  d4:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
  d8:	00632e6e 	rsbeq	r2, r3, lr, ror #28
  dc:	00000000 	andeq	r0, r0, r0
  e0:	9c020500 	cfstr32ls	mvfx0, [r2], {-0}
  e4:	15801001 	strne	r1, [r0, #1]
  e8:	4c6a303e 	stclmi	0, cr3, [sl], #-248	; 0xffffff08
  ec:	3f3e3f3e 	svccc	0x003e3f3e
  f0:	024a7403 	subeq	r7, sl, #50331648	; 0x3000000
  f4:	01010001 	tsteq	r1, r1

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000045 	andeq	r0, r0, r5, asr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	8010003c 	andshi	r0, r0, ip, lsr r0
  18:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  1c:	00532e74 	subseq	r2, r3, r4, ror lr
  20:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff6c <__bss_end+0x7feffd78>
  24:	6f622f65 	svcvs	0x00622f65
  28:	772f6b6f 	strvc	r6, [pc, -pc, ror #22]!
  2c:	2f6b726f 	svccs	0x006b726f
  30:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  34:	3430302f 	ldrtcc	r3, [r0], #-47	; 0xffffffd1
  38:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  3c:	20534120 	subscs	r4, r3, r0, lsr #2
  40:	37322e32 			; <UNDEFINED> instruction: 0x37322e32
  44:	0100302e 	tsteq	r0, lr, lsr #32
  48:	0001ef80 	andeq	lr, r1, r0, lsl #31
  4c:	14000400 	strne	r0, [r0], #-1024	; 0xfffffc00
  50:	04000000 	streq	r0, [r0], #-0
  54:	00002b01 	andeq	r2, r0, r1, lsl #22
  58:	010d0c00 	tsteq	sp, r0, lsl #24
  5c:	00120000 	andseq	r0, r2, r0
  60:	003c0000 	eorseq	r0, ip, r0
  64:	01608010 	cmneq	r0, r0, lsl r0
  68:	00470000 	subeq	r0, r7, r0
  6c:	bc020000 	stclt	0, cr0, [r2], {-0}
  70:	01120b02 	tsteq	r2, r2, lsl #22
  74:	e6030000 	str	r0, [r3], -r0
  78:	02000000 	andeq	r0, r0, #0
  7c:	0001190c 	andeq	r1, r1, ip, lsl #18
  80:	db030000 	blle	c0088 <_start-0x8003ff78>
  84:	02000000 	andeq	r0, r0, #0
  88:	00011e0d 	andeq	r1, r1, sp, lsl #28
  8c:	fe030400 	cdp2	4, 0, cr0, cr3, cr0, {0}
  90:	02000000 	andeq	r0, r0, #0
  94:	0001190e 	andeq	r1, r1, lr, lsl #18
  98:	70034000 	andvc	r4, r3, r0
  9c:	02000001 	andeq	r0, r0, #1
  a0:	00011e0f 	andeq	r1, r1, pc, lsl #28
  a4:	14034400 	strne	r4, [r3], #-1024	; 0xfffffc00
  a8:	02000001 	andeq	r0, r0, #1
  ac:	00011910 	andeq	r1, r1, r0, lsl r9
  b0:	19038000 	stmdbne	r3, {pc}
  b4:	02000001 	andeq	r0, r0, #1
  b8:	00011911 	andeq	r1, r1, r1, lsl r9
  bc:	1e038400 	cfcpysne	mvf8, mvf3
  c0:	02000001 	andeq	r0, r0, #1
  c4:	00011912 	andeq	r1, r1, r2, lsl r9
  c8:	23038800 	movwcs	r8, #14336	; 0x3800
  cc:	02000001 	andeq	r0, r0, #1
  d0:	00011913 	andeq	r1, r1, r3, lsl r9
  d4:	eb038c00 	bl	e30dc <_start-0x8001cf24>
  d8:	02000000 	andeq	r0, r0, #0
  dc:	00011914 	andeq	r1, r1, r4, lsl r9
  e0:	8e039000 	cdphi	0, 0, cr9, cr3, cr0, {0}
  e4:	02000001 	andeq	r0, r0, #1
  e8:	00011915 	andeq	r1, r1, r5, lsl r9
  ec:	00039400 	andeq	r9, r3, r0, lsl #8
  f0:	02000000 	andeq	r0, r0, #0
  f4:	00011916 	andeq	r1, r1, r6, lsl r9
  f8:	a0039800 	andge	r9, r3, r0, lsl #16
  fc:	02000000 	andeq	r0, r0, #0
 100:	00011917 	andeq	r1, r1, r7, lsl r9
 104:	a5039c00 	strge	r9, [r3, #-3072]	; 0xfffff400
 108:	02000000 	andeq	r0, r0, #0
 10c:	00011918 	andeq	r1, r1, r8, lsl r9
 110:	2803a000 	stmdacs	r3, {sp, pc}
 114:	02000001 	andeq	r0, r0, #1
 118:	00011919 	andeq	r1, r1, r9, lsl r9
 11c:	0303a400 	movweq	sl, #13312	; 0x3400
 120:	02000001 	andeq	r0, r0, #1
 124:	0001191a 	andeq	r1, r1, sl, lsl r9
 128:	d603a800 	strle	sl, [r3], -r0, lsl #16
 12c:	02000000 	andeq	r0, r0, #0
 130:	0001191b 	andeq	r1, r1, fp, lsl r9
 134:	2d03ac00 	stccs	12, cr10, [r3, #-0]
 138:	02000001 	andeq	r0, r0, #1
 13c:	0001191c 	andeq	r1, r1, ip, lsl r9
 140:	5504b000 	strpl	fp, [r4, #-0]
 144:	02005354 	andeq	r5, r0, #84, 6	; 0x50000001
 148:	0001191d 	andeq	r1, r1, sp, lsl r9
 14c:	0803b400 	stmdaeq	r3, {sl, ip, sp, pc}
 150:	02000001 	andeq	r0, r0, #1
 154:	0001191e 	andeq	r1, r1, lr, lsl r9
 158:	0500b800 	streq	fp, [r0, #-2048]	; 0xfffff800
 15c:	00050704 	andeq	r0, r5, r4, lsl #14
 160:	12060000 	andne	r0, r6, #0
 164:	07000001 	streq	r0, [r0, -r1]
 168:	00000135 	andeq	r0, r0, r5, lsr r1
 16c:	0000012e 	andeq	r0, r0, lr, lsr #2
 170:	00012e08 	andeq	r2, r1, r8, lsl #28
 174:	05003b00 	streq	r3, [r0, #-2816]	; 0xfffff500
 178:	01850704 	orreq	r0, r5, r4, lsl #14
 17c:	01050000 	mrseq	r0, (UNDEF: 5)
 180:	0000f008 	andeq	pc, r0, r8
 184:	017b0900 	cmneq	fp, r0, lsl #18
 188:	1f020000 	svcne	0x00020000
 18c:	00000025 	andeq	r0, r0, r5, lsr #32
 190:	0000b20a 	andeq	fp, r0, sl, lsl #4
 194:	58040100 	stmdapl	r4, {r8}
 198:	05000001 	streq	r0, [r0, #-1]
 19c:	1001ec03 	andne	lr, r1, r3, lsl #24
 1a0:	19040b80 	stmdbne	r4, {r7, r8, r9, fp}
 1a4:	0a000001 	beq	1b0 <_start-0x800ffe50>
 1a8:	00000145 	andeq	r0, r0, r5, asr #2
 1ac:	01580501 	cmpeq	r8, r1, lsl #10
 1b0:	03050000 	movweq	r0, #20480	; 0x5000
 1b4:	801001f0 			; <UNDEFINED> instruction: 0x801001f0
 1b8:	0001690c 	andeq	r6, r1, ip, lsl #18
 1bc:	726f0100 	rsbvc	r0, pc, #0, 2
 1c0:	2a801001 	bcs	fe0041cc <__bss_end+0x7df03fd8>
 1c4:	01000000 	mrseq	r0, (UNDEF: 0)
 1c8:	0001919c 	muleq	r1, ip, r1
 1cc:	00730d00 	rsbseq	r0, r3, r0, lsl #26
 1d0:	01916f01 	orrseq	r6, r1, r1, lsl #30
 1d4:	91020000 	mrsls	r0, (UNDEF: 2)
 1d8:	040b0074 	streq	r0, [fp], #-116	; 0xffffff8c
 1dc:	0000019e 	muleq	r0, lr, r1
 1e0:	f9080105 			; <UNDEFINED> instruction: 0xf9080105
 1e4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 1e8:	00000197 	muleq	r0, r7, r1
 1ec:	0000aa0f 	andeq	sl, r0, pc, lsl #20
 1f0:	355f0100 	ldrbcc	r0, [pc, #-256]	; f8 <_start-0x800fff08>
 1f4:	46000001 	strmi	r0, [r0], -r1
 1f8:	2c801001 	stccs	0, cr1, [r0], {1}
 1fc:	01000000 	mrseq	r0, (UNDEF: 0)
 200:	0133109c 			; <UNDEFINED> instruction: 0x0133109c
 204:	4f010000 	svcmi	0x00010000
 208:	80100112 	andshi	r0, r0, r2, lsl r1
 20c:	00000034 	andeq	r0, r0, r4, lsr r0
 210:	01da9c01 	bicseq	r9, sl, r1, lsl #24
 214:	630d0000 	movwvs	r0, #53248	; 0xd000
 218:	da4f0100 	ble	13c0620 <_start-0x7ed3f9e0>
 21c:	02000001 	andeq	r0, r0, #1
 220:	11007491 			; <UNDEFINED> instruction: 0x11007491
 224:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
 228:	3b120074 	blcc	480400 <_start-0x7fc7fc00>
 22c:	01000001 	tsteq	r0, r1
 230:	10003c11 	andne	r3, r0, r1, lsl ip
 234:	0000d680 	andeq	sp, r0, r0, lsl #13
 238:	009c0100 	addseq	r0, ip, r0, lsl #2
 23c:	00000066 	andeq	r0, r0, r6, rrx
 240:	01230004 			; <UNDEFINED> instruction: 0x01230004
 244:	01040000 	mrseq	r0, (UNDEF: 4)
 248:	0000002b 	andeq	r0, r0, fp, lsr #32
 24c:	0001930c 	andeq	r9, r1, ip, lsl #6
 250:	00001200 	andeq	r1, r0, r0, lsl #4
 254:	10019c00 	andne	r9, r1, r0, lsl #24
 258:	00004080 	andeq	r4, r0, r0, lsl #1
 25c:	0000b900 	andeq	fp, r0, r0, lsl #18
 260:	07040200 	streq	r0, [r4, -r0, lsl #4]
 264:	00000005 	andeq	r0, r0, r5
 268:	85070402 	strhi	r0, [r7, #-1026]	; 0xfffffbfe
 26c:	02000001 	andeq	r0, r0, #1
 270:	00f00801 	rscseq	r0, r0, r1, lsl #16
 274:	a4030000 	strge	r0, [r3], #-0
 278:	01000001 	tsteq	r0, r1
 27c:	00006203 	andeq	r6, r0, r3, lsl #4
 280:	10019c00 	andne	r9, r1, r0, lsl #24
 284:	00004080 	andeq	r4, r0, r0, lsl #1
 288:	629c0100 	addsvs	r0, ip, #0, 2
 28c:	04000000 	streq	r0, [r0], #-0
 290:	0000019a 	muleq	r0, sl, r1
 294:	00330501 	eorseq	r0, r3, r1, lsl #10
 298:	91020000 	mrsls	r0, (UNDEF: 2)
 29c:	04050077 	streq	r0, [r5], #-119	; 0xffffff89
 2a0:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <_start-0x7feff3ec>
   c:	13082508 	movwne	r2, #34056	; 0x8508
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	0b0b0113 	bleq	2c047c <_start-0x7fe3fb84>
  2c:	0b3b0b3a 	bleq	ec2d1c <_start-0x7f23d2e4>
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	03000d03 	movweq	r0, #3331	; 0xd03
  38:	3b0b3a0e 	blcc	2ce878 <_start-0x7fe31788>
  3c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  40:	0400000b 	streq	r0, [r0], #-11
  44:	0803000d 	stmdaeq	r3, {r0, r2, r3}
  48:	0b3b0b3a 	bleq	ec2d38 <_start-0x7f23d2c8>
  4c:	0b381349 	bleq	e04d78 <_start-0x7f2fb288>
  50:	24050000 	strcs	r0, [r5], #-0
  54:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  58:	000e030b 	andeq	r0, lr, fp, lsl #6
  5c:	00350600 	eorseq	r0, r5, r0, lsl #12
  60:	00001349 	andeq	r1, r0, r9, asr #6
  64:	49010107 	stmdbmi	r1, {r0, r1, r2, r8}
  68:	00130113 	andseq	r0, r3, r3, lsl r1
  6c:	00210800 	eoreq	r0, r1, r0, lsl #16
  70:	0b2f1349 	bleq	bc4d9c <_start-0x7f53b264>
  74:	16090000 	strne	r0, [r9], -r0
  78:	3a0e0300 	bcc	380c80 <_start-0x7fd7f380>
  7c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  80:	0a000013 	beq	d4 <_start-0x800fff2c>
  84:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  88:	0b3b0b3a 	bleq	ec2d78 <_start-0x7f23d288>
  8c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  90:	0f0b0000 	svceq	0x000b0000
  94:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  98:	0c000013 	stceq	0, cr0, [r0], {19}
  9c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  a0:	0b3a0e03 	bleq	e838b4 <_start-0x7f27c74c>
  a4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  a8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  ac:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
  b0:	00130119 	andseq	r0, r3, r9, lsl r1
  b4:	00050d00 	andeq	r0, r5, r0, lsl #26
  b8:	0b3a0803 	bleq	e820cc <_start-0x7f27df34>
  bc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  c0:	00001802 	andeq	r1, r0, r2, lsl #16
  c4:	4900260e 	stmdbmi	r0, {r1, r2, r3, r9, sl, sp}
  c8:	0f000013 	svceq	0x00000013
  cc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  d0:	0b3a0e03 	bleq	e838e4 <_start-0x7f27c71c>
  d4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  d8:	01111349 	tsteq	r1, r9, asr #6
  dc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  e0:	00194297 	mulseq	r9, r7, r2
  e4:	012e1000 			; <UNDEFINED> instruction: 0x012e1000
  e8:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  ec:	0b3b0b3a 	bleq	ec2ddc <_start-0x7f23d224>
  f0:	01111927 	tsteq	r1, r7, lsr #18
  f4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  f8:	01194297 			; <UNDEFINED> instruction: 0x01194297
  fc:	11000013 	tstne	r0, r3, lsl r0
 100:	0b0b0024 	bleq	2c0198 <_start-0x7fe3fe68>
 104:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 108:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
 10c:	03193f00 	tsteq	r9, #0, 30
 110:	3b0b3a0e 	blcc	2ce950 <_start-0x7fe316b0>
 114:	1119270b 	tstne	r9, fp, lsl #14
 118:	40061201 	andmi	r1, r6, r1, lsl #4
 11c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 120:	01000000 	mrseq	r0, (UNDEF: 0)
 124:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 128:	0e030b13 	vmoveq.32	d3[0], r0
 12c:	01110e1b 	tsteq	r1, fp, lsl lr
 130:	17100612 			; <UNDEFINED> instruction: 0x17100612
 134:	24020000 	strcs	r0, [r2], #-0
 138:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 13c:	000e030b 	andeq	r0, lr, fp, lsl #6
 140:	012e0300 			; <UNDEFINED> instruction: 0x012e0300
 144:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 148:	0b3b0b3a 	bleq	ec2e38 <_start-0x7f23d1c8>
 14c:	01111349 	tsteq	r1, r9, asr #6
 150:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 154:	01194296 			; <UNDEFINED> instruction: 0x01194296
 158:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
 15c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 160:	0b3b0b3a 	bleq	ec2e50 <_start-0x7f23d1b0>
 164:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 168:	24050000 	strcs	r0, [r5], #-0
 16c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 170:	0008030b 	andeq	r0, r8, fp, lsl #6
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00490002 	subeq	r0, r9, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	8010003c 	andshi	r0, r0, ip, lsr r0
  34:	00000160 	andeq	r0, r0, r0, ror #2
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	023c0002 	eorseq	r0, ip, #2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	8010019c 	mulshi	r0, ip, r1
  54:	00000040 	andeq	r0, r0, r0, asr #32
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	32525355 	subscc	r5, r2, #1409286145	; 0x54000001
   4:	736e7500 	cmnvc	lr, #0, 10
   8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
   c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  10:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	; <UNPREDICTABLE>
  14:	2f656d6f 	svccs	0x00656d6f
  18:	6b6f6f62 	blvs	1bdbda8 <_start-0x7e524258>
  1c:	726f772f 	rsbvc	r7, pc, #12320768	; 0xbc0000
  20:	61752f6b 	cmnvs	r5, fp, ror #30
  24:	302f7472 	eorcc	r7, pc, r2, ror r4	; <UNPREDICTABLE>
  28:	47003430 	smladxmi	r0, r0, r4, r3
  2c:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  30:	36203131 			; <UNDEFINED> instruction: 0x36203131
  34:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  38:	31303220 	teqcc	r0, r0, lsr #4
  3c:	31303136 	teqcc	r0, r6, lsr r1
  40:	6d2d2036 	stcvs	0, cr2, [sp, #-216]!	; 0xffffff28
  44:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  48:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  4c:	612d3776 			; <UNDEFINED> instruction: 0x612d3776
  50:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  54:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  58:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
  5c:	612d7865 			; <UNDEFINED> instruction: 0x612d7865
  60:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	; 0xffffff1c
  64:	616f6c66 	cmnvs	pc, r6, ror #24
  68:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  6c:	61683d69 	cmnvs	r8, r9, ror #26
  70:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  74:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  78:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  7c:	642d3376 	strtvs	r3, [sp], #-886	; 0xfffffc8a
  80:	2d203631 	stccs	6, cr3, [r0, #-196]!	; 0xffffff3c
  84:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0xfffffb93
  88:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
  8c:	736c746d 	cmnvc	ip, #1828716544	; 0x6d000000
  90:	6169642d 	cmnvs	r9, sp, lsr #8
  94:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
  98:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
  9c:	00672d20 	rsbeq	r2, r7, r0, lsr #26
  a0:	43534555 	cmpmi	r3, #356515840	; 0x15400000
  a4:	49545500 	ldmdbmi	r4, {r8, sl, ip, lr}^
  a8:	6547004d 	strbvs	r0, [r7, #-77]	; 0xffffffb3
  ac:	61684374 	smcvs	33844	; 0x8434
  b0:	4f490072 	svcmi	0x00490072
  b4:	4358554d 	cmpmi	r8, #322961408	; 0x13400000
  b8:	5f57535f 	svcpl	0x0057535f
  bc:	5f58554d 	svcpl	0x0058554d
  c0:	5f4c5443 	svcpl	0x004c5443
  c4:	5f444150 	svcpl	0x00444150
  c8:	54524155 	ldrbpl	r4, [r2], #-341	; 0xfffffeab
  cc:	58545f31 	ldmdapl	r4, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
  d0:	5441445f 	strbpl	r4, [r1], #-1119	; 0xfffffba1
  d4:	42550041 	subsmi	r0, r5, #65	; 0x41
  d8:	52004352 	andpl	r4, r0, #1207959553	; 0x48000001
  dc:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
  e0:	5f444556 	svcpl	0x00444556
  e4:	52550030 	subspl	r0, r5, #48	; 0x30
  e8:	55004458 	strpl	r4, [r0, #-1112]	; 0xfffffba8
  ec:	00524346 	subseq	r4, r2, r6, asr #6
  f0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  f4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  f8:	61686320 	cmnvs	r8, r0, lsr #6
  fc:	54550072 	ldrbpl	r0, [r5], #-114	; 0xffffff8e
 100:	55004458 	strpl	r4, [r0, #-1112]	; 0xfffffba8
 104:	00524d42 	subseq	r4, r2, r2, asr #26
 108:	52434d55 	subpl	r4, r3, #5440	; 0x1540
 10c:	72617500 	rsbvc	r7, r1, #0, 10
 110:	00632e74 	rsbeq	r2, r3, r4, ror lr
 114:	31524355 	cmpcc	r2, r5, asr r3
 118:	52435500 	subpl	r5, r3, #0, 10
 11c:	43550032 	cmpmi	r5, #50	; 0x32
 120:	55003352 	strpl	r3, [r0, #-850]	; 0xfffffcae
 124:	00345243 	eorseq	r5, r4, r3, asr #4
 128:	52494255 	subpl	r4, r9, #1342177285	; 0x50000005
 12c:	454e4f00 	strbmi	r4, [lr, #-3840]	; 0xfffff100
 130:	5000534d 	andpl	r5, r0, sp, asr #6
 134:	68437475 	stmdavs	r3, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 138:	55007261 	strpl	r7, [r0, #-609]	; 0xfffffd9f
 13c:	5f747261 	svcpl	0x00747261
 140:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 144:	4d4f4900 	vstrmi.16	s9, [pc, #-0]	; 14c <_start-0x800ffeb4>	; <UNPREDICTABLE>
 148:	5f435855 	svcpl	0x00435855
 14c:	4d5f5753 	ldclmi	7, cr5, [pc, #-332]	; 8 <_start-0x800ffff8>
 150:	435f5855 	cmpmi	pc, #5570560	; 0x550000
 154:	505f4c54 	subspl	r4, pc, r4, asr ip	; <UNPREDICTABLE>
 158:	555f4441 	ldrbpl	r4, [pc, #-1089]	; fffffd1f <__bss_end+0x7feffb2b>
 15c:	31545241 	cmpcc	r4, r1, asr #4
 160:	5f58525f 	svcpl	0x0058525f
 164:	41544144 	cmpmi	r4, r4, asr #2
 168:	74755000 	ldrbtvc	r5, [r5], #-0
 16c:	00727453 	rsbseq	r7, r2, r3, asr r4
 170:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 174:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 178:	5500315f 	strpl	r3, [r0, #-351]	; 0xfffffea1
 17c:	5f545241 	svcpl	0x00545241
 180:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
 184:	7a697300 	bvc	1a5cd8c <_start-0x7e6a3274>
 188:	70797465 	rsbsvc	r7, r9, r5, ror #8
 18c:	53550065 	cmppl	r5, #101	; 0x65
 190:	6d003152 	stfvss	f3, [r0, #-328]	; 0xfffffeb8
 194:	2e6e6961 	vnmulcs.f16	s13, s28, s3	; <UNPREDICTABLE>
 198:	54630063 	strbtpl	r0, [r3], #-99	; 0xffffff9d
 19c:	44747365 	ldrbtmi	r7, [r4], #-869	; 0xfffffc9b
 1a0:	00617461 	rsbeq	r7, r1, r1, ror #8
 1a4:	6e69616d 	powvsez	f6, f1, #5.0
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	8010003c 	andshi	r0, r0, ip, lsr r0
  1c:	000000d6 	ldrdeq	r0, [r0], -r6
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  28:	0d0d6602 	stceq	6, cr6, [sp, #-8]
  2c:	000ec742 	andeq	ip, lr, r2, asr #14
  30:	00000024 	andeq	r0, r0, r4, lsr #32
  34:	00000000 	andeq	r0, r0, r0
  38:	80100112 	andshi	r0, r0, r2, lsl r1
  3c:	00000034 	andeq	r0, r0, r4, lsr r0
  40:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  44:	100e4101 	andne	r4, lr, r1, lsl #2
  48:	53070d41 	movwpl	r0, #32065	; 0x7d41
  4c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
  50:	0ec7420d 	cdpeq	2, 12, cr4, cr7, cr13, {0}
  54:	00000000 	andeq	r0, r0, r0
  58:	0000001c 	andeq	r0, r0, ip, lsl r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	80100146 	andshi	r0, r0, r6, asr #2
  64:	0000002c 	andeq	r0, r0, ip, lsr #32
  68:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  6c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  70:	420d0d51 	andmi	r0, sp, #5184	; 0x1440
  74:	00000ec7 	andeq	r0, r0, r7, asr #29
  78:	00000020 	andeq	r0, r0, r0, lsr #32
  7c:	00000000 	andeq	r0, r0, r0
  80:	80100172 	andshi	r0, r0, r2, ror r1
  84:	0000002a 	andeq	r0, r0, sl, lsr #32
  88:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  8c:	41018e02 	tstmi	r1, r2, lsl #28
  90:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  94:	080e5007 	stmdaeq	lr, {r0, r1, r2, ip, lr}
  98:	000d0d41 	andeq	r0, sp, r1, asr #26
  9c:	0000000c 	andeq	r0, r0, ip
  a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  a4:	7c020001 	stcvc	0, cr0, [r2], {1}
  a8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  ac:	0000001c 	andeq	r0, r0, ip, lsl r0
  b0:	0000009c 	muleq	r0, ip, r0
  b4:	8010019c 	mulshi	r0, ip, r1
  b8:	00000040 	andeq	r0, r0, r0, asr #32
  bc:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  c0:	41018e02 	tstmi	r1, r2, lsl #28
  c4:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  c8:	00000007 	andeq	r0, r0, r7
