AXIS_SUB_axis_control_0_0.v,verilog,xil_defaultlib,../../../../AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/ip/AXIS_SUB_axis_control_0_0/sim/AXIS_SUB_axis_control_0_0.v,
AXIS_SUB_c_addsub_0_0.vhd,vhdl,xil_defaultlib,../../../../AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/ip/AXIS_SUB_c_addsub_0_0/sim/AXIS_SUB_c_addsub_0_0.vhd,
AXIS_SUB.v,verilog,xil_defaultlib,../../../../AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/sim/AXIS_SUB.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
