<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_sdramc.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_sdramc.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_SDRAMC_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_SDRAMC_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR SDRAM Controller */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_SDRAMC SDRAM Controller */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief Sdramc hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_sdramc.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_sdramc.html#af2d458a78e4c77f355f21cab77f9f1a6">00042</a>   __IO uint32_t SDRAMC_MR;        <span class="comment">/**&lt; \brief (Sdramc Offset: 0x00) SDRAMC Mode Register */</span>
<a name="l00043"></a><a class="code" href="struct_sdramc.html#a03181151411a263f647c5a9c5cfeb5a7">00043</a>   __IO uint32_t SDRAMC_TR;        <span class="comment">/**&lt; \brief (Sdramc Offset: 0x04) SDRAMC Refresh Timer Register */</span>
<a name="l00044"></a><a class="code" href="struct_sdramc.html#ad5289b590d79aa35b2fc67f8dd541472">00044</a>   __IO uint32_t SDRAMC_CR;        <span class="comment">/**&lt; \brief (Sdramc Offset: 0x08) SDRAMC Configuration Register */</span>
<a name="l00045"></a>00045   __I  uint32_t Reserved1[1];
<a name="l00046"></a><a class="code" href="struct_sdramc.html#a6c382174343ce3cf18c75b9964da720a">00046</a>   __IO uint32_t SDRAMC_LPR;       <span class="comment">/**&lt; \brief (Sdramc Offset: 0x10) SDRAMC Low Power Register */</span>
<a name="l00047"></a><a class="code" href="struct_sdramc.html#a3e48c0937021fe6485922f6348007dc9">00047</a>   __O  uint32_t SDRAMC_IER;       <span class="comment">/**&lt; \brief (Sdramc Offset: 0x14) SDRAMC Interrupt Enable Register */</span>
<a name="l00048"></a><a class="code" href="struct_sdramc.html#a796da8a069bc630a89205f92e12f795a">00048</a>   __O  uint32_t SDRAMC_IDR;       <span class="comment">/**&lt; \brief (Sdramc Offset: 0x18) SDRAMC Interrupt Disable Register */</span>
<a name="l00049"></a><a class="code" href="struct_sdramc.html#ad8aa8e0309c7fce327dd9b13194e551d">00049</a>   __I  uint32_t SDRAMC_IMR;       <span class="comment">/**&lt; \brief (Sdramc Offset: 0x1C) SDRAMC Interrupt Mask Register */</span>
<a name="l00050"></a><a class="code" href="struct_sdramc.html#a9ecf92e99d63d1d15fc8bf1386116e14">00050</a>   __I  uint32_t SDRAMC_ISR;       <span class="comment">/**&lt; \brief (Sdramc Offset: 0x20) SDRAMC Interrupt Status Register */</span>
<a name="l00051"></a><a class="code" href="struct_sdramc.html#a87688d89689397e2bdbec196177c08c9">00051</a>   __IO uint32_t SDRAMC_MDR;       <span class="comment">/**&lt; \brief (Sdramc Offset: 0x24) SDRAMC Memory Device Register */</span>
<a name="l00052"></a><a class="code" href="struct_sdramc.html#ab4d0e677ef10512e2799b01c07c2c40e">00052</a>   __IO uint32_t SDRAMC_CFR1;      <span class="comment">/**&lt; \brief (Sdramc Offset: 0x28) SDRAMC Configuration Register 1 */</span>
<a name="l00053"></a><a class="code" href="struct_sdramc.html#a962d50372bb8acc1d7038967d1611e92">00053</a>   __IO uint32_t SDRAMC_OCMS;      <span class="comment">/**&lt; \brief (Sdramc Offset: 0x2C) SDRAMC OCMS Register */</span>
<a name="l00054"></a><a class="code" href="struct_sdramc.html#a70166aa64c94c302923d050f0dc5bbbe">00054</a>   __O  uint32_t SDRAMC_OCMS_KEY1; <span class="comment">/**&lt; \brief (Sdramc Offset: 0x30) SDRAMC OCMS KEY1 Register */</span>
<a name="l00055"></a><a class="code" href="struct_sdramc.html#a1a1541444f30d218c1169598def98c53">00055</a>   __O  uint32_t SDRAMC_OCMS_KEY2; <span class="comment">/**&lt; \brief (Sdramc Offset: 0x34) SDRAMC OCMS KEY2 Register */</span>
<a name="l00056"></a>00056 } <a class="code" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a>;
<a name="l00057"></a>00057 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00058"></a>00058 <span class="comment">/* -------- SDRAMC_MR : (SDRAMC Offset: 0x00) SDRAMC Mode Register -------- */</span>
<a name="l00059"></a>00059 <span class="preprocessor">#define SDRAMC_MR_MODE_Pos 0</span>
<a name="l00060"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#gacdaa60492ad3d7bd04418bc59565bae0">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_MR_MODE_Msk (0x7u &lt;&lt; SDRAMC_MR_MODE_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_MR) SDRAMC Command Mode */</span>
<a name="l00061"></a>00061 <span class="preprocessor">#define SDRAMC_MR_MODE(value) ((SDRAMC_MR_MODE_Msk &amp; ((value) &lt;&lt; SDRAMC_MR_MODE_Pos)))</span>
<a name="l00062"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga0c4706f6a74025d5616e1571c4714f48">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define   SDRAMC_MR_MODE_NORMAL (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_MR) Normal mode. Any access to the SDRAM is decoded normally. To activate this mode, command must be followed by a write to the SDRAM. */</span>
<a name="l00063"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga82e6fe3eaee26b352b8a8315c6204ae9">00063</a> <span class="preprocessor">#define   SDRAMC_MR_MODE_NOP (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_MR) The SDRAMC issues a NOP command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM. */</span>
<a name="l00064"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#gaba1d17ced40da09fb053ffdc01ba3371">00064</a> <span class="preprocessor">#define   SDRAMC_MR_MODE_ALLBANKS_PRECHARGE (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_MR) The SDRAMC issues an &quot;All Banks Precharge&quot; command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM. */</span>
<a name="l00065"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga6160e388cd7337dba8671ed252fdacb0">00065</a> <span class="preprocessor">#define   SDRAMC_MR_MODE_LOAD_MODEREG (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_MR) The SDRAMC issues a &quot;Load Mode Register&quot; command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM. */</span>
<a name="l00066"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga41dfbb10fec9b1a9904dd3fce69713df">00066</a> <span class="preprocessor">#define   SDRAMC_MR_MODE_AUTO_REFRESH (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_MR) The SDRAMC issues an &quot;Auto-Refresh&quot; Command when the SDRAM device is accessed regardless of the cycle. Previously, an &quot;All Banks Precharge&quot; command must be issued. To activate this mode, command must be followed by a write to the SDRAM. */</span>
<a name="l00067"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga1ca10930eee15e668c7f807a234ad296">00067</a> <span class="preprocessor">#define   SDRAMC_MR_MODE_EXT_LOAD_MODEREG (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_MR) The SDRAMC issues an &quot;Extended Load Mode Register&quot; command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the &quot;Extended Load Mode Register&quot; command must be followed by a write to the SDRAM. The write in the SDRAM must be done in the appropriate bank; most low-power SDRAM devices use the bank 1. */</span>
<a name="l00068"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga6872fc258eb413ae1d9224577c0f943f">00068</a> <span class="preprocessor">#define   SDRAMC_MR_MODE_DEEP_POWERDOWN (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_MR) Deep power-down mode. Enters deep power-down mode. */</span>
<a name="l00069"></a>00069 <span class="comment">/* -------- SDRAMC_TR : (SDRAMC Offset: 0x04) SDRAMC Refresh Timer Register -------- */</span>
<a name="l00070"></a>00070 <span class="preprocessor">#define SDRAMC_TR_COUNT_Pos 0</span>
<a name="l00071"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#gaca4fbaaa50b44ea9388e2020a879870c">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_TR_COUNT_Msk (0xfffu &lt;&lt; SDRAMC_TR_COUNT_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_TR) SDRAMC Refresh Timer Count */</span>
<a name="l00072"></a>00072 <span class="preprocessor">#define SDRAMC_TR_COUNT(value) ((SDRAMC_TR_COUNT_Msk &amp; ((value) &lt;&lt; SDRAMC_TR_COUNT_Pos)))</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_CR : (SDRAMC Offset: 0x08) SDRAMC Configuration Register -------- */</span>
<a name="l00074"></a>00074 <span class="preprocessor">#define SDRAMC_CR_NC_Pos 0</span>
<a name="l00075"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga1797ab12602a16425aa7673061022f49">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_NC_Msk (0x3u &lt;&lt; SDRAMC_CR_NC_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) Number of Column Bits */</span>
<a name="l00076"></a>00076 <span class="preprocessor">#define SDRAMC_CR_NC(value) ((SDRAMC_CR_NC_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_NC_Pos)))</span>
<a name="l00077"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga6a42732fa0a63d5107af0df282b0b991">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define   SDRAMC_CR_NC_COL8 (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) 8 column bits */</span>
<a name="l00078"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#gaf7a435ff523a39fef93816ea28f59a77">00078</a> <span class="preprocessor">#define   SDRAMC_CR_NC_COL9 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) 9 column bits */</span>
<a name="l00079"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga5147593b19e8e0b404ffabc5bd626cb8">00079</a> <span class="preprocessor">#define   SDRAMC_CR_NC_COL10 (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) 10 column bits */</span>
<a name="l00080"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga3c75bffcfadcd9979e72cec01fa1957b">00080</a> <span class="preprocessor">#define   SDRAMC_CR_NC_COL11 (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) 11 column bits */</span>
<a name="l00081"></a>00081 <span class="preprocessor">#define SDRAMC_CR_NR_Pos 2</span>
<a name="l00082"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga3534444ef11950673112c0ca84da1607">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_NR_Msk (0x3u &lt;&lt; SDRAMC_CR_NR_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) Number of Row Bits */</span>
<a name="l00083"></a>00083 <span class="preprocessor">#define SDRAMC_CR_NR(value) ((SDRAMC_CR_NR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_NR_Pos)))</span>
<a name="l00084"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga00df4e255ec24d32ee007d94abeff9d4">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define   SDRAMC_CR_NR_ROW11 (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) 11 row bits */</span>
<a name="l00085"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga4922349dfc2b0d71b5205c260039c0d9">00085</a> <span class="preprocessor">#define   SDRAMC_CR_NR_ROW12 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) 12 row bits */</span>
<a name="l00086"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#gaba863b1112fe45c0845e1b5f7ea0e971">00086</a> <span class="preprocessor">#define   SDRAMC_CR_NR_ROW13 (0x2u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) 13 row bits */</span>
<a name="l00087"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#gaa83f9d512592a007f4177d8b21aceeb9">00087</a> <span class="preprocessor">#define SDRAMC_CR_NB (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) Number of Banks */</span>
<a name="l00088"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga09c966d636598efa8ace4332cdbcea30">00088</a> <span class="preprocessor">#define   SDRAMC_CR_NB_BANK2 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) 2 banks */</span>
<a name="l00089"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga09e41a7ce39344dc1935953089d10a21">00089</a> <span class="preprocessor">#define   SDRAMC_CR_NB_BANK4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) 4 banks */</span>
<a name="l00090"></a>00090 <span class="preprocessor">#define SDRAMC_CR_CAS_Pos 5</span>
<a name="l00091"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga3e368b10da60b3485eee4abc3dd4037a">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_CAS_Msk (0x3u &lt;&lt; SDRAMC_CR_CAS_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) CAS Latency */</span>
<a name="l00092"></a>00092 <span class="preprocessor">#define SDRAMC_CR_CAS(value) ((SDRAMC_CR_CAS_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_CAS_Pos)))</span>
<a name="l00093"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga512aa52caf5e6b321cecb9e30094b5d2">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define   SDRAMC_CR_CAS_LATENCY1 (0x0u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) 1 cycle CAS latency */</span>
<a name="l00094"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga85b63ae30dbc3d2139e4958f76f2ebaf">00094</a> <span class="preprocessor">#define   SDRAMC_CR_CAS_LATENCY2 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) 2 cycle CAS latency */</span>
<a name="l00095"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga7cc4aaf33734f3fe0f86f512d2170e19">00095</a> <span class="preprocessor">#define   SDRAMC_CR_CAS_LATENCY3 (0x2u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) 3 cycle CAS latency */</span>
<a name="l00096"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga9bc861e1465dd27311ec35978f066d51">00096</a> <span class="preprocessor">#define SDRAMC_CR_DBW (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) Data Bus Width */</span>
<a name="l00097"></a>00097 <span class="preprocessor">#define SDRAMC_CR_TWR_Pos 8</span>
<a name="l00098"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga0029b715093ee8046f1ed2d5d8fda9f3">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TWR_Msk (0xfu &lt;&lt; SDRAMC_CR_TWR_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) Write Recovery Delay */</span>
<a name="l00099"></a>00099 <span class="preprocessor">#define SDRAMC_CR_TWR(value) ((SDRAMC_CR_TWR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TWR_Pos)))</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRC_TRFC_Pos 12</span>
<a name="l00101"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga182e47239305c61c0c43aa8895ca8317">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRC_TRFC_Msk (0xfu &lt;&lt; SDRAMC_CR_TRC_TRFC_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) Row Cycle Delay and Row Refresh Cycle */</span>
<a name="l00102"></a>00102 <span class="preprocessor">#define SDRAMC_CR_TRC_TRFC(value) ((SDRAMC_CR_TRC_TRFC_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRC_TRFC_Pos)))</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRP_Pos 16</span>
<a name="l00104"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga337da762fbb5777b101154a98952b6cd">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRP_Msk (0xfu &lt;&lt; SDRAMC_CR_TRP_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) Row Precharge Delay */</span>
<a name="l00105"></a>00105 <span class="preprocessor">#define SDRAMC_CR_TRP(value) ((SDRAMC_CR_TRP_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRP_Pos)))</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRCD_Pos 20</span>
<a name="l00107"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga01695ba0657dcbeed2cee9e0663cd5f0">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRCD_Msk (0xfu &lt;&lt; SDRAMC_CR_TRCD_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) Row to Column Delay */</span>
<a name="l00108"></a>00108 <span class="preprocessor">#define SDRAMC_CR_TRCD(value) ((SDRAMC_CR_TRCD_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRCD_Pos)))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRAS_Pos 24</span>
<a name="l00110"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#gaf1558efc1f40cdb97cc34153533fbbc9">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TRAS_Msk (0xfu &lt;&lt; SDRAMC_CR_TRAS_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) Active to Precharge Delay */</span>
<a name="l00111"></a>00111 <span class="preprocessor">#define SDRAMC_CR_TRAS(value) ((SDRAMC_CR_TRAS_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRAS_Pos)))</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TXSR_Pos 28</span>
<a name="l00113"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga469741668aba998eb63aa667c2de9aed">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CR_TXSR_Msk (0xfu &lt;&lt; SDRAMC_CR_TXSR_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_CR) Exit Self Refresh to Active Delay */</span>
<a name="l00114"></a>00114 <span class="preprocessor">#define SDRAMC_CR_TXSR(value) ((SDRAMC_CR_TXSR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TXSR_Pos)))</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_LPR : (SDRAMC Offset: 0x10) SDRAMC Low Power Register -------- */</span>
<a name="l00116"></a>00116 <span class="preprocessor">#define SDRAMC_LPR_LPCB_Pos 0</span>
<a name="l00117"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga21d4922790f46dc0a371e4d8991b1dc9">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_LPR_LPCB_Msk (0x3u &lt;&lt; SDRAMC_LPR_LPCB_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_LPR) Low-power Configuration Bits */</span>
<a name="l00118"></a>00118 <span class="preprocessor">#define SDRAMC_LPR_LPCB(value) ((SDRAMC_LPR_LPCB_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_LPCB_Pos)))</span>
<a name="l00119"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga0840e1b152c569774398b869920fecac">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define   SDRAMC_LPR_LPCB_DISABLED (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_LPR) Low Power Feature is inhibited: no Power-down, Self-refresh or Deep Power-down command is issued to the SDRAM device. */</span>
<a name="l00120"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#gaefe4b0dcfa1de94c0143c7ae9aba43a3">00120</a> <span class="preprocessor">#define   SDRAMC_LPR_LPCB_SELF_REFRESH (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_LPR) The SDRAMC issues a Self-refresh command to the SDRAM device, the SDCK clock is deactivated and the SDCKE signal is set low. The SDRAM device leaves the Self Refresh Mode when accessed and enters it after the access. */</span>
<a name="l00121"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga195f584a9ef10e6387ceb2d9a0352b38">00121</a> <span class="preprocessor">#define   SDRAMC_LPR_LPCB_POWER_DOWN (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_LPR) The SDRAMC issues a Power-down Command to the SDRAM device after each access, the SDCKE signal is set to low. The SDRAM device leaves the Power-down Mode when accessed and enters it after the access. */</span>
<a name="l00122"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga9b4b932aa543dec35ca71ff76ce03824">00122</a> <span class="preprocessor">#define   SDRAMC_LPR_LPCB_DEEP_POWER_DOWN (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_LPR) The SDRAMC issues a Deep Power-down command to the SDRAM device. This mode is unique to low-power SDRAM. */</span>
<a name="l00123"></a>00123 <span class="preprocessor">#define SDRAMC_LPR_PASR_Pos 4</span>
<a name="l00124"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga1f3aac4b835376d593c61425a27da95b">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_LPR_PASR_Msk (0x7u &lt;&lt; SDRAMC_LPR_PASR_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_LPR) Partial Array Self-refresh (only for low-power SDRAM) */</span>
<a name="l00125"></a>00125 <span class="preprocessor">#define SDRAMC_LPR_PASR(value) ((SDRAMC_LPR_PASR_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_PASR_Pos)))</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_LPR_TCSR_Pos 8</span>
<a name="l00127"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga3cf0b78ace9992594db5b246c8d106c5">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_LPR_TCSR_Msk (0x3u &lt;&lt; SDRAMC_LPR_TCSR_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_LPR) Temperature Compensated Self-Refresh (only for low-power SDRAM) */</span>
<a name="l00128"></a>00128 <span class="preprocessor">#define SDRAMC_LPR_TCSR(value) ((SDRAMC_LPR_TCSR_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_TCSR_Pos)))</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_LPR_DS_Pos 10</span>
<a name="l00130"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga038da98987038f17dcd8df3004cb3c21">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_LPR_DS_Msk (0x3u &lt;&lt; SDRAMC_LPR_DS_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_LPR) Drive Strength (only for low-power SDRAM) */</span>
<a name="l00131"></a>00131 <span class="preprocessor">#define SDRAMC_LPR_DS(value) ((SDRAMC_LPR_DS_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_DS_Pos)))</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_LPR_TIMEOUT_Pos 12</span>
<a name="l00133"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#gab7e41d5e31cab5b5f8cd04a0b97623f8">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_LPR_TIMEOUT_Msk (0x3u &lt;&lt; SDRAMC_LPR_TIMEOUT_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_LPR) Time to Define When Low-power Mode Is Enabled */</span>
<a name="l00134"></a>00134 <span class="preprocessor">#define SDRAMC_LPR_TIMEOUT(value) ((SDRAMC_LPR_TIMEOUT_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_TIMEOUT_Pos)))</span>
<a name="l00135"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga4b18dad66faaaf3f984388eb566f4204">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define   SDRAMC_LPR_TIMEOUT_LP_LAST_XFER (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SDRAMC_LPR) The SDRAMC activates the SDRAM low-power mode immediately after the end of the last transfer. */</span>
<a name="l00136"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga76d90280c269cf4bd0f4a3b449eb316e">00136</a> <span class="preprocessor">#define   SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_64 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SDRAMC_LPR) The SDRAMC activates the SDRAM low-power mode 64 clock cycles after the end of the last transfer. */</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga737b584db7f97ea868c1699ae04d128f">00137</a> <span class="preprocessor">#define   SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_128 (0x2u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SDRAMC_LPR) The SDRAMC activates the SDRAM low-power mode 128 clock cycles after the end of the last transfer. */</span>
<a name="l00138"></a>00138 <span class="comment">/* -------- SDRAMC_IER : (SDRAMC Offset: 0x14) SDRAMC Interrupt Enable Register -------- */</span>
<a name="l00139"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#gaa950bc615ad0d78364e3fd8b18f4d1b9">00139</a> <span class="preprocessor">#define SDRAMC_IER_RES (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_IER) Refresh Error Status */</span>
<a name="l00140"></a>00140 <span class="comment">/* -------- SDRAMC_IDR : (SDRAMC Offset: 0x18) SDRAMC Interrupt Disable Register -------- */</span>
<a name="l00141"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#gae7b9934547fab4d9c3a2b9472962c58e">00141</a> <span class="preprocessor">#define SDRAMC_IDR_RES (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_IDR) Refresh Error Status */</span>
<a name="l00142"></a>00142 <span class="comment">/* -------- SDRAMC_IMR : (SDRAMC Offset: 0x1C) SDRAMC Interrupt Mask Register -------- */</span>
<a name="l00143"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga9ccd95650afa502e07e683effd55cef5">00143</a> <span class="preprocessor">#define SDRAMC_IMR_RES (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_IMR) Refresh Error Status */</span>
<a name="l00144"></a>00144 <span class="comment">/* -------- SDRAMC_ISR : (SDRAMC Offset: 0x20) SDRAMC Interrupt Status Register -------- */</span>
<a name="l00145"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#gabd76cff3fff4cd78071707f2d4be8c8d">00145</a> <span class="preprocessor">#define SDRAMC_ISR_RES (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_ISR) Refresh Error Status (cleared on read) */</span>
<a name="l00146"></a>00146 <span class="comment">/* -------- SDRAMC_MDR : (SDRAMC Offset: 0x24) SDRAMC Memory Device Register -------- */</span>
<a name="l00147"></a>00147 <span class="preprocessor">#define SDRAMC_MDR_MD_Pos 0</span>
<a name="l00148"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga3eddb1a81ffe147a091d483357b585b5">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_MDR_MD_Msk (0x3u &lt;&lt; SDRAMC_MDR_MD_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_MDR) Memory Device Type */</span>
<a name="l00149"></a>00149 <span class="preprocessor">#define SDRAMC_MDR_MD(value) ((SDRAMC_MDR_MD_Msk &amp; ((value) &lt;&lt; SDRAMC_MDR_MD_Pos)))</span>
<a name="l00150"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#gad8e5871eb2d51b6b76b578d6ee9fac5a">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define   SDRAMC_MDR_MD_SDRAM (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_MDR) SDRAM */</span>
<a name="l00151"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga54634e004f87edf843872afabd377f99">00151</a> <span class="preprocessor">#define   SDRAMC_MDR_MD_LPSDRAM (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_MDR) Low-power SDRAM */</span>
<a name="l00152"></a>00152 <span class="comment">/* -------- SDRAMC_CFR1 : (SDRAMC Offset: 0x28) SDRAMC Configuration Register 1 -------- */</span>
<a name="l00153"></a>00153 <span class="preprocessor">#define SDRAMC_CFR1_TMRD_Pos 0</span>
<a name="l00154"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#gabc54aca416197045793d42cfe980f10a">00154</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CFR1_TMRD_Msk (0xfu &lt;&lt; SDRAMC_CFR1_TMRD_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_CFR1) Load Mode Register Command to Active or Refresh Command */</span>
<a name="l00155"></a>00155 <span class="preprocessor">#define SDRAMC_CFR1_TMRD(value) ((SDRAMC_CFR1_TMRD_Msk &amp; ((value) &lt;&lt; SDRAMC_CFR1_TMRD_Pos)))</span>
<a name="l00156"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#gabc644004097150e3cf4d80a5540da95c">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_CFR1_UNAL (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SDRAMC_CFR1) Support Unaligned Access */</span>
<a name="l00157"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga7630b9e94e0b55709c29c831faa21299">00157</a> <span class="preprocessor">#define   SDRAMC_CFR1_UNAL_UNSUPPORTED (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SDRAMC_CFR1) Unaligned access is not supported. */</span>
<a name="l00158"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga16295cfaf852fe704ab8a4fd0ab76b72">00158</a> <span class="preprocessor">#define   SDRAMC_CFR1_UNAL_SUPPORTED (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SDRAMC_CFR1) Unaligned access is supported. */</span>
<a name="l00159"></a>00159 <span class="comment">/* -------- SDRAMC_OCMS : (SDRAMC Offset: 0x2C) SDRAMC OCMS Register -------- */</span>
<a name="l00160"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga665c2b909e7ffd6918ba820562db84f5">00160</a> <span class="preprocessor">#define SDRAMC_OCMS_SDR_SE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SDRAMC_OCMS) SDRAM Memory Controller Scrambling Enable */</span>
<a name="l00161"></a>00161 <span class="comment">/* -------- SDRAMC_OCMS_KEY1 : (SDRAMC Offset: 0x30) SDRAMC OCMS KEY1 Register -------- */</span>
<a name="l00162"></a>00162 <span class="preprocessor">#define SDRAMC_OCMS_KEY1_KEY1_Pos 0</span>
<a name="l00163"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#gacf5e68d8ab3cc5daf2f333348c5c4fcb">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_OCMS_KEY1_KEY1_Msk (0xffffffffu &lt;&lt; SDRAMC_OCMS_KEY1_KEY1_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_OCMS_KEY1) Off-chip Memory Scrambling (OCMS) Key Part 1 */</span>
<a name="l00164"></a>00164 <span class="preprocessor">#define SDRAMC_OCMS_KEY1_KEY1(value) ((SDRAMC_OCMS_KEY1_KEY1_Msk &amp; ((value) &lt;&lt; SDRAMC_OCMS_KEY1_KEY1_Pos)))</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_OCMS_KEY2 : (SDRAMC Offset: 0x34) SDRAMC OCMS KEY2 Register -------- */</span>
<a name="l00166"></a>00166 <span class="preprocessor">#define SDRAMC_OCMS_KEY2_KEY2_Pos 0</span>
<a name="l00167"></a><a class="code" href="group___s_a_m_e70___s_d_r_a_m_c.html#gadf72e098f3b0fbc622694203aae6fa80">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRAMC_OCMS_KEY2_KEY2_Msk (0xffffffffu &lt;&lt; SDRAMC_OCMS_KEY2_KEY2_Pos) </span><span class="comment">/**&lt; \brief (SDRAMC_OCMS_KEY2) Off-chip Memory Scrambling (OCMS) Key Part 2 */</span>
<a name="l00168"></a>00168 <span class="preprocessor">#define SDRAMC_OCMS_KEY2_KEY2(value) ((SDRAMC_OCMS_KEY2_KEY2_Msk &amp; ((value) &lt;&lt; SDRAMC_OCMS_KEY2_KEY2_Pos)))</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00170"></a>00170 <span class="comment">/*@}*/</span>
<a name="l00171"></a>00171 
<a name="l00172"></a>00172 
<a name="l00173"></a>00173 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_SDRAMC_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
