"Net Name","Pass/Fail","Operation","Driver Comp Ref Des & Pin Name","Receiver Comp Ref Des & Pin Name","Associated Clk/Strobe Net Name","Associated Clk/Strobe Driver Comp Ref Des & Pin Name","Associated Clk/Strobe Receiver Comp Ref Des & Pin Name","Clk/Strobe Crossing Threshold Time, [ns]","Setup Time (From Sim), tDS, [ps]","Min Setup Time, tDS(min) = tDS - Initial Delay Delta, [ps]","Base Setup Time, tDS(base), [ps]","Setup Derate Time Delta, d(tDS), [ps]","Required Setup Time, tDS(req) = tDS(base) + d(tDS), [ps]","Setup Time Margin, tDS(margin) = tDS(min) - tDS(req), [ps]","Hold Time (From Sim), tDH, [ps]","Min Hold Time, tDH(min) = tDH - Initial Delay Delta, [ps]","Base Hold Time, tDH(base), [ps]","Hold Derate Time Delta, d(tDH), [ps]","Required Hold Time, tDH(req) = tDH(base) + d(tDH), [ps]","Hold Time Margin, tDH(margin) = tDH(min) - tDH(req), [ps]","Stimulus Offset, [ns]","Comments"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 2.661"," 410.2"," 285.2","  25.0","  88.0"," 113.0"," 172.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 6.412","N/A","N/A","N/A","N/A","N/A","N/A"," 591.9"," 466.9"," 100.0","  50.0"," 150.0"," 316.9","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 7.350"," 297.2"," 172.2","  25.0","  88.0"," 113.0","  59.2"," 496.4"," 371.4"," 100.0","  50.0"," 150.0"," 221.4","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 8.287"," 410.4"," 285.4","  25.0","  88.0"," 113.0"," 172.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","10.162","N/A","N/A","N/A","N/A","N/A","N/A"," 594.7"," 469.7"," 100.0","  50.0"," 150.0"," 319.7","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","11.100"," 291.9"," 166.9","  25.0","  88.0"," 113.0","  53.9"," 496.3"," 371.3"," 100.0","  50.0"," 150.0"," 221.3","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","12.037"," 410.0"," 285.0","  25.0","  88.0"," 113.0"," 172.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","15.787","N/A","N/A","N/A","N/A","N/A","N/A"," 592.0"," 467.0"," 100.0","  50.0"," 150.0"," 317.0","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","16.725"," 297.0"," 172.0","  25.0","  88.0"," 113.0","  59.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","17.662","N/A","N/A","N/A","N/A","N/A","N/A"," 580.5"," 455.5"," 100.0","  50.0"," 150.0"," 305.5","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","18.600"," 311.6"," 186.6","  25.0","  88.0"," 113.0","  73.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","19.537","N/A","N/A","N/A","N/A","N/A","N/A"," 613.1"," 488.1"," 100.0","  50.0"," 150.0"," 338.1","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","20.475"," 276.6"," 151.6","  25.0","  88.0"," 113.0","  38.6"," 504.6"," 379.6"," 100.0","  50.0"," 150.0"," 229.6","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","21.412"," 402.2"," 277.2","  25.0","  88.0"," 113.0"," 164.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","22.349","N/A","N/A","N/A","N/A","N/A","N/A"," 591.1"," 466.1"," 100.0","  50.0"," 150.0"," 316.1","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","23.287"," 302.8"," 177.8","  25.0","  88.0"," 113.0","  64.8"," 499.5"," 374.5"," 100.0","  50.0"," 150.0"," 224.5","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","24.225"," 409.6"," 284.6","  25.0","  88.0"," 113.0"," 171.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","26.100","N/A","N/A","N/A","N/A","N/A","N/A"," 595.3"," 470.3"," 100.0","  50.0"," 150.0"," 320.3","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","27.037"," 290.7"," 165.7","  25.0","  88.0"," 113.0","  52.7"," 496.8"," 371.8"," 100.0","  50.0"," 150.0"," 221.8","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","27.975"," 410.0"," 285.0","  25.0","  88.0"," 113.0"," 172.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","29.849","N/A","N/A","N/A","N/A","N/A","N/A"," 594.2"," 469.2"," 100.0","  50.0"," 150.0"," 319.2","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","30.787"," 291.9"," 166.9","  25.0","  88.0"," 113.0","  53.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","31.725","N/A","N/A","N/A","N/A","N/A","N/A"," 579.6"," 454.6"," 100.0","  50.0"," 150.0"," 304.6","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","32.662"," 311.7"," 186.7","  25.0","  88.0"," 113.0","  73.7"," 522.0"," 397.0"," 100.0","  50.0"," 150.0"," 247.0","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","33.600"," 383.3"," 258.3","  25.0","  88.0"," 113.0"," 145.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","34.537","N/A","N/A","N/A","N/A","N/A","N/A"," 563.4"," 438.4"," 100.0","  50.0"," 150.0"," 288.4","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","35.475"," 334.3"," 209.3","  25.0","  88.0"," 113.0","  96.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","36.412","N/A","N/A","N/A","N/A","N/A","N/A"," 609.5"," 484.5"," 100.0","  50.0"," 150.0"," 334.5","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","37.350"," 282.0"," 157.0","  25.0","  88.0"," 113.0","  44.0"," 504.5"," 379.5"," 100.0","  50.0"," 150.0"," 229.5","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","38.287"," 403.1"," 278.1","  25.0","  88.0"," 113.0"," 165.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","40.162","N/A","N/A","N/A","N/A","N/A","N/A"," 594.6"," 469.6"," 100.0","  50.0"," 150.0"," 319.6","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","41.100"," 291.8"," 166.8","  25.0","  88.0"," 113.0","  53.8"," 496.2"," 371.2"," 100.0","  50.0"," 150.0"," 221.2","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","42.037"," 410.1"," 285.1","  25.0","  88.0"," 113.0"," 172.1"," 504.6"," 379.6"," 100.0","  50.0"," 150.0"," 229.6","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","42.974"," 393.4"," 268.4","  25.0","  88.0"," 113.0"," 155.4"," 474.9"," 349.9"," 100.0","  50.0"," 150.0"," 199.9","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","43.912"," 427.7"," 302.7","  25.0","  88.0"," 113.0"," 189.7"," 515.8"," 390.8"," 100.0","  50.0"," 150.0"," 240.8","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","44.850"," 374.4"," 249.4","  25.0","  88.0"," 113.0"," 136.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","47.662","N/A","N/A","N/A","N/A","N/A","N/A"," 563.1"," 438.1"," 100.0","  50.0"," 150.0"," 288.1","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","48.599"," 329.3"," 204.3","  25.0","  88.0"," 113.0","  91.3"," 517.8"," 392.8"," 100.0","  50.0"," 150.0"," 242.8","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","49.537"," 386.5"," 261.5","  25.0","  88.0"," 113.0"," 148.5"," 468.9"," 343.9"," 100.0","  50.0"," 150.0"," 193.9","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","50.475"," 436.3"," 311.3","  25.0","  88.0"," 113.0"," 198.3"," 512.8"," 387.8"," 100.0","  50.0"," 150.0"," 237.8","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","51.412"," 374.0"," 249.0","  25.0","  88.0"," 113.0"," 136.0"," 479.1"," 354.1"," 100.0","  50.0"," 150.0"," 204.1","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","52.349"," 423.2"," 298.2","  25.0","  88.0"," 113.0"," 185.2"," 515.7"," 390.7"," 100.0","  50.0"," 150.0"," 240.7","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","53.287"," 376.0"," 251.0","  25.0","  88.0"," 113.0"," 138.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","55.162","N/A","N/A","N/A","N/A","N/A","N/A"," 565.5"," 440.5"," 100.0","  50.0"," 150.0"," 290.5","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","56.100"," 325.6"," 200.6","  25.0","  88.0"," 113.0","  87.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","57.975","N/A","N/A","N/A","N/A","N/A","N/A"," 584.7"," 459.7"," 100.0","  50.0"," 150.0"," 309.7","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","58.912"," 303.2"," 178.2","  25.0","  88.0"," 113.0","  65.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","59.850","N/A","N/A","N/A","N/A","N/A","N/A"," 578.2"," 453.2"," 100.0","  50.0"," 150.0"," 303.2","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","60.787"," 313.9"," 188.9","  25.0","  88.0"," 113.0","  75.9"," 521.3"," 396.3"," 100.0","  50.0"," 150.0"," 246.3","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","61.725"," 384.0"," 259.0","  25.0","  88.0"," 113.0"," 146.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","63.600","N/A","N/A","N/A","N/A","N/A","N/A"," 568.5"," 443.5"," 100.0","  50.0"," 150.0"," 293.5","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","64.537"," 320.5"," 195.5","  25.0","  88.0"," 113.0","  82.5"," 519.1"," 394.1"," 100.0","  50.0"," 150.0"," 244.1","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","65.475"," 384.6"," 259.6","  25.0","  88.0"," 113.0"," 146.6"," 470.3"," 345.3"," 100.0","  50.0"," 150.0"," 195.3","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","66.412"," 435.1"," 310.1","  25.0","  88.0"," 113.0"," 197.1"," 511.7"," 386.7"," 100.0","  50.0"," 150.0"," 236.7","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","67.350"," 376.5"," 251.5","  25.0","  88.0"," 113.0"," 138.5"," 478.3"," 353.3"," 100.0","  50.0"," 150.0"," 203.3","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","68.287"," 423.7"," 298.7","  25.0","  88.0"," 113.0"," 185.7"," 515.1"," 390.1"," 100.0","  50.0"," 150.0"," 240.1","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","69.225"," 376.5"," 251.5","  25.0","  88.0"," 113.0"," 138.5"," 478.3"," 353.3"," 100.0","  50.0"," 150.0"," 203.3","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","70.162"," 425.0"," 300.0","  25.0","  88.0"," 113.0"," 187.0"," 514.0"," 389.0"," 100.0","  50.0"," 150.0"," 239.0","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","71.100"," 378.2"," 253.2","  25.0","  88.0"," 113.0"," 140.2"," 476.6"," 351.6"," 100.0","  50.0"," 150.0"," 201.6","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","72.037"," 426.0"," 301.0","  25.0","  88.0"," 113.0"," 188.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","73.912","N/A","N/A","N/A","N/A","N/A","N/A"," 593.2"," 468.2"," 100.0","  50.0"," 150.0"," 318.2","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","74.850"," 294.0"," 169.0","  25.0","  88.0"," 113.0","  56.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","75.787","N/A","N/A","N/A","N/A","N/A","N/A"," 580.2"," 455.2"," 100.0","  50.0"," 150.0"," 305.2","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","76.725"," 311.7"," 186.7","  25.0","  88.0"," 113.0","  73.7"," 521.9"," 396.9"," 100.0","  50.0"," 150.0"," 246.9","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","77.662"," 383.3"," 258.3","  25.0","  88.0"," 113.0"," 145.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","78.600","N/A","N/A","N/A","N/A","N/A","N/A"," 563.3"," 438.3"," 100.0","  50.0"," 150.0"," 288.3","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","79.537"," 334.1"," 209.1","  25.0","  88.0"," 113.0","  96.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","80.475","N/A","N/A","N/A","N/A","N/A","N/A"," 609.2"," 484.2"," 100.0","  50.0"," 150.0"," 334.2","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","81.412"," 282.1"," 157.1","  25.0","  88.0"," 113.0","  44.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","85.162","N/A","N/A","N/A","N/A","N/A","N/A"," 564.1"," 439.1"," 100.0","  50.0"," 150.0"," 289.1","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","86.100"," 327.8"," 202.8","  25.0","  88.0"," 113.0","  89.8"," 518.0"," 393.0"," 100.0","  50.0"," 150.0"," 243.0","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","87.037"," 386.2"," 261.2","  25.0","  88.0"," 113.0"," 148.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","87.975","N/A","N/A","N/A","N/A","N/A","N/A"," 563.1"," 438.1"," 100.0","  50.0"," 150.0"," 288.1","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","88.912"," 334.5"," 209.5","  25.0","  88.0"," 113.0","  96.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","89.850","N/A","N/A","N/A","N/A","N/A","N/A"," 608.7"," 483.7"," 100.0","  50.0"," 150.0"," 333.7","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","90.787"," 282.3"," 157.3","  25.0","  88.0"," 113.0","  44.3"," 504.2"," 379.2"," 100.0","  50.0"," 150.0"," 229.2","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","91.725"," 403.5"," 278.5","  25.0","  88.0"," 113.0"," 165.5"," 500.3"," 375.3"," 100.0","  50.0"," 150.0"," 225.3","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","92.662"," 400.0"," 275.0","  25.0","  88.0"," 113.0"," 162.0"," 473.5"," 348.5"," 100.0","  50.0"," 150.0"," 198.5","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","93.599"," 428.7"," 303.7","  25.0","  88.0"," 113.0"," 190.7"," 516.3"," 391.3"," 100.0","  50.0"," 150.0"," 241.3","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","94.537"," 372.7"," 247.7","  25.0","  88.0"," 113.0"," 134.7"," 478.9"," 353.9"," 100.0","  50.0"," 150.0"," 203.9","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","95.475"," 424.3"," 299.3","  25.0","  88.0"," 113.0"," 186.3"," 515.1"," 390.1"," 100.0","  50.0"," 150.0"," 240.1","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","96.412"," 377.0"," 252.0","  25.0","  88.0"," 113.0"," 139.0"," 477.0"," 352.0"," 100.0","  50.0"," 150.0"," 202.0","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","97.350"," 426.3"," 301.3","  25.0","  88.0"," 113.0"," 188.3"," 514.7"," 389.7"," 100.0","  50.0"," 150.0"," 239.7","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","98.287"," 376.4"," 251.4","  25.0","  88.0"," 113.0"," 138.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","99.224","N/A","N/A","N/A","N/A","N/A","N/A"," 562.8"," 437.8"," 100.0","  50.0"," 150.0"," 287.8","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","100.162"," 331.8"," 206.8","  25.0","  88.0"," 113.0","  93.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","101.100","N/A","N/A","N/A","N/A","N/A","N/A"," 608.4"," 483.4"," 100.0","  50.0"," 150.0"," 333.4","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","102.037"," 281.9"," 156.9","  25.0","  88.0"," 113.0","  43.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","102.975","N/A","N/A","N/A","N/A","N/A","N/A"," 586.6"," 461.6"," 100.0","  50.0"," 150.0"," 311.6","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","103.912"," 304.7"," 179.7","  25.0","  88.0"," 113.0","  66.7"," 523.4"," 398.4"," 100.0","  50.0"," 150.0"," 248.4","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","104.849"," 381.8"," 256.8","  25.0","  88.0"," 113.0"," 143.8"," 468.8"," 343.8"," 100.0","  50.0"," 150.0"," 193.8","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","105.787"," 437.2"," 312.2","  25.0","  88.0"," 113.0"," 199.2"," 511.2"," 386.2"," 100.0","  50.0"," 150.0"," 236.2","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","106.725"," 376.0"," 251.0","  25.0","  88.0"," 113.0"," 138.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","108.600","N/A","N/A","N/A","N/A","N/A","N/A"," 565.7"," 440.7"," 100.0","  50.0"," 150.0"," 290.7","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","109.537"," 326.4"," 201.4","  25.0","  88.0"," 113.0","  88.4"," 518.3"," 393.3"," 100.0","  50.0"," 150.0"," 243.3","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","110.475"," 386.4"," 261.4","  25.0","  88.0"," 113.0"," 148.4"," 469.3"," 344.3"," 100.0","  50.0"," 150.0"," 194.3","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","111.412"," 435.8"," 310.8","  25.0","  88.0"," 113.0"," 197.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","113.287","N/A","N/A","N/A","N/A","N/A","N/A"," 596.1"," 471.1"," 100.0","  50.0"," 150.0"," 321.1","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","114.225"," 291.3"," 166.3","  25.0","  88.0"," 113.0","  53.3"," 497.1"," 372.1"," 100.0","  50.0"," 150.0"," 222.1","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","115.162"," 409.5"," 284.5","  25.0","  88.0"," 113.0"," 171.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","116.100","N/A","N/A","N/A","N/A","N/A","N/A"," 590.5"," 465.5"," 100.0","  50.0"," 150.0"," 315.5","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","117.037"," 303.4"," 178.4","  25.0","  88.0"," 113.0","  65.4"," 499.0"," 374.0"," 100.0","  50.0"," 150.0"," 224.0","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","117.975"," 409.6"," 284.6","  25.0","  88.0"," 113.0"," 171.6"," 499.4"," 374.4"," 100.0","  50.0"," 150.0"," 224.4","-0.469"
"/Principal/BANK_502/DDR_DM0","Pass","Write rank(1,1)","U1.G24","U2.D3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","118.912"," 399.8"," 274.8","  25.0","  88.0"," 113.0"," 161.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 2.633"," 428.7"," 303.7","  25.0","  88.0"," 113.0"," 190.7"," 544.4"," 419.4"," 100.0","  50.0"," 150.0"," 269.4","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 3.572"," 326.8"," 201.8","  25.0","  88.0"," 113.0","  88.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 4.509","N/A","N/A","N/A","N/A","N/A","N/A"," 553.6"," 428.6"," 100.0","  50.0"," 150.0"," 278.6","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 5.447"," 341.9"," 216.9","  25.0","  88.0"," 113.0"," 103.9"," 505.7"," 380.7"," 100.0","  50.0"," 150.0"," 230.7","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 6.384"," 392.1"," 267.1","  25.0","  88.0"," 113.0"," 154.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 7.322","N/A","N/A","N/A","N/A","N/A","N/A"," 543.8"," 418.8"," 100.0","  50.0"," 150.0"," 268.8","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 8.259"," 350.3"," 225.3","  25.0","  88.0"," 113.0"," 112.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","12.009","N/A","N/A","N/A","N/A","N/A","N/A"," 577.9"," 452.9"," 100.0","  50.0"," 150.0"," 302.9","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","12.947"," 312.5"," 187.5","  25.0","  88.0"," 113.0","  74.5"," 477.0"," 352.0"," 100.0","  50.0"," 150.0"," 202.0","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","13.884"," 429.2"," 304.2","  25.0","  88.0"," 113.0"," 191.2"," 543.5"," 418.5"," 100.0","  50.0"," 150.0"," 268.5","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","14.822"," 326.7"," 201.7","  25.0","  88.0"," 113.0","  88.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","15.759","N/A","N/A","N/A","N/A","N/A","N/A"," 553.5"," 428.5"," 100.0","  50.0"," 150.0"," 278.5","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","16.697"," 341.7"," 216.7","  25.0","  88.0"," 113.0"," 103.7"," 505.3"," 380.3"," 100.0","  50.0"," 150.0"," 230.3","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","17.634"," 392.7"," 267.7","  25.0","  88.0"," 113.0"," 154.7"," 479.8"," 354.8"," 100.0","  50.0"," 150.0"," 204.8","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","18.572"," 412.5"," 287.5","  25.0","  88.0"," 113.0"," 174.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","21.384","N/A","N/A","N/A","N/A","N/A","N/A"," 575.5"," 450.5"," 100.0","  50.0"," 150.0"," 300.5","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","22.322"," 315.7"," 190.7","  25.0","  88.0"," 113.0","  77.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","24.197","N/A","N/A","N/A","N/A","N/A","N/A"," 552.6"," 427.6"," 100.0","  50.0"," 150.0"," 277.6","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","25.134"," 340.8"," 215.8","  25.0","  88.0"," 113.0"," 102.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","27.009","N/A","N/A","N/A","N/A","N/A","N/A"," 579.5"," 454.5"," 100.0","  50.0"," 150.0"," 304.5","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","27.947"," 310.3"," 185.3","  25.0","  88.0"," 113.0","  72.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","28.884","N/A","N/A","N/A","N/A","N/A","N/A"," 550.0"," 425.0"," 100.0","  50.0"," 150.0"," 275.0","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","29.822"," 346.2"," 221.2","  25.0","  88.0"," 113.0"," 108.2"," 505.3"," 380.3"," 100.0","  50.0"," 150.0"," 230.3","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","30.759"," 391.6"," 266.6","  25.0","  88.0"," 113.0"," 153.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","31.697","N/A","N/A","N/A","N/A","N/A","N/A"," 544.4"," 419.4"," 100.0","  50.0"," 150.0"," 269.4","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","32.634"," 349.8"," 224.8","  25.0","  88.0"," 113.0"," 111.8"," 507.5"," 382.5"," 100.0","  50.0"," 150.0"," 232.5","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","33.572"," 389.0"," 264.0","  25.0","  88.0"," 113.0"," 151.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","34.509","N/A","N/A","N/A","N/A","N/A","N/A"," 544.6"," 419.6"," 100.0","  50.0"," 150.0"," 269.6","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","35.447"," 350.2"," 225.2","  25.0","  88.0"," 113.0"," 112.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","37.322","N/A","N/A","N/A","N/A","N/A","N/A"," 579.6"," 454.6"," 100.0","  50.0"," 150.0"," 304.6","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","38.259"," 309.6"," 184.6","  25.0","  88.0"," 113.0","  71.6"," 478.0"," 353.0"," 100.0","  50.0"," 150.0"," 203.0","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","39.197"," 429.0"," 304.0","  25.0","  88.0"," 113.0"," 191.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","40.134","N/A","N/A","N/A","N/A","N/A","N/A"," 567.4"," 442.4"," 100.0","  50.0"," 150.0"," 292.4","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","41.072"," 325.4"," 200.4","  25.0","  88.0"," 113.0","  87.4"," 475.0"," 350.0"," 100.0","  50.0"," 150.0"," 200.0","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","42.009"," 430.2"," 305.2","  25.0","  88.0"," 113.0"," 192.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","44.822","N/A","N/A","N/A","N/A","N/A","N/A"," 574.9"," 449.9"," 100.0","  50.0"," 150.0"," 299.9","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","45.759"," 315.8"," 190.8","  25.0","  88.0"," 113.0","  77.8"," 476.7"," 351.7"," 100.0","  50.0"," 150.0"," 201.7","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","46.697"," 429.9"," 304.9","  25.0","  88.0"," 113.0"," 191.9"," 543.7"," 418.7"," 100.0","  50.0"," 150.0"," 268.7","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","47.634"," 326.4"," 201.4","  25.0","  88.0"," 113.0","  88.4"," 486.9"," 361.9"," 100.0","  50.0"," 150.0"," 211.9","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","48.572"," 416.0"," 291.0","  25.0","  88.0"," 113.0"," 178.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","50.447","N/A","N/A","N/A","N/A","N/A","N/A"," 580.0"," 455.0"," 100.0","  50.0"," 150.0"," 305.0","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","51.384"," 309.0"," 184.0","  25.0","  88.0"," 113.0","  71.0"," 478.0"," 353.0"," 100.0","  50.0"," 150.0"," 203.0","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","52.322"," 428.9"," 303.9","  25.0","  88.0"," 113.0"," 190.9"," 542.7"," 417.7"," 100.0","  50.0"," 150.0"," 267.7","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","53.259"," 326.7"," 201.7","  25.0","  88.0"," 113.0","  88.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","57.947","N/A","N/A","N/A","N/A","N/A","N/A"," 550.8"," 425.8"," 100.0","  50.0"," 150.0"," 275.8","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","58.884"," 342.9"," 217.9","  25.0","  88.0"," 113.0"," 104.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","60.759","N/A","N/A","N/A","N/A","N/A","N/A"," 579.5"," 454.5"," 100.0","  50.0"," 150.0"," 304.5","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","61.697"," 310.2"," 185.2","  25.0","  88.0"," 113.0","  72.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","62.634","N/A","N/A","N/A","N/A","N/A","N/A"," 550.1"," 425.1"," 100.0","  50.0"," 150.0"," 275.1","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","63.572"," 346.0"," 221.0","  25.0","  88.0"," 113.0"," 108.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","66.384","N/A","N/A","N/A","N/A","N/A","N/A"," 575.6"," 450.6"," 100.0","  50.0"," 150.0"," 300.6","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","67.322"," 315.7"," 190.7","  25.0","  88.0"," 113.0","  77.7"," 476.4"," 351.4"," 100.0","  50.0"," 150.0"," 201.4","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","68.259"," 429.9"," 304.9","  25.0","  88.0"," 113.0"," 191.9"," 543.7"," 418.7"," 100.0","  50.0"," 150.0"," 268.7","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","69.197"," 326.7"," 201.7","  25.0","  88.0"," 113.0","  88.7"," 486.7"," 361.7"," 100.0","  50.0"," 150.0"," 211.7","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","70.134"," 415.6"," 290.6","  25.0","  88.0"," 113.0"," 177.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","72.009","N/A","N/A","N/A","N/A","N/A","N/A"," 580.2"," 455.2"," 100.0","  50.0"," 150.0"," 305.2","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","72.947"," 309.3"," 184.3","  25.0","  88.0"," 113.0","  71.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","73.884","N/A","N/A","N/A","N/A","N/A","N/A"," 550.1"," 425.1"," 100.0","  50.0"," 150.0"," 275.1","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","74.822"," 346.0"," 221.0","  25.0","  88.0"," 113.0"," 108.0"," 505.4"," 380.4"," 100.0","  50.0"," 150.0"," 230.4","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","75.759"," 391.6"," 266.6","  25.0","  88.0"," 113.0"," 153.6"," 480.4"," 355.4"," 100.0","  50.0"," 150.0"," 205.4","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","76.697"," 412.3"," 287.3","  25.0","  88.0"," 113.0"," 174.3"," 532.5"," 407.5"," 100.0","  50.0"," 150.0"," 257.5","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","77.634"," 353.6"," 228.6","  25.0","  88.0"," 113.0"," 115.6"," 480.4"," 355.4"," 100.0","  50.0"," 150.0"," 205.4","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","78.572"," 420.5"," 295.5","  25.0","  88.0"," 113.0"," 182.5"," 535.3"," 410.3"," 100.0","  50.0"," 150.0"," 260.3","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","79.509"," 343.2"," 218.2","  25.0","  88.0"," 113.0"," 105.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","82.322","N/A","N/A","N/A","N/A","N/A","N/A"," 550.3"," 425.3"," 100.0","  50.0"," 150.0"," 275.3","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","83.259"," 343.6"," 218.6","  25.0","  88.0"," 113.0"," 105.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","84.197","N/A","N/A","N/A","N/A","N/A","N/A"," 574.3"," 449.3"," 100.0","  50.0"," 150.0"," 299.3","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","85.134"," 318.6"," 193.6","  25.0","  88.0"," 113.0","  80.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","86.072","N/A","N/A","N/A","N/A","N/A","N/A"," 548.3"," 423.3"," 100.0","  50.0"," 150.0"," 273.3","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","87.009"," 347.5"," 222.5","  25.0","  88.0"," 113.0"," 109.5"," 506.0"," 381.0"," 100.0","  50.0"," 150.0"," 231.0","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","87.947"," 390.9"," 265.9","  25.0","  88.0"," 113.0"," 152.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","89.822","N/A","N/A","N/A","N/A","N/A","N/A"," 551.5"," 426.5"," 100.0","  50.0"," 150.0"," 276.5","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","90.759"," 341.6"," 216.6","  25.0","  88.0"," 113.0"," 103.6"," 507.1"," 382.1"," 100.0","  50.0"," 150.0"," 232.1","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","91.697"," 390.9"," 265.9","  25.0","  88.0"," 113.0"," 152.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","92.634","N/A","N/A","N/A","N/A","N/A","N/A"," 544.1"," 419.1"," 100.0","  50.0"," 150.0"," 269.1","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","93.572"," 350.7"," 225.7","  25.0","  88.0"," 113.0"," 112.7"," 507.5"," 382.5"," 100.0","  50.0"," 150.0"," 232.5","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","94.509"," 388.3"," 263.3","  25.0","  88.0"," 113.0"," 150.3"," 480.6"," 355.6"," 100.0","  50.0"," 150.0"," 205.6","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","95.447"," 413.3"," 288.3","  25.0","  88.0"," 113.0"," 175.3"," 533.2"," 408.2"," 100.0","  50.0"," 150.0"," 258.2","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","96.384"," 352.3"," 227.3","  25.0","  88.0"," 113.0"," 114.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","101.072","N/A","N/A","N/A","N/A","N/A","N/A"," 550.9"," 425.9"," 100.0","  50.0"," 150.0"," 275.9","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","102.009"," 342.9"," 217.9","  25.0","  88.0"," 113.0"," 104.9"," 506.3"," 381.3"," 100.0","  50.0"," 150.0"," 231.3","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","102.947"," 391.6"," 266.6","  25.0","  88.0"," 113.0"," 153.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","104.822","N/A","N/A","N/A","N/A","N/A","N/A"," 551.6"," 426.6"," 100.0","  50.0"," 150.0"," 276.6","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","105.759"," 341.6"," 216.6","  25.0","  88.0"," 113.0"," 103.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","106.697","N/A","N/A","N/A","N/A","N/A","N/A"," 574.8"," 449.8"," 100.0","  50.0"," 150.0"," 299.8","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","107.634"," 318.0"," 193.0","  25.0","  88.0"," 113.0","  80.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","109.509","N/A","N/A","N/A","N/A","N/A","N/A"," 552.9"," 427.9"," 100.0","  50.0"," 150.0"," 277.9","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","110.447"," 341.1"," 216.1","  25.0","  88.0"," 113.0"," 103.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","111.384","N/A","N/A","N/A","N/A","N/A","N/A"," 574.7"," 449.7"," 100.0","  50.0"," 150.0"," 299.7","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","112.322"," 318.5"," 193.5","  25.0","  88.0"," 113.0","  80.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","115.134","N/A","N/A","N/A","N/A","N/A","N/A"," 550.5"," 425.5"," 100.0","  50.0"," 150.0"," 275.5","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","116.072"," 344.0"," 219.0","  25.0","  88.0"," 113.0"," 106.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","117.009","N/A","N/A","N/A","N/A","N/A","N/A"," 574.3"," 449.3"," 100.0","  50.0"," 150.0"," 299.3","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","117.947"," 319.0"," 194.0","  25.0","  88.0"," 113.0","  81.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","119.822","N/A","N/A","N/A","N/A","N/A","N/A"," 552.6"," 427.6"," 100.0","  50.0"," 150.0"," 277.6","-0.469"
"/Principal/BANK_502/DDR_DM1","Pass","Write rank(1,1)","U1.K25","U2.E7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","120.759"," 340.9"," 215.9","  25.0","  88.0"," 113.0"," 102.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 5.496","N/A","N/A","N/A","N/A","N/A","N/A"," 541.4"," 416.4"," 100.0","  50.0"," 150.0"," 266.4","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 6.434"," 349.6"," 224.6","  25.0","  88.0"," 113.0"," 111.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 8.309","N/A","N/A","N/A","N/A","N/A","N/A"," 564.4"," 439.4"," 100.0","  50.0"," 150.0"," 289.4","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 9.246"," 323.1"," 198.1","  25.0","  88.0"," 113.0","  85.1"," 468.3"," 343.3"," 100.0","  50.0"," 150.0"," 193.3","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","10.184"," 437.0"," 312.0","  25.0","  88.0"," 113.0"," 199.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","11.121","N/A","N/A","N/A","N/A","N/A","N/A"," 563.7"," 438.7"," 100.0","  50.0"," 150.0"," 288.7","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","12.059"," 328.8"," 203.8","  25.0","  88.0"," 113.0","  90.8"," 471.7"," 346.7"," 100.0","  50.0"," 150.0"," 196.7","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","12.996"," 435.9"," 310.9","  25.0","  88.0"," 113.0"," 197.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","14.871","N/A","N/A","N/A","N/A","N/A","N/A"," 573.3"," 448.3"," 100.0","  50.0"," 150.0"," 298.3","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","15.809"," 312.9"," 187.9","  25.0","  88.0"," 113.0","  74.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","16.746","N/A","N/A","N/A","N/A","N/A","N/A"," 556.2"," 431.2"," 100.0","  50.0"," 150.0"," 281.2","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","17.684"," 335.3"," 210.3","  25.0","  88.0"," 113.0","  97.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","20.496","N/A","N/A","N/A","N/A","N/A","N/A"," 568.6"," 443.6"," 100.0","  50.0"," 150.0"," 293.6","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","21.434"," 319.7"," 194.7","  25.0","  88.0"," 113.0","  81.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","26.121","N/A","N/A","N/A","N/A","N/A","N/A"," 541.2"," 416.2"," 100.0","  50.0"," 150.0"," 266.2","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","27.059"," 350.1"," 225.1","  25.0","  88.0"," 113.0"," 112.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","28.934","N/A","N/A","N/A","N/A","N/A","N/A"," 564.2"," 439.2"," 100.0","  50.0"," 150.0"," 289.2","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","29.871"," 323.1"," 198.1","  25.0","  88.0"," 113.0","  85.1"," 468.4"," 343.4"," 100.0","  50.0"," 150.0"," 193.4","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","30.809"," 437.0"," 312.0","  25.0","  88.0"," 113.0"," 199.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","31.746","N/A","N/A","N/A","N/A","N/A","N/A"," 563.8"," 438.8"," 100.0","  50.0"," 150.0"," 288.8","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","32.684"," 328.9"," 203.9","  25.0","  88.0"," 113.0","  90.9"," 471.7"," 346.7"," 100.0","  50.0"," 150.0"," 196.7","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","33.621"," 435.8"," 310.8","  25.0","  88.0"," 113.0"," 197.8"," 476.9"," 351.9"," 100.0","  50.0"," 150.0"," 201.9","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","34.559"," 419.5"," 294.5","  25.0","  88.0"," 113.0"," 181.5"," 455.4"," 330.4"," 100.0","  50.0"," 150.0"," 180.4","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","35.496"," 444.5"," 319.5","  25.0","  88.0"," 113.0"," 206.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","39.246","N/A","N/A","N/A","N/A","N/A","N/A"," 568.5"," 443.5"," 100.0","  50.0"," 150.0"," 293.5","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","40.184"," 319.4"," 194.4","  25.0","  88.0"," 113.0","  81.4"," 470.9"," 345.9"," 100.0","  50.0"," 150.0"," 195.9","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","41.121"," 435.3"," 310.3","  25.0","  88.0"," 113.0"," 197.3"," 480.5"," 355.5"," 100.0","  50.0"," 150.0"," 205.5","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","42.059"," 416.0"," 291.0","  25.0","  88.0"," 113.0"," 178.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","42.996","N/A","N/A","N/A","N/A","N/A","N/A"," 537.0"," 412.0"," 100.0","  50.0"," 150.0"," 262.0","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","43.934"," 357.7"," 232.7","  25.0","  88.0"," 113.0"," 119.7"," 492.7"," 367.7"," 100.0","  50.0"," 150.0"," 217.7","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","44.871"," 412.2"," 287.2","  25.0","  88.0"," 113.0"," 174.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","46.746","N/A","N/A","N/A","N/A","N/A","N/A"," 546.7"," 421.7"," 100.0","  50.0"," 150.0"," 271.7","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","47.684"," 342.9"," 217.9","  25.0","  88.0"," 113.0"," 104.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","48.621","N/A","N/A","N/A","N/A","N/A","N/A"," 584.6"," 459.6"," 100.0","  50.0"," 150.0"," 309.6","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","49.559"," 304.5"," 179.5","  25.0","  88.0"," 113.0","  66.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","50.496","N/A","N/A","N/A","N/A","N/A","N/A"," 561.6"," 436.6"," 100.0","  50.0"," 150.0"," 286.6","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","51.434"," 330.3"," 205.3","  25.0","  88.0"," 113.0","  92.3"," 498.0"," 373.0"," 100.0","  50.0"," 150.0"," 223.0","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","52.371"," 407.3"," 282.3","  25.0","  88.0"," 113.0"," 169.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","53.309","N/A","N/A","N/A","N/A","N/A","N/A"," 536.7"," 411.7"," 100.0","  50.0"," 150.0"," 261.7","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","54.246"," 361.1"," 236.1","  25.0","  88.0"," 113.0"," 123.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","58.934","N/A","N/A","N/A","N/A","N/A","N/A"," 568.1"," 443.1"," 100.0","  50.0"," 150.0"," 293.1","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","59.871"," 320.1"," 195.1","  25.0","  88.0"," 113.0","  82.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","61.746","N/A","N/A","N/A","N/A","N/A","N/A"," 538.3"," 413.3"," 100.0","  50.0"," 150.0"," 263.3","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","62.684"," 352.3"," 227.3","  25.0","  88.0"," 113.0"," 114.3"," 492.9"," 367.9"," 100.0","  50.0"," 150.0"," 217.9","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","63.621"," 411.0"," 286.0","  25.0","  88.0"," 113.0"," 173.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","64.559","N/A","N/A","N/A","N/A","N/A","N/A"," 537.0"," 412.0"," 100.0","  50.0"," 150.0"," 262.0","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","65.496"," 360.2"," 235.2","  25.0","  88.0"," 113.0"," 122.2"," 491.2"," 366.2"," 100.0","  50.0"," 150.0"," 216.2","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","66.434"," 413.8"," 288.8","  25.0","  88.0"," 113.0"," 175.8"," 439.3"," 314.3"," 100.0","  50.0"," 150.0"," 164.3","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","67.371"," 460.9"," 335.9","  25.0","  88.0"," 113.0"," 222.9"," 496.4"," 371.4"," 100.0","  50.0"," 150.0"," 221.4","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","68.309"," 388.9"," 263.9","  25.0","  88.0"," 113.0"," 150.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","71.121","N/A","N/A","N/A","N/A","N/A","N/A"," 540.9"," 415.9"," 100.0","  50.0"," 150.0"," 265.9","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","72.059"," 350.4"," 225.4","  25.0","  88.0"," 113.0"," 112.4"," 493.3"," 368.3"," 100.0","  50.0"," 150.0"," 218.3","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","72.996"," 410.9"," 285.9","  25.0","  88.0"," 113.0"," 172.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","73.934","N/A","N/A","N/A","N/A","N/A","N/A"," 536.6"," 411.6"," 100.0","  50.0"," 150.0"," 261.6","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","74.871"," 360.7"," 235.7","  25.0","  88.0"," 113.0"," 122.7"," 491.2"," 366.2"," 100.0","  50.0"," 150.0"," 216.2","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","75.809"," 413.8"," 288.8","  25.0","  88.0"," 113.0"," 175.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","77.684","N/A","N/A","N/A","N/A","N/A","N/A"," 547.2"," 422.2"," 100.0","  50.0"," 150.0"," 272.2","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","78.621"," 342.8"," 217.8","  25.0","  88.0"," 113.0"," 104.8"," 494.7"," 369.7"," 100.0","  50.0"," 150.0"," 219.7","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","79.559"," 409.3"," 284.3","  25.0","  88.0"," 113.0"," 171.3"," 441.9"," 316.9"," 100.0","  50.0"," 150.0"," 166.9","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","80.496"," 459.3"," 334.3","  25.0","  88.0"," 113.0"," 221.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","81.434","N/A","N/A","N/A","N/A","N/A","N/A"," 561.5"," 436.5"," 100.0","  50.0"," 150.0"," 286.5","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","82.371"," 330.8"," 205.8","  25.0","  88.0"," 113.0","  92.8"," 471.0"," 346.0"," 100.0","  50.0"," 150.0"," 196.0","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","83.309"," 436.1"," 311.1","  25.0","  88.0"," 113.0"," 198.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","84.246","N/A","N/A","N/A","N/A","N/A","N/A"," 562.3"," 437.3"," 100.0","  50.0"," 150.0"," 287.3","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","85.184"," 330.7"," 205.7","  25.0","  88.0"," 113.0","  92.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","87.996","N/A","N/A","N/A","N/A","N/A","N/A"," 540.7"," 415.7"," 100.0","  50.0"," 150.0"," 265.7","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","88.934"," 351.1"," 226.1","  25.0","  88.0"," 113.0"," 113.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","89.871","N/A","N/A","N/A","N/A","N/A","N/A"," 583.2"," 458.2"," 100.0","  50.0"," 150.0"," 308.2","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","90.809"," 306.3"," 181.3","  25.0","  88.0"," 113.0","  68.3"," 477.2"," 352.2"," 100.0","  50.0"," 150.0"," 202.2","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","91.746"," 429.4"," 304.4","  25.0","  88.0"," 113.0"," 191.4"," 476.9"," 351.9"," 100.0","  50.0"," 150.0"," 201.9","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","92.684"," 421.2"," 296.2","  25.0","  88.0"," 113.0"," 183.2"," 453.3"," 328.3"," 100.0","  50.0"," 150.0"," 178.3","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","93.621"," 446.3"," 321.3","  25.0","  88.0"," 113.0"," 208.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","94.559","N/A","N/A","N/A","N/A","N/A","N/A"," 566.5"," 441.5"," 100.0","  50.0"," 150.0"," 291.5","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","95.496"," 324.2"," 199.2","  25.0","  88.0"," 113.0","  86.2"," 472.6"," 347.6"," 100.0","  50.0"," 150.0"," 197.6","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","96.434"," 434.4"," 309.4","  25.0","  88.0"," 113.0"," 196.4"," 477.6"," 352.6"," 100.0","  50.0"," 150.0"," 202.6","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","97.371"," 419.5"," 294.5","  25.0","  88.0"," 113.0"," 181.5"," 454.5"," 329.5"," 100.0","  50.0"," 150.0"," 179.5","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","98.309"," 445.1"," 320.1","  25.0","  88.0"," 113.0"," 207.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","101.121","N/A","N/A","N/A","N/A","N/A","N/A"," 566.9"," 441.9"," 100.0","  50.0"," 150.0"," 291.9","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","102.059"," 321.2"," 196.2","  25.0","  88.0"," 113.0","  83.2"," 470.4"," 345.4"," 100.0","  50.0"," 150.0"," 195.4","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","102.996"," 435.8"," 310.8","  25.0","  88.0"," 113.0"," 197.8"," 479.7"," 354.7"," 100.0","  50.0"," 150.0"," 204.7","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","103.934"," 416.8"," 291.8","  25.0","  88.0"," 113.0"," 178.8"," 454.2"," 329.2"," 100.0","  50.0"," 150.0"," 179.2","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","104.871"," 445.8"," 320.8","  25.0","  88.0"," 113.0"," 207.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","106.746","N/A","N/A","N/A","N/A","N/A","N/A"," 570.5"," 445.5"," 100.0","  50.0"," 150.0"," 295.5","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","107.684"," 316.7"," 191.7","  25.0","  88.0"," 113.0","  78.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","108.621","N/A","N/A","N/A","N/A","N/A","N/A"," 555.6"," 430.6"," 100.0","  50.0"," 150.0"," 280.6","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","109.559"," 336.2"," 211.2","  25.0","  88.0"," 113.0","  98.2"," 496.5"," 371.5"," 100.0","  50.0"," 150.0"," 221.5","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","110.496"," 408.5"," 283.5","  25.0","  88.0"," 113.0"," 170.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","114.246","N/A","N/A","N/A","N/A","N/A","N/A"," 541.8"," 416.8"," 100.0","  50.0"," 150.0"," 266.8","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","115.184"," 349.8"," 224.8","  25.0","  88.0"," 113.0"," 111.8"," 493.4"," 368.4"," 100.0","  50.0"," 150.0"," 218.4","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","116.121"," 410.9"," 285.9","  25.0","  88.0"," 113.0"," 172.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","117.059","N/A","N/A","N/A","N/A","N/A","N/A"," 536.7"," 411.7"," 100.0","  50.0"," 150.0"," 261.7","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","117.996"," 360.6"," 235.6","  25.0","  88.0"," 113.0"," 122.6"," 491.2"," 366.2"," 100.0","  50.0"," 150.0"," 216.2","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","118.934"," 413.9"," 288.9","  25.0","  88.0"," 113.0"," 175.9"," 439.3"," 314.3"," 100.0","  50.0"," 150.0"," 164.3","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","119.871"," 460.8"," 335.8","  25.0","  88.0"," 113.0"," 222.8"," 496.5"," 371.5"," 100.0","  50.0"," 150.0"," 221.5","-0.469"
"/Principal/BANK_502/DDR_DM2","Pass","Write rank(1,2)","U1.P26","U3.D3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","120.809"," 388.9"," 263.9","  25.0","  88.0"," 113.0"," 150.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 3.620","N/A","N/A","N/A","N/A","N/A","N/A"," 569.6"," 444.6"," 100.0","  50.0"," 150.0"," 294.6","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 4.557"," 320.0"," 195.0","  25.0","  88.0"," 113.0","  82.0"," 483.3"," 358.3"," 100.0","  50.0"," 150.0"," 208.3","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 5.495"," 425.7"," 300.7","  25.0","  88.0"," 113.0"," 187.7"," 484.3"," 359.3"," 100.0","  50.0"," 150.0"," 209.3","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 6.432"," 418.5"," 293.5","  25.0","  88.0"," 113.0"," 180.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 8.307","N/A","N/A","N/A","N/A","N/A","N/A"," 554.2"," 429.2"," 100.0","  50.0"," 150.0"," 279.2","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 9.245"," 337.8"," 212.8","  25.0","  88.0"," 113.0","  99.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","10.182","N/A","N/A","N/A","N/A","N/A","N/A"," 600.1"," 475.1"," 100.0","  50.0"," 150.0"," 325.1","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","11.120"," 289.9"," 164.9","  25.0","  88.0"," 113.0","  51.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","12.995","N/A","N/A","N/A","N/A","N/A","N/A"," 543.5"," 418.5"," 100.0","  50.0"," 150.0"," 268.5","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","13.932"," 350.3"," 225.3","  25.0","  88.0"," 113.0"," 112.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","19.557","N/A","N/A","N/A","N/A","N/A","N/A"," 578.0"," 453.0"," 100.0","  50.0"," 150.0"," 303.0","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","20.495"," 312.3"," 187.3","  25.0","  88.0"," 113.0","  74.3"," 486.2"," 361.2"," 100.0","  50.0"," 150.0"," 211.2","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","21.432"," 421.8"," 296.8","  25.0","  88.0"," 113.0"," 183.8"," 483.6"," 358.6"," 100.0","  50.0"," 150.0"," 208.6","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","22.370"," 420.7"," 295.7","  25.0","  88.0"," 113.0"," 182.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","25.182","N/A","N/A","N/A","N/A","N/A","N/A"," 550.4"," 425.4"," 100.0","  50.0"," 150.0"," 275.4","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","26.120"," 344.0"," 219.0","  25.0","  88.0"," 113.0"," 106.0"," 506.2"," 381.2"," 100.0","  50.0"," 150.0"," 231.2","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","27.057"," 400.3"," 275.3","  25.0","  88.0"," 113.0"," 162.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","29.870","N/A","N/A","N/A","N/A","N/A","N/A"," 550.0"," 425.0"," 100.0","  50.0"," 150.0"," 275.0","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","30.807"," 344.2"," 219.2","  25.0","  88.0"," 113.0"," 106.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","31.745","N/A","N/A","N/A","N/A","N/A","N/A"," 599.6"," 474.6"," 100.0","  50.0"," 150.0"," 324.6","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","32.682"," 290.4"," 165.4","  25.0","  88.0"," 113.0","  52.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","35.495","N/A","N/A","N/A","N/A","N/A","N/A"," 554.0"," 429.0"," 100.0","  50.0"," 150.0"," 279.0","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","36.432"," 339.3"," 214.3","  25.0","  88.0"," 113.0"," 101.3"," 507.6"," 382.6"," 100.0","  50.0"," 150.0"," 232.6","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","37.370"," 399.4"," 274.4","  25.0","  88.0"," 113.0"," 161.4"," 454.8"," 329.8"," 100.0","  50.0"," 150.0"," 179.8","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","38.307"," 452.8"," 327.8","  25.0","  88.0"," 113.0"," 214.8"," 492.1"," 367.1"," 100.0","  50.0"," 150.0"," 217.1","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","39.245"," 403.0"," 278.0","  25.0","  88.0"," 113.0"," 165.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","40.182","N/A","N/A","N/A","N/A","N/A","N/A"," 554.0"," 429.0"," 100.0","  50.0"," 150.0"," 279.0","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","41.120"," 342.4"," 217.4","  25.0","  88.0"," 113.0"," 104.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","42.057","N/A","N/A","N/A","N/A","N/A","N/A"," 601.7"," 476.7"," 100.0","  50.0"," 150.0"," 326.7","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","42.995"," 289.3"," 164.3","  25.0","  88.0"," 113.0","  51.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","43.932","N/A","N/A","N/A","N/A","N/A","N/A"," 578.7"," 453.7"," 100.0","  50.0"," 150.0"," 303.7","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","44.870"," 313.3"," 188.3","  25.0","  88.0"," 113.0","  75.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","49.557","N/A","N/A","N/A","N/A","N/A","N/A"," 578.4"," 453.4"," 100.0","  50.0"," 150.0"," 303.4","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","50.495"," 312.0"," 187.0","  25.0","  88.0"," 113.0","  74.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","51.432","N/A","N/A","N/A","N/A","N/A","N/A"," 573.2"," 448.2"," 100.0","  50.0"," 150.0"," 298.2","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","52.370"," 320.3"," 195.3","  25.0","  88.0"," 113.0","  82.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","55.182","N/A","N/A","N/A","N/A","N/A","N/A"," 581.3"," 456.3"," 100.0","  50.0"," 150.0"," 306.3","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","56.120"," 309.1"," 184.1","  25.0","  88.0"," 113.0","  71.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","57.057","N/A","N/A","N/A","N/A","N/A","N/A"," 574.0"," 449.0"," 100.0","  50.0"," 150.0"," 299.0","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","57.995"," 319.3"," 194.3","  25.0","  88.0"," 113.0","  81.3"," 513.2"," 388.2"," 100.0","  50.0"," 150.0"," 238.2","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","58.932"," 393.9"," 268.9","  25.0","  88.0"," 113.0"," 155.9"," 455.1"," 330.1"," 100.0","  50.0"," 150.0"," 180.1","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","59.870"," 453.6"," 328.6","  25.0","  88.0"," 113.0"," 215.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","63.620","N/A","N/A","N/A","N/A","N/A","N/A"," 579.0"," 454.0"," 100.0","  50.0"," 150.0"," 304.0","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","64.557"," 310.4"," 185.4","  25.0","  88.0"," 113.0","  72.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","66.432","N/A","N/A","N/A","N/A","N/A","N/A"," 545.4"," 420.4"," 100.0","  50.0"," 150.0"," 270.4","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","67.370"," 348.3"," 223.3","  25.0","  88.0"," 113.0"," 110.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","68.307","N/A","N/A","N/A","N/A","N/A","N/A"," 598.5"," 473.5"," 100.0","  50.0"," 150.0"," 323.5","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","69.245"," 292.0"," 167.0","  25.0","  88.0"," 113.0","  54.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","70.182","N/A","N/A","N/A","N/A","N/A","N/A"," 578.4"," 453.4"," 100.0","  50.0"," 150.0"," 303.4","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","71.120"," 314.0"," 189.0","  25.0","  88.0"," 113.0","  76.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","74.870","N/A","N/A","N/A","N/A","N/A","N/A"," 576.4"," 451.4"," 100.0","  50.0"," 150.0"," 301.4","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","75.807"," 313.2"," 188.2","  25.0","  88.0"," 113.0","  75.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","78.620","N/A","N/A","N/A","N/A","N/A","N/A"," 553.0"," 428.0"," 100.0","  50.0"," 150.0"," 278.0","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","79.557"," 340.5"," 215.5","  25.0","  88.0"," 113.0"," 102.5"," 507.4"," 382.4"," 100.0","  50.0"," 150.0"," 232.4","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","80.495"," 399.6"," 274.6","  25.0","  88.0"," 113.0"," 161.6"," 454.8"," 329.8"," 100.0","  50.0"," 150.0"," 179.8","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","81.432"," 452.9"," 327.9","  25.0","  88.0"," 113.0"," 214.9"," 492.1"," 367.1"," 100.0","  50.0"," 150.0"," 217.1","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","82.370"," 402.9"," 277.9","  25.0","  88.0"," 113.0"," 164.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","83.307","N/A","N/A","N/A","N/A","N/A","N/A"," 553.9"," 428.9"," 100.0","  50.0"," 150.0"," 278.9","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","84.245"," 342.4"," 217.4","  25.0","  88.0"," 113.0"," 104.4"," 507.9"," 382.9"," 100.0","  50.0"," 150.0"," 232.9","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","85.182"," 399.4"," 274.4","  25.0","  88.0"," 113.0"," 161.4"," 454.6"," 329.6"," 100.0","  50.0"," 150.0"," 179.6","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","86.120"," 453.6"," 328.6","  25.0","  88.0"," 113.0"," 215.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","87.057","N/A","N/A","N/A","N/A","N/A","N/A"," 576.8"," 451.8"," 100.0","  50.0"," 150.0"," 301.8","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","87.995"," 319.2"," 194.2","  25.0","  88.0"," 113.0","  81.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","89.870","N/A","N/A","N/A","N/A","N/A","N/A"," 544.2"," 419.2"," 100.0","  50.0"," 150.0"," 269.2","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","90.807"," 348.9"," 223.9","  25.0","  88.0"," 113.0"," 110.9"," 505.2"," 380.2"," 100.0","  50.0"," 150.0"," 230.2","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","91.745"," 401.4"," 276.4","  25.0","  88.0"," 113.0"," 163.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","93.620","N/A","N/A","N/A","N/A","N/A","N/A"," 553.5"," 428.5"," 100.0","  50.0"," 150.0"," 278.5","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","94.557"," 336.9"," 211.9","  25.0","  88.0"," 113.0","  98.9"," 507.9"," 382.9"," 100.0","  50.0"," 150.0"," 232.9","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","95.495"," 398.5"," 273.5","  25.0","  88.0"," 113.0"," 160.5"," 455.4"," 330.4"," 100.0","  50.0"," 150.0"," 180.4","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","96.432"," 452.3"," 327.3","  25.0","  88.0"," 113.0"," 214.3"," 492.0"," 367.0"," 100.0","  50.0"," 150.0"," 217.0","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","97.370"," 403.2"," 278.2","  25.0","  88.0"," 113.0"," 165.2"," 465.7"," 340.7"," 100.0","  50.0"," 150.0"," 190.7","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","98.307"," 439.0"," 314.0","  25.0","  88.0"," 113.0"," 201.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","99.245","N/A","N/A","N/A","N/A","N/A","N/A"," 580.9"," 455.9"," 100.0","  50.0"," 150.0"," 305.9","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","100.182"," 312.6"," 187.6","  25.0","  88.0"," 113.0","  74.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","101.120","N/A","N/A","N/A","N/A","N/A","N/A"," 576.8"," 451.8"," 100.0","  50.0"," 150.0"," 301.8","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","102.057"," 316.6"," 191.6","  25.0","  88.0"," 113.0","  78.6"," 513.6"," 388.6"," 100.0","  50.0"," 150.0"," 238.6","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","102.995"," 393.9"," 268.9","  25.0","  88.0"," 113.0"," 155.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","103.932","N/A","N/A","N/A","N/A","N/A","N/A"," 555.6"," 430.6"," 100.0","  50.0"," 150.0"," 280.6","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","104.870"," 342.4"," 217.4","  25.0","  88.0"," 113.0"," 104.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","105.807","N/A","N/A","N/A","N/A","N/A","N/A"," 602.3"," 477.3"," 100.0","  50.0"," 150.0"," 327.3","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","106.745"," 288.8"," 163.8","  25.0","  88.0"," 113.0","  50.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","109.557","N/A","N/A","N/A","N/A","N/A","N/A"," 554.3"," 429.3"," 100.0","  50.0"," 150.0"," 279.3","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","110.495"," 339.4"," 214.4","  25.0","  88.0"," 113.0"," 101.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","113.307","N/A","N/A","N/A","N/A","N/A","N/A"," 580.6"," 455.6"," 100.0","  50.0"," 150.0"," 305.6","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","114.245"," 310.0"," 185.0","  25.0","  88.0"," 113.0","  72.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","119.870","N/A","N/A","N/A","N/A","N/A","N/A"," 551.7"," 426.7"," 100.0","  50.0"," 150.0"," 276.7","-0.469"
"/Principal/BANK_502/DDR_DM3","Pass","Write rank(1,2)","U1.V26","U3.E7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","120.807"," 341.4"," 216.4","  25.0","  88.0"," 113.0"," 103.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 2.661"," 389.3"," 264.3","  25.0","  88.0"," 113.0"," 151.3"," 450.5"," 325.5"," 100.0","  50.0"," 150.0"," 175.5","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 3.600"," 416.3"," 291.3","  25.0","  88.0"," 113.0"," 178.3"," 478.0"," 353.0"," 100.0","  50.0"," 150.0"," 203.0","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 4.537"," 390.2"," 265.2","  25.0","  88.0"," 113.0"," 152.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 5.475","N/A","N/A","N/A","N/A","N/A","N/A"," 460.0"," 335.0"," 100.0","  50.0"," 150.0"," 185.0","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 6.412"," 405.7"," 280.7","  25.0","  88.0"," 113.0"," 167.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 8.287","N/A","N/A","N/A","N/A","N/A","N/A"," 486.7"," 361.7"," 100.0","  50.0"," 150.0"," 211.7","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 9.225"," 377.6"," 252.6","  25.0","  88.0"," 113.0"," 139.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","10.162","N/A","N/A","N/A","N/A","N/A","N/A"," 459.9"," 334.9"," 100.0","  50.0"," 150.0"," 184.9","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","11.100"," 406.2"," 281.2","  25.0","  88.0"," 113.0"," 168.2"," 479.2"," 354.2"," 100.0","  50.0"," 150.0"," 204.2","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","12.037"," 389.5"," 264.5","  25.0","  88.0"," 113.0"," 151.5"," 449.6"," 324.6"," 100.0","  50.0"," 150.0"," 174.6","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","12.975"," 416.6"," 291.6","  25.0","  88.0"," 113.0"," 178.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","16.725","N/A","N/A","N/A","N/A","N/A","N/A"," 486.6"," 361.6"," 100.0","  50.0"," 150.0"," 211.6","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","17.662"," 377.4"," 252.4","  25.0","  88.0"," 113.0"," 139.4"," 449.9"," 324.9"," 100.0","  50.0"," 150.0"," 174.9","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","18.600"," 416.0"," 291.0","  25.0","  88.0"," 113.0"," 178.0"," 478.3"," 353.3"," 100.0","  50.0"," 150.0"," 203.3","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","19.537"," 390.1"," 265.1","  25.0","  88.0"," 113.0"," 152.1"," 448.9"," 323.9"," 100.0","  50.0"," 150.0"," 173.9","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","20.475"," 416.9"," 291.9","  25.0","  88.0"," 113.0"," 178.9"," 478.0"," 353.0"," 100.0","  50.0"," 150.0"," 203.0","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","21.412"," 389.9"," 264.9","  25.0","  88.0"," 113.0"," 151.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","24.225","N/A","N/A","N/A","N/A","N/A","N/A"," 459.6"," 334.6"," 100.0","  50.0"," 150.0"," 184.6","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","25.162"," 406.4"," 281.4","  25.0","  88.0"," 113.0"," 168.4"," 479.1"," 354.1"," 100.0","  50.0"," 150.0"," 204.1","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","26.100"," 390.0"," 265.0","  25.0","  88.0"," 113.0"," 152.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","28.912","N/A","N/A","N/A","N/A","N/A","N/A"," 459.9"," 334.9"," 100.0","  50.0"," 150.0"," 184.9","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","29.849"," 406.3"," 281.3","  25.0","  88.0"," 113.0"," 168.3"," 479.0"," 354.0"," 100.0","  50.0"," 150.0"," 204.0","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","30.787"," 389.7"," 264.7","  25.0","  88.0"," 113.0"," 151.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","31.725","N/A","N/A","N/A","N/A","N/A","N/A"," 460.1"," 335.1"," 100.0","  50.0"," 150.0"," 185.1","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","32.662"," 405.9"," 280.9","  25.0","  88.0"," 113.0"," 167.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","33.600","N/A","N/A","N/A","N/A","N/A","N/A"," 486.7"," 361.7"," 100.0","  50.0"," 150.0"," 211.7","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","34.537"," 377.2"," 252.2","  25.0","  88.0"," 113.0"," 139.2"," 450.3"," 325.3"," 100.0","  50.0"," 150.0"," 175.3","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","35.475"," 415.6"," 290.6","  25.0","  88.0"," 113.0"," 177.6"," 478.4"," 353.4"," 100.0","  50.0"," 150.0"," 203.4","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","36.412"," 389.9"," 264.9","  25.0","  88.0"," 113.0"," 151.9"," 449.4"," 324.4"," 100.0","  50.0"," 150.0"," 174.4","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","37.350"," 416.6"," 291.6","  25.0","  88.0"," 113.0"," 178.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","40.162","N/A","N/A","N/A","N/A","N/A","N/A"," 486.9"," 361.9"," 100.0","  50.0"," 150.0"," 211.9","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","41.100"," 377.5"," 252.5","  25.0","  88.0"," 113.0"," 139.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","42.037","N/A","N/A","N/A","N/A","N/A","N/A"," 459.6"," 334.6"," 100.0","  50.0"," 150.0"," 184.6","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","42.974"," 406.1"," 281.1","  25.0","  88.0"," 113.0"," 168.1"," 479.5"," 354.5"," 100.0","  50.0"," 150.0"," 204.5","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","43.912"," 389.5"," 264.5","  25.0","  88.0"," 113.0"," 151.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","44.850","N/A","N/A","N/A","N/A","N/A","N/A"," 459.8"," 334.8"," 100.0","  50.0"," 150.0"," 184.8","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","45.787"," 406.0"," 281.0","  25.0","  88.0"," 113.0"," 168.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","46.724","N/A","N/A","N/A","N/A","N/A","N/A"," 487.1"," 362.1"," 100.0","  50.0"," 150.0"," 212.1","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","47.662"," 376.6"," 251.6","  25.0","  88.0"," 113.0"," 138.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","48.599","N/A","N/A","N/A","N/A","N/A","N/A"," 459.7"," 334.7"," 100.0","  50.0"," 150.0"," 184.7","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","49.537"," 406.1"," 281.1","  25.0","  88.0"," 113.0"," 168.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","51.412","N/A","N/A","N/A","N/A","N/A","N/A"," 486.9"," 361.9"," 100.0","  50.0"," 150.0"," 211.9","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","52.349"," 377.1"," 252.1","  25.0","  88.0"," 113.0"," 139.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","54.225","N/A","N/A","N/A","N/A","N/A","N/A"," 459.3"," 334.3"," 100.0","  50.0"," 150.0"," 184.3","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","55.162"," 406.7"," 281.7","  25.0","  88.0"," 113.0"," 168.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","56.100","N/A","N/A","N/A","N/A","N/A","N/A"," 486.9"," 361.9"," 100.0","  50.0"," 150.0"," 211.9","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","57.037"," 376.9"," 251.9","  25.0","  88.0"," 113.0"," 138.9"," 450.4"," 325.4"," 100.0","  50.0"," 150.0"," 175.4","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","57.975"," 415.7"," 290.7","  25.0","  88.0"," 113.0"," 177.7"," 478.6"," 353.6"," 100.0","  50.0"," 150.0"," 203.6","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","58.912"," 389.9"," 264.9","  25.0","  88.0"," 113.0"," 151.9"," 449.1"," 324.1"," 100.0","  50.0"," 150.0"," 174.1","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","59.850"," 416.7"," 291.7","  25.0","  88.0"," 113.0"," 178.7"," 478.2"," 353.2"," 100.0","  50.0"," 150.0"," 203.2","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","60.787"," 390.0"," 265.0","  25.0","  88.0"," 113.0"," 152.0"," 449.0"," 324.0"," 100.0","  50.0"," 150.0"," 174.0","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","61.725"," 416.6"," 291.6","  25.0","  88.0"," 113.0"," 178.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","62.662","N/A","N/A","N/A","N/A","N/A","N/A"," 487.3"," 362.3"," 100.0","  50.0"," 150.0"," 212.3","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","63.600"," 377.1"," 252.1","  25.0","  88.0"," 113.0"," 139.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","64.537","N/A","N/A","N/A","N/A","N/A","N/A"," 459.4"," 334.4"," 100.0","  50.0"," 150.0"," 184.4","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","65.475"," 406.2"," 281.2","  25.0","  88.0"," 113.0"," 168.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","66.412","N/A","N/A","N/A","N/A","N/A","N/A"," 486.9"," 361.9"," 100.0","  50.0"," 150.0"," 211.9","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","67.350"," 377.2"," 252.2","  25.0","  88.0"," 113.0"," 139.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","70.162","N/A","N/A","N/A","N/A","N/A","N/A"," 459.7"," 334.7"," 100.0","  50.0"," 150.0"," 184.7","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","71.100"," 406.7"," 281.7","  25.0","  88.0"," 113.0"," 168.7"," 478.8"," 353.8"," 100.0","  50.0"," 150.0"," 203.8","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","72.037"," 389.8"," 264.8","  25.0","  88.0"," 113.0"," 151.8"," 449.5"," 324.5"," 100.0","  50.0"," 150.0"," 174.5","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","72.974"," 416.3"," 291.3","  25.0","  88.0"," 113.0"," 178.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","74.850","N/A","N/A","N/A","N/A","N/A","N/A"," 486.5"," 361.5"," 100.0","  50.0"," 150.0"," 211.5","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","75.787"," 377.0"," 252.0","  25.0","  88.0"," 113.0"," 139.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","76.725","N/A","N/A","N/A","N/A","N/A","N/A"," 459.5"," 334.5"," 100.0","  50.0"," 150.0"," 184.5","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","77.662"," 406.4"," 281.4","  25.0","  88.0"," 113.0"," 168.4"," 479.2"," 354.2"," 100.0","  50.0"," 150.0"," 204.2","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","78.600"," 389.9"," 264.9","  25.0","  88.0"," 113.0"," 151.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","80.475","N/A","N/A","N/A","N/A","N/A","N/A"," 459.4"," 334.4"," 100.0","  50.0"," 150.0"," 184.4","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","81.412"," 406.6"," 281.6","  25.0","  88.0"," 113.0"," 168.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","82.350","N/A","N/A","N/A","N/A","N/A","N/A"," 486.9"," 361.9"," 100.0","  50.0"," 150.0"," 211.9","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","83.287"," 377.0"," 252.0","  25.0","  88.0"," 113.0"," 139.0"," 450.4"," 325.4"," 100.0","  50.0"," 150.0"," 175.4","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","84.225"," 415.8"," 290.8","  25.0","  88.0"," 113.0"," 177.8"," 478.4"," 353.4"," 100.0","  50.0"," 150.0"," 203.4","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","85.162"," 390.0"," 265.0","  25.0","  88.0"," 113.0"," 152.0"," 449.1"," 324.1"," 100.0","  50.0"," 150.0"," 174.1","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","86.100"," 416.6"," 291.6","  25.0","  88.0"," 113.0"," 178.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","87.975","N/A","N/A","N/A","N/A","N/A","N/A"," 486.6"," 361.6"," 100.0","  50.0"," 150.0"," 211.6","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","88.912"," 377.3"," 252.3","  25.0","  88.0"," 113.0"," 139.3"," 449.8"," 324.8"," 100.0","  50.0"," 150.0"," 174.8","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","89.850"," 415.9"," 290.9","  25.0","  88.0"," 113.0"," 177.9"," 478.5"," 353.5"," 100.0","  50.0"," 150.0"," 203.5","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","90.787"," 390.0"," 265.0","  25.0","  88.0"," 113.0"," 152.0"," 448.8"," 323.8"," 100.0","  50.0"," 150.0"," 173.8","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","91.725"," 416.9"," 291.9","  25.0","  88.0"," 113.0"," 178.9"," 478.3"," 353.3"," 100.0","  50.0"," 150.0"," 203.3","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","92.662"," 389.8"," 264.8","  25.0","  88.0"," 113.0"," 151.8"," 449.0"," 324.0"," 100.0","  50.0"," 150.0"," 174.0","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","93.599"," 416.5"," 291.5","  25.0","  88.0"," 113.0"," 178.5"," 478.6"," 353.6"," 100.0","  50.0"," 150.0"," 203.6","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","94.537"," 389.6"," 264.6","  25.0","  88.0"," 113.0"," 151.6"," 449.2"," 324.2"," 100.0","  50.0"," 150.0"," 174.2","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","95.475"," 416.6"," 291.6","  25.0","  88.0"," 113.0"," 178.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","96.412","N/A","N/A","N/A","N/A","N/A","N/A"," 487.3"," 362.3"," 100.0","  50.0"," 150.0"," 212.3","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","97.350"," 376.9"," 251.9","  25.0","  88.0"," 113.0"," 138.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","99.224","N/A","N/A","N/A","N/A","N/A","N/A"," 459.5"," 334.5"," 100.0","  50.0"," 150.0"," 184.5","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","100.162"," 406.4"," 281.4","  25.0","  88.0"," 113.0"," 168.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","102.975","N/A","N/A","N/A","N/A","N/A","N/A"," 486.7"," 361.7"," 100.0","  50.0"," 150.0"," 211.7","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","103.912"," 377.3"," 252.3","  25.0","  88.0"," 113.0"," 139.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","104.849","N/A","N/A","N/A","N/A","N/A","N/A"," 459.6"," 334.6"," 100.0","  50.0"," 150.0"," 184.6","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","105.787"," 406.2"," 281.2","  25.0","  88.0"," 113.0"," 168.2"," 479.3"," 354.3"," 100.0","  50.0"," 150.0"," 204.3","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","106.725"," 389.7"," 264.7","  25.0","  88.0"," 113.0"," 151.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","107.662","N/A","N/A","N/A","N/A","N/A","N/A"," 460.0"," 335.0"," 100.0","  50.0"," 150.0"," 185.0","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","108.600"," 406.2"," 281.2","  25.0","  88.0"," 113.0"," 168.2"," 479.2"," 354.2"," 100.0","  50.0"," 150.0"," 204.2","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","109.537"," 389.7"," 264.7","  25.0","  88.0"," 113.0"," 151.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","111.412","N/A","N/A","N/A","N/A","N/A","N/A"," 459.4"," 334.4"," 100.0","  50.0"," 150.0"," 184.4","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","112.349"," 406.4"," 281.4","  25.0","  88.0"," 113.0"," 168.4"," 479.1"," 354.1"," 100.0","  50.0"," 150.0"," 204.1","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","113.287"," 389.8"," 264.8","  25.0","  88.0"," 113.0"," 151.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","115.162","N/A","N/A","N/A","N/A","N/A","N/A"," 459.3"," 334.3"," 100.0","  50.0"," 150.0"," 184.3","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","116.100"," 406.7"," 281.7","  25.0","  88.0"," 113.0"," 168.7"," 478.8"," 353.8"," 100.0","  50.0"," 150.0"," 203.8","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","117.037"," 390.0"," 265.0","  25.0","  88.0"," 113.0"," 152.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","118.912","N/A","N/A","N/A","N/A","N/A","N/A"," 459.5"," 334.5"," 100.0","  50.0"," 150.0"," 184.5","-0.469"
"/Principal/BANK_502/DDR_DQ0","Pass","Write rank(1,1)","U1.J26","U2.C8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","119.850"," 406.7"," 281.7","  25.0","  88.0"," 113.0"," 168.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 2.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 3.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 4.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 5.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 6.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 8.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 9.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","10.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","11.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","12.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","13.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","14.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","15.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","16.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","17.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","18.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","19.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","20.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","21.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","23.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","24.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","25.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","26.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","27.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","28.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","29.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","30.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","31.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","32.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","33.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","34.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","35.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","36.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","38.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","39.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","40.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","41.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","42.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","43.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","44.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","45.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","46.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","47.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","48.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","49.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","50.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","51.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","53.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","54.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","55.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","56.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","57.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","58.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","59.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","60.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","61.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","62.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","63.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","64.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","65.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","66.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","68.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","69.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","70.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","71.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","72.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","73.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","74.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","75.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","76.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","77.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","78.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","79.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","80.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","81.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","83.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","84.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","85.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","86.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","87.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","88.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","89.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","90.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","91.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","92.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","93.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","94.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","95.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","96.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","98.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","99.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","100.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","101.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","102.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","103.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","104.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","105.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","106.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","107.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","108.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","109.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","110.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","111.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","113.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","114.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","115.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","116.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","117.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","118.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","119.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","120.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","121.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,1)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","122.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 2.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 3.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 4.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 5.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 6.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 8.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 9.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","10.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","11.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","12.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","13.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","14.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","15.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","16.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","17.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","18.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","19.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","20.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","21.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","23.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","24.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","25.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","26.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","27.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","28.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","29.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","30.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","31.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","32.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","33.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","34.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","35.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","36.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","38.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","39.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","40.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","41.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","42.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","43.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","44.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","45.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","46.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","47.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","48.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","49.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","50.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","51.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","53.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","54.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","55.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","56.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","57.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","58.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","59.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","60.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","61.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","62.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","63.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","64.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","65.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","66.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","68.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","69.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","70.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","71.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","72.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","73.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","74.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","75.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","76.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","77.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","78.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","79.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","80.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","81.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","83.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","84.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","85.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","86.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","87.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","88.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","89.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","90.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","91.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","92.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","93.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","94.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","95.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","96.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","98.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","99.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","100.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","101.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","102.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","103.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","104.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","105.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","106.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","107.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","108.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","109.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","110.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","111.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","113.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","114.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","115.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","116.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","117.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","118.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","119.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","120.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","121.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ0","Fail","Read rank(1,2)","U1.J26","U1.J26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","122.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 2.661"," 379.6"," 254.6","  25.0","  88.0"," 113.0"," 141.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 3.600","N/A","N/A","N/A","N/A","N/A","N/A"," 469.9"," 344.9"," 100.0","  50.0"," 150.0"," 194.9","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 4.537"," 395.1"," 270.1","  25.0","  88.0"," 113.0"," 157.1"," 489.7"," 364.7"," 100.0","  50.0"," 150.0"," 214.7","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 5.475"," 380.4"," 255.4","  25.0","  88.0"," 113.0"," 142.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","12.975","N/A","N/A","N/A","N/A","N/A","N/A"," 469.7"," 344.7"," 100.0","  50.0"," 150.0"," 194.7","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","13.912"," 395.4"," 270.4","  25.0","  88.0"," 113.0"," 157.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","19.537","N/A","N/A","N/A","N/A","N/A","N/A"," 496.5"," 371.5"," 100.0","  50.0"," 150.0"," 221.5","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","20.475"," 366.9"," 241.9","  25.0","  88.0"," 113.0"," 128.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","21.412","N/A","N/A","N/A","N/A","N/A","N/A"," 469.3"," 344.3"," 100.0","  50.0"," 150.0"," 194.3","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","22.349"," 395.7"," 270.7","  25.0","  88.0"," 113.0"," 157.7"," 489.7"," 364.7"," 100.0","  50.0"," 150.0"," 214.7","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","23.287"," 379.6"," 254.6","  25.0","  88.0"," 113.0"," 141.6"," 461.4"," 336.4"," 100.0","  50.0"," 150.0"," 186.4","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","24.225"," 406.2"," 281.2","  25.0","  88.0"," 113.0"," 168.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","25.162","N/A","N/A","N/A","N/A","N/A","N/A"," 497.3"," 372.3"," 100.0","  50.0"," 150.0"," 222.3","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","26.100"," 366.6"," 241.6","  25.0","  88.0"," 113.0"," 128.6"," 462.0"," 337.0"," 100.0","  50.0"," 150.0"," 187.0","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","27.037"," 405.1"," 280.1","  25.0","  88.0"," 113.0"," 167.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","27.975","N/A","N/A","N/A","N/A","N/A","N/A"," 497.2"," 372.2"," 100.0","  50.0"," 150.0"," 222.2","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","28.912"," 366.3"," 241.3","  25.0","  88.0"," 113.0"," 128.3"," 462.2"," 337.2"," 100.0","  50.0"," 150.0"," 187.2","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","29.849"," 405.2"," 280.2","  25.0","  88.0"," 113.0"," 167.2"," 488.8"," 363.8"," 100.0","  50.0"," 150.0"," 213.8","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","30.787"," 380.0"," 255.0","  25.0","  88.0"," 113.0"," 142.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","31.725","N/A","N/A","N/A","N/A","N/A","N/A"," 469.6"," 344.6"," 100.0","  50.0"," 150.0"," 194.6","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","32.662"," 395.5"," 270.5","  25.0","  88.0"," 113.0"," 157.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","33.600","N/A","N/A","N/A","N/A","N/A","N/A"," 497.0"," 372.0"," 100.0","  50.0"," 150.0"," 222.0","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","34.537"," 366.7"," 241.7","  25.0","  88.0"," 113.0"," 128.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","37.350","N/A","N/A","N/A","N/A","N/A","N/A"," 469.5"," 344.5"," 100.0","  50.0"," 150.0"," 194.5","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","38.287"," 395.7"," 270.7","  25.0","  88.0"," 113.0"," 157.7"," 489.6"," 364.6"," 100.0","  50.0"," 150.0"," 214.6","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","39.224"," 380.0"," 255.0","  25.0","  88.0"," 113.0"," 142.0"," 461.4"," 336.4"," 100.0","  50.0"," 150.0"," 186.4","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","40.162"," 405.9"," 280.9","  25.0","  88.0"," 113.0"," 167.9"," 488.4"," 363.4"," 100.0","  50.0"," 150.0"," 213.4","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","41.100"," 380.8"," 255.8","  25.0","  88.0"," 113.0"," 142.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","42.974","N/A","N/A","N/A","N/A","N/A","N/A"," 469.5"," 344.5"," 100.0","  50.0"," 150.0"," 194.5","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","43.912"," 395.8"," 270.8","  25.0","  88.0"," 113.0"," 157.8"," 489.6"," 364.6"," 100.0","  50.0"," 150.0"," 214.6","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","44.850"," 380.3"," 255.3","  25.0","  88.0"," 113.0"," 142.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","45.787","N/A","N/A","N/A","N/A","N/A","N/A"," 469.9"," 344.9"," 100.0","  50.0"," 150.0"," 194.9","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","46.724"," 395.3"," 270.3","  25.0","  88.0"," 113.0"," 157.3"," 489.8"," 364.8"," 100.0","  50.0"," 150.0"," 214.8","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","47.662"," 379.7"," 254.7","  25.0","  88.0"," 113.0"," 141.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","48.599","N/A","N/A","N/A","N/A","N/A","N/A"," 469.9"," 344.9"," 100.0","  50.0"," 150.0"," 194.9","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","49.537"," 395.4"," 270.4","  25.0","  88.0"," 113.0"," 157.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","53.287","N/A","N/A","N/A","N/A","N/A","N/A"," 497.1"," 372.1"," 100.0","  50.0"," 150.0"," 222.1","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","54.225"," 366.5"," 241.5","  25.0","  88.0"," 113.0"," 128.5"," 461.7"," 336.7"," 100.0","  50.0"," 150.0"," 186.7","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","55.162"," 405.5"," 280.5","  25.0","  88.0"," 113.0"," 167.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","58.912","N/A","N/A","N/A","N/A","N/A","N/A"," 496.8"," 371.8"," 100.0","  50.0"," 150.0"," 221.8","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","59.850"," 366.6"," 241.6","  25.0","  88.0"," 113.0"," 128.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","60.787","N/A","N/A","N/A","N/A","N/A","N/A"," 469.2"," 344.2"," 100.0","  50.0"," 150.0"," 194.2","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","61.725"," 395.9"," 270.9","  25.0","  88.0"," 113.0"," 157.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","63.600","N/A","N/A","N/A","N/A","N/A","N/A"," 496.5"," 371.5"," 100.0","  50.0"," 150.0"," 221.5","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","64.537"," 366.8"," 241.8","  25.0","  88.0"," 113.0"," 128.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","65.475","N/A","N/A","N/A","N/A","N/A","N/A"," 469.1"," 344.1"," 100.0","  50.0"," 150.0"," 194.1","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","66.412"," 395.7"," 270.7","  25.0","  88.0"," 113.0"," 157.7"," 489.8"," 364.8"," 100.0","  50.0"," 150.0"," 214.8","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","67.350"," 380.0"," 255.0","  25.0","  88.0"," 113.0"," 142.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","68.287","N/A","N/A","N/A","N/A","N/A","N/A"," 469.5"," 344.5"," 100.0","  50.0"," 150.0"," 194.5","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","69.225"," 395.6"," 270.6","  25.0","  88.0"," 113.0"," 157.6"," 489.6"," 364.6"," 100.0","  50.0"," 150.0"," 214.6","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","70.162"," 379.8"," 254.8","  25.0","  88.0"," 113.0"," 141.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","71.100","N/A","N/A","N/A","N/A","N/A","N/A"," 469.5"," 344.5"," 100.0","  50.0"," 150.0"," 194.5","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","72.037"," 395.5"," 270.5","  25.0","  88.0"," 113.0"," 157.5"," 489.7"," 364.7"," 100.0","  50.0"," 150.0"," 214.7","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","72.974"," 379.8"," 254.8","  25.0","  88.0"," 113.0"," 141.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","74.850","N/A","N/A","N/A","N/A","N/A","N/A"," 469.3"," 344.3"," 100.0","  50.0"," 150.0"," 194.3","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","75.787"," 395.7"," 270.7","  25.0","  88.0"," 113.0"," 157.7"," 489.8"," 364.8"," 100.0","  50.0"," 150.0"," 214.8","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","76.725"," 380.2"," 255.2","  25.0","  88.0"," 113.0"," 142.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","77.662","N/A","N/A","N/A","N/A","N/A","N/A"," 469.7"," 344.7"," 100.0","  50.0"," 150.0"," 194.7","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","78.600"," 395.7"," 270.7","  25.0","  88.0"," 113.0"," 157.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","81.412","N/A","N/A","N/A","N/A","N/A","N/A"," 496.6"," 371.6"," 100.0","  50.0"," 150.0"," 221.6","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","82.350"," 366.6"," 241.6","  25.0","  88.0"," 113.0"," 128.6"," 461.8"," 336.8"," 100.0","  50.0"," 150.0"," 186.8","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","83.287"," 405.3"," 280.3","  25.0","  88.0"," 113.0"," 167.3"," 488.9"," 363.9"," 100.0","  50.0"," 150.0"," 213.9","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","84.225"," 380.4"," 255.4","  25.0","  88.0"," 113.0"," 142.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","85.162","N/A","N/A","N/A","N/A","N/A","N/A"," 469.7"," 344.7"," 100.0","  50.0"," 150.0"," 194.7","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","86.100"," 395.6"," 270.6","  25.0","  88.0"," 113.0"," 157.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","87.037","N/A","N/A","N/A","N/A","N/A","N/A"," 497.2"," 372.2"," 100.0","  50.0"," 150.0"," 222.2","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","87.975"," 366.5"," 241.5","  25.0","  88.0"," 113.0"," 128.5"," 462.0"," 337.0"," 100.0","  50.0"," 150.0"," 187.0","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","88.912"," 405.4"," 280.4","  25.0","  88.0"," 113.0"," 167.4"," 488.6"," 363.6"," 100.0","  50.0"," 150.0"," 213.6","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","89.850"," 380.4"," 255.4","  25.0","  88.0"," 113.0"," 142.4"," 460.5"," 335.5"," 100.0","  50.0"," 150.0"," 185.5","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","90.787"," 406.5"," 281.5","  25.0","  88.0"," 113.0"," 168.5"," 488.3"," 363.3"," 100.0","  50.0"," 150.0"," 213.3","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","91.725"," 380.5"," 255.5","  25.0","  88.0"," 113.0"," 142.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","94.537","N/A","N/A","N/A","N/A","N/A","N/A"," 469.8"," 344.8"," 100.0","  50.0"," 150.0"," 194.8","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","95.475"," 395.9"," 270.9","  25.0","  88.0"," 113.0"," 157.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","97.350","N/A","N/A","N/A","N/A","N/A","N/A"," 496.6"," 371.6"," 100.0","  50.0"," 150.0"," 221.6","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","98.287"," 366.7"," 241.7","  25.0","  88.0"," 113.0"," 128.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","101.100","N/A","N/A","N/A","N/A","N/A","N/A"," 469.4"," 344.4"," 100.0","  50.0"," 150.0"," 194.4","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","102.037"," 395.8"," 270.8","  25.0","  88.0"," 113.0"," 157.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","103.912","N/A","N/A","N/A","N/A","N/A","N/A"," 496.5"," 371.5"," 100.0","  50.0"," 150.0"," 221.5","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","104.849"," 366.7"," 241.7","  25.0","  88.0"," 113.0"," 128.7"," 461.9"," 336.9"," 100.0","  50.0"," 150.0"," 186.9","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","105.787"," 405.3"," 280.3","  25.0","  88.0"," 113.0"," 167.3"," 488.7"," 363.7"," 100.0","  50.0"," 150.0"," 213.7","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","106.725"," 380.3"," 255.3","  25.0","  88.0"," 113.0"," 142.3"," 460.7"," 335.7"," 100.0","  50.0"," 150.0"," 185.7","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","107.662"," 406.3"," 281.3","  25.0","  88.0"," 113.0"," 168.3"," 488.4"," 363.4"," 100.0","  50.0"," 150.0"," 213.4","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","108.600"," 380.5"," 255.5","  25.0","  88.0"," 113.0"," 142.5"," 460.6"," 335.6"," 100.0","  50.0"," 150.0"," 185.6","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","109.537"," 406.3"," 281.3","  25.0","  88.0"," 113.0"," 168.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","110.475","N/A","N/A","N/A","N/A","N/A","N/A"," 497.1"," 372.1"," 100.0","  50.0"," 150.0"," 222.1","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","111.412"," 366.3"," 241.3","  25.0","  88.0"," 113.0"," 128.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","112.349","N/A","N/A","N/A","N/A","N/A","N/A"," 469.3"," 344.3"," 100.0","  50.0"," 150.0"," 194.3","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","113.287"," 395.7"," 270.7","  25.0","  88.0"," 113.0"," 157.7"," 489.8"," 364.8"," 100.0","  50.0"," 150.0"," 214.8","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","114.225"," 380.0"," 255.0","  25.0","  88.0"," 113.0"," 142.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","115.162","N/A","N/A","N/A","N/A","N/A","N/A"," 469.6"," 344.6"," 100.0","  50.0"," 150.0"," 194.6","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","116.100"," 395.8"," 270.8","  25.0","  88.0"," 113.0"," 157.8"," 489.5"," 364.5"," 100.0","  50.0"," 150.0"," 214.5","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","117.037"," 380.1"," 255.1","  25.0","  88.0"," 113.0"," 142.1"," 461.0"," 336.0"," 100.0","  50.0"," 150.0"," 186.0","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","117.975"," 406.2"," 281.2","  25.0","  88.0"," 113.0"," 168.2"," 488.3"," 363.3"," 100.0","  50.0"," 150.0"," 213.3","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","118.912"," 380.5"," 255.5","  25.0","  88.0"," 113.0"," 142.5"," 460.7"," 335.7"," 100.0","  50.0"," 150.0"," 185.7","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","119.850"," 406.6"," 281.6","  25.0","  88.0"," 113.0"," 168.6"," 488.1"," 363.1"," 100.0","  50.0"," 150.0"," 213.1","-0.469"
"/Principal/BANK_502/DDR_DQ1","Pass","Write rank(1,1)","U1.F25","U2.A3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","120.787"," 380.6"," 255.6","  25.0","  88.0"," 113.0"," 142.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 2.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 3.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 4.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 5.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 6.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 8.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 9.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","10.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","11.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","12.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","13.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","14.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","15.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","16.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","17.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","18.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","19.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","20.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","21.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","23.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","24.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","25.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","26.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","27.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","28.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","29.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","30.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","31.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","32.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","33.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","34.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","35.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","36.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","38.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","39.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","40.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","41.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","42.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","43.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","44.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","45.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","46.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","47.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","48.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","49.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","50.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","51.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","53.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","54.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","55.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","56.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","57.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","58.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","59.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","60.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","61.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","62.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","63.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","64.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","65.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","66.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","68.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","69.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","70.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","71.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","72.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","73.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","74.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","75.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","76.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","77.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","78.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","79.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","80.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","81.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","83.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","84.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","85.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","86.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","87.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","88.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","89.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","90.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","91.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","92.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","93.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","94.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","95.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","96.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","98.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","99.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","100.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","101.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","102.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","103.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","104.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","105.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","106.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","107.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","108.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","109.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","110.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","111.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","113.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","114.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","115.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","116.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","117.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","118.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","119.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","120.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","121.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,1)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","122.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 2.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 3.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 4.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 5.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 6.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 8.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 9.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","10.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","11.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","12.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","13.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","14.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","15.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","16.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","17.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","18.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","19.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","20.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","21.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","23.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","24.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","25.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","26.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","27.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","28.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","29.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","30.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","31.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","32.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","33.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","34.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","35.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","36.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","38.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","39.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","40.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","41.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","42.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","43.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","44.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","45.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","46.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","47.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","48.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","49.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","50.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","51.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","53.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","54.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","55.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","56.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","57.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","58.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","59.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","60.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","61.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","62.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","63.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","64.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","65.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","66.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","68.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","69.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","70.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","71.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","72.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","73.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","74.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","75.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","76.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","77.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","78.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","79.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","80.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","81.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","83.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","84.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","85.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","86.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","87.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","88.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","89.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","90.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","91.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","92.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","93.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","94.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","95.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","96.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","98.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","99.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","100.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","101.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","102.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","103.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","104.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","105.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","106.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","107.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","108.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","109.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","110.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","111.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","113.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","114.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","115.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","116.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","117.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","118.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","119.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","120.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","121.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ1","Fail","Read rank(1,2)","U1.F25","U1.F25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","122.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 2.633"," 377.5"," 252.5","  25.0","  88.0"," 113.0"," 139.5"," 463.0"," 338.0"," 100.0","  50.0"," 150.0"," 188.0","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 3.572"," 407.5"," 282.5","  25.0","  88.0"," 113.0"," 169.5"," 488.7"," 363.7"," 100.0","  50.0"," 150.0"," 213.7","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 4.509"," 377.6"," 252.6","  25.0","  88.0"," 113.0"," 139.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 6.384","N/A","N/A","N/A","N/A","N/A","N/A"," 474.6"," 349.6"," 100.0","  50.0"," 150.0"," 199.6","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 7.322"," 394.6"," 269.6","  25.0","  88.0"," 113.0"," 156.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","11.072","N/A","N/A","N/A","N/A","N/A","N/A"," 497.8"," 372.8"," 100.0","  50.0"," 150.0"," 222.8","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","12.009"," 365.2"," 240.2","  25.0","  88.0"," 113.0"," 127.2"," 462.3"," 337.3"," 100.0","  50.0"," 150.0"," 187.3","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","12.947"," 407.5"," 282.5","  25.0","  88.0"," 113.0"," 169.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","14.822","N/A","N/A","N/A","N/A","N/A","N/A"," 497.8"," 372.8"," 100.0","  50.0"," 150.0"," 222.8","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","15.759"," 365.1"," 240.1","  25.0","  88.0"," 113.0"," 127.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","16.697","N/A","N/A","N/A","N/A","N/A","N/A"," 474.2"," 349.2"," 100.0","  50.0"," 150.0"," 199.2","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","17.634"," 394.2"," 269.2","  25.0","  88.0"," 113.0"," 156.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","19.509","N/A","N/A","N/A","N/A","N/A","N/A"," 497.9"," 372.9"," 100.0","  50.0"," 150.0"," 222.9","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","20.447"," 365.6"," 240.6","  25.0","  88.0"," 113.0"," 127.6"," 462.0"," 337.0"," 100.0","  50.0"," 150.0"," 187.0","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","21.384"," 407.2"," 282.2","  25.0","  88.0"," 113.0"," 169.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","23.259","N/A","N/A","N/A","N/A","N/A","N/A"," 498.0"," 373.0"," 100.0","  50.0"," 150.0"," 223.0","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","24.197"," 365.5"," 240.5","  25.0","  88.0"," 113.0"," 127.5"," 461.9"," 336.9"," 100.0","  50.0"," 150.0"," 186.9","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","25.134"," 407.3"," 282.3","  25.0","  88.0"," 113.0"," 169.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","27.009","N/A","N/A","N/A","N/A","N/A","N/A"," 498.0"," 373.0"," 100.0","  50.0"," 150.0"," 223.0","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","27.947"," 365.5"," 240.5","  25.0","  88.0"," 113.0"," 127.5"," 461.9"," 336.9"," 100.0","  50.0"," 150.0"," 186.9","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","28.884"," 407.3"," 282.3","  25.0","  88.0"," 113.0"," 169.3"," 489.3"," 364.3"," 100.0","  50.0"," 150.0"," 214.3","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","29.822"," 377.7"," 252.7","  25.0","  88.0"," 113.0"," 139.7"," 461.5"," 336.5"," 100.0","  50.0"," 150.0"," 186.5","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","30.759"," 407.4"," 282.4","  25.0","  88.0"," 113.0"," 169.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","34.509","N/A","N/A","N/A","N/A","N/A","N/A"," 498.0"," 373.0"," 100.0","  50.0"," 150.0"," 223.0","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","35.447"," 365.4"," 240.4","  25.0","  88.0"," 113.0"," 127.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","38.259","N/A","N/A","N/A","N/A","N/A","N/A"," 474.4"," 349.4"," 100.0","  50.0"," 150.0"," 199.4","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","39.197"," 394.7"," 269.7","  25.0","  88.0"," 113.0"," 156.7"," 488.9"," 363.9"," 100.0","  50.0"," 150.0"," 213.9","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","40.134"," 377.9"," 252.9","  25.0","  88.0"," 113.0"," 139.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","41.072","N/A","N/A","N/A","N/A","N/A","N/A"," 474.4"," 349.4"," 100.0","  50.0"," 150.0"," 199.4","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","42.009"," 394.2"," 269.2","  25.0","  88.0"," 113.0"," 156.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","45.759","N/A","N/A","N/A","N/A","N/A","N/A"," 498.1"," 373.1"," 100.0","  50.0"," 150.0"," 223.1","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","46.697"," 365.3"," 240.3","  25.0","  88.0"," 113.0"," 127.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","47.634","N/A","N/A","N/A","N/A","N/A","N/A"," 474.4"," 349.4"," 100.0","  50.0"," 150.0"," 199.4","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","48.572"," 394.6"," 269.6","  25.0","  88.0"," 113.0"," 156.6"," 489.1"," 364.1"," 100.0","  50.0"," 150.0"," 214.1","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","49.509"," 377.7"," 252.7","  25.0","  88.0"," 113.0"," 139.7"," 461.9"," 336.9"," 100.0","  50.0"," 150.0"," 186.9","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","50.447"," 407.6"," 282.6","  25.0","  88.0"," 113.0"," 169.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","51.384","N/A","N/A","N/A","N/A","N/A","N/A"," 498.1"," 373.1"," 100.0","  50.0"," 150.0"," 223.1","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","52.322"," 365.4"," 240.4","  25.0","  88.0"," 113.0"," 127.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","53.259","N/A","N/A","N/A","N/A","N/A","N/A"," 474.5"," 349.5"," 100.0","  50.0"," 150.0"," 199.5","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","54.197"," 394.5"," 269.5","  25.0","  88.0"," 113.0"," 156.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","55.134","N/A","N/A","N/A","N/A","N/A","N/A"," 498.2"," 373.2"," 100.0","  50.0"," 150.0"," 223.2","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","56.072"," 365.3"," 240.3","  25.0","  88.0"," 113.0"," 127.3"," 462.1"," 337.1"," 100.0","  50.0"," 150.0"," 187.1","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","57.009"," 407.2"," 282.2","  25.0","  88.0"," 113.0"," 169.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","57.947","N/A","N/A","N/A","N/A","N/A","N/A"," 498.0"," 373.0"," 100.0","  50.0"," 150.0"," 223.0","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","58.884"," 365.1"," 240.1","  25.0","  88.0"," 113.0"," 127.1"," 462.2"," 337.2"," 100.0","  50.0"," 150.0"," 187.2","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","59.822"," 407.5"," 282.5","  25.0","  88.0"," 113.0"," 169.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","61.697","N/A","N/A","N/A","N/A","N/A","N/A"," 497.8"," 372.8"," 100.0","  50.0"," 150.0"," 222.8","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","62.634"," 365.2"," 240.2","  25.0","  88.0"," 113.0"," 127.2"," 462.1"," 337.1"," 100.0","  50.0"," 150.0"," 187.1","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","63.572"," 407.5"," 282.5","  25.0","  88.0"," 113.0"," 169.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","65.447","N/A","N/A","N/A","N/A","N/A","N/A"," 497.8"," 372.8"," 100.0","  50.0"," 150.0"," 222.8","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","66.384"," 365.2"," 240.2","  25.0","  88.0"," 113.0"," 127.2"," 462.1"," 337.1"," 100.0","  50.0"," 150.0"," 187.1","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","67.322"," 407.5"," 282.5","  25.0","  88.0"," 113.0"," 169.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","70.134","N/A","N/A","N/A","N/A","N/A","N/A"," 498.0"," 373.0"," 100.0","  50.0"," 150.0"," 223.0","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","71.072"," 365.4"," 240.4","  25.0","  88.0"," 113.0"," 127.4"," 461.8"," 336.8"," 100.0","  50.0"," 150.0"," 186.8","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","72.009"," 407.4"," 282.4","  25.0","  88.0"," 113.0"," 169.4"," 489.3"," 364.3"," 100.0","  50.0"," 150.0"," 214.3","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","72.947"," 377.6"," 252.6","  25.0","  88.0"," 113.0"," 139.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","73.884","N/A","N/A","N/A","N/A","N/A","N/A"," 474.4"," 349.4"," 100.0","  50.0"," 150.0"," 199.4","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","74.822"," 394.7"," 269.7","  25.0","  88.0"," 113.0"," 156.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","75.759","N/A","N/A","N/A","N/A","N/A","N/A"," 498.0"," 373.0"," 100.0","  50.0"," 150.0"," 223.0","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","76.697"," 365.4"," 240.4","  25.0","  88.0"," 113.0"," 127.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","80.447","N/A","N/A","N/A","N/A","N/A","N/A"," 474.3"," 349.3"," 100.0","  50.0"," 150.0"," 199.3","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","81.384"," 394.4"," 269.4","  25.0","  88.0"," 113.0"," 156.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","82.322","N/A","N/A","N/A","N/A","N/A","N/A"," 497.8"," 372.8"," 100.0","  50.0"," 150.0"," 222.8","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","83.259"," 365.2"," 240.2","  25.0","  88.0"," 113.0"," 127.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","86.072","N/A","N/A","N/A","N/A","N/A","N/A"," 474.2"," 349.2"," 100.0","  50.0"," 150.0"," 199.2","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","87.009"," 394.4"," 269.4","  25.0","  88.0"," 113.0"," 156.4"," 489.1"," 364.1"," 100.0","  50.0"," 150.0"," 214.1","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","87.947"," 378.1"," 253.1","  25.0","  88.0"," 113.0"," 140.1"," 461.9"," 336.9"," 100.0","  50.0"," 150.0"," 186.9","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","88.884"," 407.2"," 282.2","  25.0","  88.0"," 113.0"," 169.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","89.822","N/A","N/A","N/A","N/A","N/A","N/A"," 497.9"," 372.9"," 100.0","  50.0"," 150.0"," 222.9","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","90.759"," 365.3"," 240.3","  25.0","  88.0"," 113.0"," 127.3"," 462.3"," 337.3"," 100.0","  50.0"," 150.0"," 187.3","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","91.697"," 407.4"," 282.4","  25.0","  88.0"," 113.0"," 169.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","95.447","N/A","N/A","N/A","N/A","N/A","N/A"," 498.0"," 373.0"," 100.0","  50.0"," 150.0"," 223.0","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","96.384"," 365.0"," 240.0","  25.0","  88.0"," 113.0"," 127.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","97.322","N/A","N/A","N/A","N/A","N/A","N/A"," 474.2"," 349.2"," 100.0","  50.0"," 150.0"," 199.2","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","98.259"," 394.4"," 269.4","  25.0","  88.0"," 113.0"," 156.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","102.009","N/A","N/A","N/A","N/A","N/A","N/A"," 498.0"," 373.0"," 100.0","  50.0"," 150.0"," 223.0","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","102.947"," 365.4"," 240.4","  25.0","  88.0"," 113.0"," 127.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","103.884","N/A","N/A","N/A","N/A","N/A","N/A"," 474.3"," 349.3"," 100.0","  50.0"," 150.0"," 199.3","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","104.822"," 394.6"," 269.6","  25.0","  88.0"," 113.0"," 156.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","108.572","N/A","N/A","N/A","N/A","N/A","N/A"," 497.8"," 372.8"," 100.0","  50.0"," 150.0"," 222.8","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","109.509"," 365.2"," 240.2","  25.0","  88.0"," 113.0"," 127.2"," 462.0"," 337.0"," 100.0","  50.0"," 150.0"," 187.0","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","110.447"," 407.6"," 282.6","  25.0","  88.0"," 113.0"," 169.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","112.322","N/A","N/A","N/A","N/A","N/A","N/A"," 497.8"," 372.8"," 100.0","  50.0"," 150.0"," 222.8","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","113.259"," 365.2"," 240.2","  25.0","  88.0"," 113.0"," 127.2"," 462.1"," 337.1"," 100.0","  50.0"," 150.0"," 187.1","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","114.197"," 407.6"," 282.6","  25.0","  88.0"," 113.0"," 169.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","117.009","N/A","N/A","N/A","N/A","N/A","N/A"," 498.0"," 373.0"," 100.0","  50.0"," 150.0"," 223.0","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","117.947"," 365.3"," 240.3","  25.0","  88.0"," 113.0"," 127.3"," 461.8"," 336.8"," 100.0","  50.0"," 150.0"," 186.8","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","118.884"," 407.5"," 282.5","  25.0","  88.0"," 113.0"," 169.5"," 489.3"," 364.3"," 100.0","  50.0"," 150.0"," 214.3","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","119.822"," 377.6"," 252.6","  25.0","  88.0"," 113.0"," 139.6"," 461.4"," 336.4"," 100.0","  50.0"," 150.0"," 186.4","-0.469"
"/Principal/BANK_502/DDR_DQ10","Pass","Write rank(1,1)","U1.M26","U2.F8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","120.759"," 407.5"," 282.5","  25.0","  88.0"," 113.0"," 169.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 2.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 3.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 4.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 5.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 6.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 7.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 9.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","10.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","11.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","12.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","13.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","14.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","15.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","16.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","17.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","18.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","19.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","20.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","21.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","22.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","24.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","25.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","26.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","27.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","28.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","29.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","30.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","31.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","32.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","33.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","34.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","35.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","36.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","37.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","39.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","40.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","41.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","42.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","43.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","44.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","45.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","46.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","47.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","48.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","49.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","50.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","51.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","52.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","54.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","55.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","56.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","57.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","58.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","59.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","60.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","61.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","62.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","63.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","64.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","65.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","66.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","67.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","69.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","70.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","71.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","72.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","73.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","74.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","75.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","76.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","77.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","78.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","79.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","80.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","81.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","82.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","84.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","85.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","86.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","87.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","88.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","89.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","90.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","91.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","92.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","93.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","94.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","95.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","96.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","97.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","99.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","100.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","101.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","102.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","103.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","104.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","105.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","106.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","107.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","108.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","109.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","110.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","111.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","112.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","114.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","115.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","116.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","117.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","118.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","119.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","120.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","121.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,1)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","122.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 2.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 3.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 4.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 5.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 6.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 7.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 9.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","10.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","11.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","12.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","13.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","14.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","15.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","16.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","17.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","18.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","19.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","20.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","21.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","22.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","24.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","25.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","26.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","27.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","28.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","29.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","30.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","31.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","32.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","33.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","34.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","35.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","36.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","37.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","39.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","40.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","41.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","42.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","43.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","44.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","45.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","46.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","47.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","48.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","49.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","50.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","51.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","52.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","54.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","55.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","56.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","57.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","58.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","59.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","60.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","61.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","62.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","63.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","64.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","65.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","66.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","67.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","69.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","70.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","71.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","72.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","73.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","74.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","75.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","76.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","77.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","78.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","79.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","80.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","81.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","82.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","84.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","85.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","86.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","87.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","88.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","89.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","90.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","91.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","92.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","93.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","94.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","95.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","96.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","97.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","99.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","100.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","101.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","102.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","103.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","104.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","105.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","106.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","107.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","108.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","109.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","110.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","111.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","112.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","114.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","115.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","116.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","117.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","118.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","119.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","120.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","121.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ10","Fail","Read rank(1,2)","U1.M26","U1.M26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","122.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 3.572","N/A","N/A","N/A","N/A","N/A","N/A"," 452.4"," 327.4"," 100.0","  50.0"," 150.0"," 177.4","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 4.509"," 417.9"," 292.9","  25.0","  88.0"," 113.0"," 179.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 5.447","N/A","N/A","N/A","N/A","N/A","N/A"," 475.6"," 350.6"," 100.0","  50.0"," 150.0"," 200.6","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 6.384"," 388.0"," 263.0","  25.0","  88.0"," 113.0"," 150.0"," 442.7"," 317.7"," 100.0","  50.0"," 150.0"," 167.7","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 7.322"," 428.9"," 303.9","  25.0","  88.0"," 113.0"," 190.9"," 468.5"," 343.5"," 100.0","  50.0"," 150.0"," 193.5","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 8.259"," 395.5"," 270.5","  25.0","  88.0"," 113.0"," 157.5"," 443.0"," 318.0"," 100.0","  50.0"," 150.0"," 168.0","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 9.197"," 428.5"," 303.5","  25.0","  88.0"," 113.0"," 190.5"," 468.5"," 343.5"," 100.0","  50.0"," 150.0"," 193.5","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","10.134"," 395.6"," 270.6","  25.0","  88.0"," 113.0"," 157.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","14.822","N/A","N/A","N/A","N/A","N/A","N/A"," 452.8"," 327.8"," 100.0","  50.0"," 150.0"," 177.8","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","15.759"," 417.8"," 292.8","  25.0","  88.0"," 113.0"," 179.8"," 468.0"," 343.0"," 100.0","  50.0"," 150.0"," 193.0","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","16.697"," 397.1"," 272.1","  25.0","  88.0"," 113.0"," 159.1"," 442.9"," 317.9"," 100.0","  50.0"," 150.0"," 167.9","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","17.634"," 427.9"," 302.9","  25.0","  88.0"," 113.0"," 189.9"," 468.5"," 343.5"," 100.0","  50.0"," 150.0"," 193.5","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","18.572"," 396.3"," 271.3","  25.0","  88.0"," 113.0"," 158.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","19.509","N/A","N/A","N/A","N/A","N/A","N/A"," 452.9"," 327.9"," 100.0","  50.0"," 150.0"," 177.9","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","20.447"," 418.3"," 293.3","  25.0","  88.0"," 113.0"," 180.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","21.384","N/A","N/A","N/A","N/A","N/A","N/A"," 475.7"," 350.7"," 100.0","  50.0"," 150.0"," 200.7","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","22.322"," 388.7"," 263.7","  25.0","  88.0"," 113.0"," 150.7"," 442.5"," 317.5"," 100.0","  50.0"," 150.0"," 167.5","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","23.259"," 428.5"," 303.5","  25.0","  88.0"," 113.0"," 190.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","24.197","N/A","N/A","N/A","N/A","N/A","N/A"," 475.5"," 350.5"," 100.0","  50.0"," 150.0"," 200.5","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","25.134"," 388.3"," 263.3","  25.0","  88.0"," 113.0"," 150.3"," 442.7"," 317.7"," 100.0","  50.0"," 150.0"," 167.7","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","26.072"," 428.8"," 303.8","  25.0","  88.0"," 113.0"," 190.8"," 468.3"," 343.3"," 100.0","  50.0"," 150.0"," 193.3","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","27.009"," 395.9"," 270.9","  25.0","  88.0"," 113.0"," 157.9"," 443.0"," 318.0"," 100.0","  50.0"," 150.0"," 168.0","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","27.947"," 428.4"," 303.4","  25.0","  88.0"," 113.0"," 190.4"," 468.3"," 343.3"," 100.0","  50.0"," 150.0"," 193.3","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","28.884"," 395.9"," 270.9","  25.0","  88.0"," 113.0"," 157.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","29.822","N/A","N/A","N/A","N/A","N/A","N/A"," 452.5"," 327.5"," 100.0","  50.0"," 150.0"," 177.5","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","30.759"," 418.1"," 293.1","  25.0","  88.0"," 113.0"," 180.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","33.572","N/A","N/A","N/A","N/A","N/A","N/A"," 475.7"," 350.7"," 100.0","  50.0"," 150.0"," 200.7","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","34.509"," 388.1"," 263.1","  25.0","  88.0"," 113.0"," 150.1"," 442.6"," 317.6"," 100.0","  50.0"," 150.0"," 167.6","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","35.447"," 428.9"," 303.9","  25.0","  88.0"," 113.0"," 190.9"," 468.4"," 343.4"," 100.0","  50.0"," 150.0"," 193.4","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","36.384"," 395.8"," 270.8","  25.0","  88.0"," 113.0"," 157.8"," 442.9"," 317.9"," 100.0","  50.0"," 150.0"," 167.9","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","37.322"," 428.3"," 303.3","  25.0","  88.0"," 113.0"," 190.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","38.259","N/A","N/A","N/A","N/A","N/A","N/A"," 475.9"," 350.9"," 100.0","  50.0"," 150.0"," 200.9","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","39.197"," 388.4"," 263.4","  25.0","  88.0"," 113.0"," 150.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","42.009","N/A","N/A","N/A","N/A","N/A","N/A"," 453.0"," 328.0"," 100.0","  50.0"," 150.0"," 178.0","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","42.947"," 418.0"," 293.0","  25.0","  88.0"," 113.0"," 180.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","44.822","N/A","N/A","N/A","N/A","N/A","N/A"," 475.8"," 350.8"," 100.0","  50.0"," 150.0"," 200.8","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","45.759"," 388.1"," 263.1","  25.0","  88.0"," 113.0"," 150.1"," 442.7"," 317.7"," 100.0","  50.0"," 150.0"," 167.7","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","46.697"," 428.7"," 303.7","  25.0","  88.0"," 113.0"," 190.7"," 468.5"," 343.5"," 100.0","  50.0"," 150.0"," 193.5","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","47.634"," 395.7"," 270.7","  25.0","  88.0"," 113.0"," 157.7"," 443.0"," 318.0"," 100.0","  50.0"," 150.0"," 168.0","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","48.572"," 428.4"," 303.4","  25.0","  88.0"," 113.0"," 190.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","51.384","N/A","N/A","N/A","N/A","N/A","N/A"," 476.1"," 351.1"," 100.0","  50.0"," 150.0"," 201.1","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","52.322"," 388.2"," 263.2","  25.0","  88.0"," 113.0"," 150.2"," 442.4"," 317.4"," 100.0","  50.0"," 150.0"," 167.4","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","53.259"," 428.6"," 303.6","  25.0","  88.0"," 113.0"," 190.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","55.134","N/A","N/A","N/A","N/A","N/A","N/A"," 476.1"," 351.1"," 100.0","  50.0"," 150.0"," 201.1","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","56.072"," 388.2"," 263.2","  25.0","  88.0"," 113.0"," 150.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","57.947","N/A","N/A","N/A","N/A","N/A","N/A"," 452.7"," 327.7"," 100.0","  50.0"," 150.0"," 177.7","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","58.884"," 418.0"," 293.0","  25.0","  88.0"," 113.0"," 180.0"," 468.1"," 343.1"," 100.0","  50.0"," 150.0"," 193.1","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","59.822"," 396.9"," 271.9","  25.0","  88.0"," 113.0"," 158.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","63.572","N/A","N/A","N/A","N/A","N/A","N/A"," 452.9"," 327.9"," 100.0","  50.0"," 150.0"," 177.9","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","64.509"," 417.8"," 292.8","  25.0","  88.0"," 113.0"," 179.8"," 467.9"," 342.9"," 100.0","  50.0"," 150.0"," 192.9","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","65.447"," 397.1"," 272.1","  25.0","  88.0"," 113.0"," 159.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","67.322","N/A","N/A","N/A","N/A","N/A","N/A"," 452.8"," 327.8"," 100.0","  50.0"," 150.0"," 177.8","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","68.259"," 417.8"," 292.8","  25.0","  88.0"," 113.0"," 179.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","69.197","N/A","N/A","N/A","N/A","N/A","N/A"," 475.3"," 350.3"," 100.0","  50.0"," 150.0"," 200.3","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","70.134"," 388.5"," 263.5","  25.0","  88.0"," 113.0"," 150.5"," 442.8"," 317.8"," 100.0","  50.0"," 150.0"," 167.8","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","71.072"," 428.6"," 303.6","  25.0","  88.0"," 113.0"," 190.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","73.884","N/A","N/A","N/A","N/A","N/A","N/A"," 475.9"," 350.9"," 100.0","  50.0"," 150.0"," 200.9","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","74.822"," 388.4"," 263.4","  25.0","  88.0"," 113.0"," 150.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","77.634","N/A","N/A","N/A","N/A","N/A","N/A"," 453.0"," 328.0"," 100.0","  50.0"," 150.0"," 178.0","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","78.572"," 418.1"," 293.1","  25.0","  88.0"," 113.0"," 180.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","81.384","N/A","N/A","N/A","N/A","N/A","N/A"," 476.0"," 351.0"," 100.0","  50.0"," 150.0"," 201.0","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","82.322"," 388.3"," 263.3","  25.0","  88.0"," 113.0"," 150.3"," 442.5"," 317.5"," 100.0","  50.0"," 150.0"," 167.5","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","83.259"," 428.5"," 303.5","  25.0","  88.0"," 113.0"," 190.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","87.947","N/A","N/A","N/A","N/A","N/A","N/A"," 476.0"," 351.0"," 100.0","  50.0"," 150.0"," 201.0","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","88.884"," 387.9"," 262.9","  25.0","  88.0"," 113.0"," 149.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","89.822","N/A","N/A","N/A","N/A","N/A","N/A"," 452.5"," 327.5"," 100.0","  50.0"," 150.0"," 177.5","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","90.759"," 418.2"," 293.2","  25.0","  88.0"," 113.0"," 180.2"," 468.4"," 343.4"," 100.0","  50.0"," 150.0"," 193.4","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","91.697"," 396.6"," 271.6","  25.0","  88.0"," 113.0"," 158.6"," 442.8"," 317.8"," 100.0","  50.0"," 150.0"," 167.8","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","92.634"," 428.1"," 303.1","  25.0","  88.0"," 113.0"," 190.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","95.447","N/A","N/A","N/A","N/A","N/A","N/A"," 475.9"," 350.9"," 100.0","  50.0"," 150.0"," 200.9","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","96.384"," 388.0"," 263.0","  25.0","  88.0"," 113.0"," 150.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","97.322","N/A","N/A","N/A","N/A","N/A","N/A"," 452.5"," 327.5"," 100.0","  50.0"," 150.0"," 177.5","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","98.259"," 418.2"," 293.2","  25.0","  88.0"," 113.0"," 180.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","99.197","N/A","N/A","N/A","N/A","N/A","N/A"," 475.7"," 350.7"," 100.0","  50.0"," 150.0"," 200.7","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","100.134"," 388.2"," 263.2","  25.0","  88.0"," 113.0"," 150.2"," 442.7"," 317.7"," 100.0","  50.0"," 150.0"," 167.7","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","101.072"," 428.7"," 303.7","  25.0","  88.0"," 113.0"," 190.7"," 468.4"," 343.4"," 100.0","  50.0"," 150.0"," 193.4","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","102.009"," 395.9"," 270.9","  25.0","  88.0"," 113.0"," 157.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","102.947","N/A","N/A","N/A","N/A","N/A","N/A"," 452.6"," 327.6"," 100.0","  50.0"," 150.0"," 177.6","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","103.884"," 418.1"," 293.1","  25.0","  88.0"," 113.0"," 180.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","104.822","N/A","N/A","N/A","N/A","N/A","N/A"," 475.5"," 350.5"," 100.0","  50.0"," 150.0"," 200.5","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","105.759"," 388.4"," 263.4","  25.0","  88.0"," 113.0"," 150.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","106.697","N/A","N/A","N/A","N/A","N/A","N/A"," 452.6"," 327.6"," 100.0","  50.0"," 150.0"," 177.6","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","107.634"," 418.1"," 293.1","  25.0","  88.0"," 113.0"," 180.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","109.509","N/A","N/A","N/A","N/A","N/A","N/A"," 475.9"," 350.9"," 100.0","  50.0"," 150.0"," 200.9","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","110.447"," 388.4"," 263.4","  25.0","  88.0"," 113.0"," 150.4"," 442.4"," 317.4"," 100.0","  50.0"," 150.0"," 167.4","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","111.384"," 428.6"," 303.6","  25.0","  88.0"," 113.0"," 190.6"," 468.6"," 343.6"," 100.0","  50.0"," 150.0"," 193.6","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","112.322"," 396.1"," 271.1","  25.0","  88.0"," 113.0"," 158.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","115.134","N/A","N/A","N/A","N/A","N/A","N/A"," 453.0"," 328.0"," 100.0","  50.0"," 150.0"," 178.0","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","116.072"," 418.1"," 293.1","  25.0","  88.0"," 113.0"," 180.1"," 467.8"," 342.8"," 100.0","  50.0"," 150.0"," 192.8","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","117.009"," 396.8"," 271.8","  25.0","  88.0"," 113.0"," 158.8"," 443.1"," 318.1"," 100.0","  50.0"," 150.0"," 168.1","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","117.947"," 428.2"," 303.2","  25.0","  88.0"," 113.0"," 190.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","119.822","N/A","N/A","N/A","N/A","N/A","N/A"," 475.7"," 350.7"," 100.0","  50.0"," 150.0"," 200.7","-0.469"
"/Principal/BANK_502/DDR_DQ11","Pass","Write rank(1,1)","U1.K23","U2.E3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","120.759"," 388.2"," 263.2","  25.0","  88.0"," 113.0"," 150.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 2.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 3.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 4.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 5.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 6.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 7.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 9.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","10.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","11.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","12.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","13.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","14.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","15.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","16.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","17.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","18.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","19.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","20.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","21.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","22.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","24.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","25.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","26.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","27.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","28.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","29.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","30.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","31.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","32.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","33.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","34.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","35.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","36.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","37.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","39.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","40.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","41.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","42.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","43.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","44.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","45.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","46.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","47.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","48.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","49.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","50.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","51.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","52.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","54.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","55.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","56.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","57.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","58.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","59.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","60.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","61.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","62.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","63.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","64.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","65.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","66.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","67.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","69.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","70.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","71.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","72.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","73.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","74.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","75.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","76.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","77.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","78.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","79.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","80.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","81.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","82.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","84.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","85.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","86.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","87.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","88.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","89.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","90.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","91.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","92.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","93.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","94.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","95.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","96.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","97.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","99.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","100.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","101.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","102.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","103.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","104.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","105.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","106.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","107.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","108.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","109.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","110.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","111.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","112.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","114.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","115.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","116.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","117.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","118.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","119.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","120.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","121.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,1)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","122.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 2.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 3.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 4.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 5.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 6.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 7.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 9.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","10.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","11.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","12.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","13.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","14.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","15.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","16.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","17.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","18.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","19.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","20.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","21.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","22.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","24.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","25.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","26.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","27.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","28.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","29.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","30.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","31.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","32.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","33.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","34.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","35.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","36.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","37.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","39.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","40.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","41.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","42.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","43.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","44.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","45.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","46.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","47.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","48.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","49.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","50.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","51.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","52.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","54.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","55.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","56.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","57.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","58.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","59.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","60.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","61.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","62.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","63.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","64.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","65.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","66.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","67.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","69.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","70.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","71.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","72.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","73.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","74.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","75.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","76.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","77.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","78.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","79.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","80.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","81.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","82.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","84.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","85.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","86.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","87.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","88.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","89.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","90.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","91.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","92.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","93.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","94.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","95.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","96.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","97.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","99.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","100.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","101.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","102.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","103.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","104.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","105.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","106.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","107.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","108.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","109.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","110.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","111.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","112.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","114.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","115.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","116.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","117.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","118.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","119.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","120.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","121.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ11","Fail","Read rank(1,2)","U1.K23","U1.K23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","122.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 3.572","N/A","N/A","N/A","N/A","N/A","N/A"," 466.1"," 341.1"," 100.0","  50.0"," 150.0"," 191.1","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 4.509"," 402.2"," 277.2","  25.0","  88.0"," 113.0"," 164.2"," 481.7"," 356.7"," 100.0","  50.0"," 150.0"," 206.7","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 5.447"," 384.7"," 259.7","  25.0","  88.0"," 113.0"," 146.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 6.384","N/A","N/A","N/A","N/A","N/A","N/A"," 466.8"," 341.8"," 100.0","  50.0"," 150.0"," 191.8","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 7.322"," 402.7"," 277.7","  25.0","  88.0"," 113.0"," 164.7"," 481.2"," 356.2"," 100.0","  50.0"," 150.0"," 206.2","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 8.259"," 384.3"," 259.3","  25.0","  88.0"," 113.0"," 146.3"," 454.2"," 329.2"," 100.0","  50.0"," 150.0"," 179.2","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 9.197"," 414.9"," 289.9","  25.0","  88.0"," 113.0"," 176.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","10.134","N/A","N/A","N/A","N/A","N/A","N/A"," 490.7"," 365.7"," 100.0","  50.0"," 150.0"," 215.7","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","11.072"," 373.7"," 248.7","  25.0","  88.0"," 113.0"," 135.7"," 453.7"," 328.7"," 100.0","  50.0"," 150.0"," 178.7","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","12.009"," 414.8"," 289.8","  25.0","  88.0"," 113.0"," 176.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","15.759","N/A","N/A","N/A","N/A","N/A","N/A"," 490.7"," 365.7"," 100.0","  50.0"," 150.0"," 215.7","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","16.697"," 373.2"," 248.2","  25.0","  88.0"," 113.0"," 135.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","17.634","N/A","N/A","N/A","N/A","N/A","N/A"," 466.6"," 341.6"," 100.0","  50.0"," 150.0"," 191.6","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","18.572"," 402.7"," 277.7","  25.0","  88.0"," 113.0"," 164.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","21.384","N/A","N/A","N/A","N/A","N/A","N/A"," 490.7"," 365.7"," 100.0","  50.0"," 150.0"," 215.7","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","22.322"," 373.3"," 248.3","  25.0","  88.0"," 113.0"," 135.3"," 453.6"," 328.6"," 100.0","  50.0"," 150.0"," 178.6","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","23.259"," 414.9"," 289.9","  25.0","  88.0"," 113.0"," 176.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","25.134","N/A","N/A","N/A","N/A","N/A","N/A"," 490.7"," 365.7"," 100.0","  50.0"," 150.0"," 215.7","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","26.072"," 373.3"," 248.3","  25.0","  88.0"," 113.0"," 135.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","27.009","N/A","N/A","N/A","N/A","N/A","N/A"," 466.6"," 341.6"," 100.0","  50.0"," 150.0"," 191.6","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","27.947"," 402.7"," 277.7","  25.0","  88.0"," 113.0"," 164.7"," 481.1"," 356.1"," 100.0","  50.0"," 150.0"," 206.1","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","28.884"," 384.5"," 259.5","  25.0","  88.0"," 113.0"," 146.5"," 454.0"," 329.0"," 100.0","  50.0"," 150.0"," 179.0","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","29.822"," 414.9"," 289.9","  25.0","  88.0"," 113.0"," 176.9"," 481.4"," 356.4"," 100.0","  50.0"," 150.0"," 206.4","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","30.759"," 383.5"," 258.5","  25.0","  88.0"," 113.0"," 145.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","32.634","N/A","N/A","N/A","N/A","N/A","N/A"," 466.7"," 341.7"," 100.0","  50.0"," 150.0"," 191.7","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","33.572"," 402.5"," 277.5","  25.0","  88.0"," 113.0"," 164.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","34.509","N/A","N/A","N/A","N/A","N/A","N/A"," 490.5"," 365.5"," 100.0","  50.0"," 150.0"," 215.5","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","35.447"," 373.8"," 248.8","  25.0","  88.0"," 113.0"," 135.8"," 453.8"," 328.8"," 100.0","  50.0"," 150.0"," 178.8","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","36.384"," 414.8"," 289.8","  25.0","  88.0"," 113.0"," 176.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","37.322","N/A","N/A","N/A","N/A","N/A","N/A"," 490.4"," 365.4"," 100.0","  50.0"," 150.0"," 215.4","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","38.259"," 373.5"," 248.5","  25.0","  88.0"," 113.0"," 135.5"," 454.0"," 329.0"," 100.0","  50.0"," 150.0"," 179.0","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","39.197"," 415.0"," 290.0","  25.0","  88.0"," 113.0"," 177.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","43.884","N/A","N/A","N/A","N/A","N/A","N/A"," 490.9"," 365.9"," 100.0","  50.0"," 150.0"," 215.9","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","44.822"," 373.1"," 248.1","  25.0","  88.0"," 113.0"," 135.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","46.697","N/A","N/A","N/A","N/A","N/A","N/A"," 466.5"," 341.5"," 100.0","  50.0"," 150.0"," 191.5","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","47.634"," 402.2"," 277.2","  25.0","  88.0"," 113.0"," 164.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","48.572","N/A","N/A","N/A","N/A","N/A","N/A"," 490.4"," 365.4"," 100.0","  50.0"," 150.0"," 215.4","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","49.509"," 373.4"," 248.4","  25.0","  88.0"," 113.0"," 135.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","50.447","N/A","N/A","N/A","N/A","N/A","N/A"," 466.5"," 341.5"," 100.0","  50.0"," 150.0"," 191.5","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","51.384"," 402.3"," 277.3","  25.0","  88.0"," 113.0"," 164.3"," 481.5"," 356.5"," 100.0","  50.0"," 150.0"," 206.5","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","52.322"," 384.6"," 259.6","  25.0","  88.0"," 113.0"," 146.6"," 453.9"," 328.9"," 100.0","  50.0"," 150.0"," 178.9","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","53.259"," 414.6"," 289.6","  25.0","  88.0"," 113.0"," 176.6"," 481.8"," 356.8"," 100.0","  50.0"," 150.0"," 206.8","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","54.197"," 383.6"," 258.6","  25.0","  88.0"," 113.0"," 145.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","56.072","N/A","N/A","N/A","N/A","N/A","N/A"," 466.6"," 341.6"," 100.0","  50.0"," 150.0"," 191.6","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","57.009"," 402.1"," 277.1","  25.0","  88.0"," 113.0"," 164.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","58.884","N/A","N/A","N/A","N/A","N/A","N/A"," 490.5"," 365.5"," 100.0","  50.0"," 150.0"," 215.5","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","59.822"," 373.4"," 248.4","  25.0","  88.0"," 113.0"," 135.4"," 453.8"," 328.8"," 100.0","  50.0"," 150.0"," 178.8","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","60.759"," 414.8"," 289.8","  25.0","  88.0"," 113.0"," 176.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","62.634","N/A","N/A","N/A","N/A","N/A","N/A"," 490.6"," 365.6"," 100.0","  50.0"," 150.0"," 215.6","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","63.572"," 373.3"," 248.3","  25.0","  88.0"," 113.0"," 135.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","64.509","N/A","N/A","N/A","N/A","N/A","N/A"," 466.7"," 341.7"," 100.0","  50.0"," 150.0"," 191.7","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","65.447"," 402.6"," 277.6","  25.0","  88.0"," 113.0"," 164.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","67.322","N/A","N/A","N/A","N/A","N/A","N/A"," 490.4"," 365.4"," 100.0","  50.0"," 150.0"," 215.4","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","68.259"," 373.2"," 248.2","  25.0","  88.0"," 113.0"," 135.2"," 453.9"," 328.9"," 100.0","  50.0"," 150.0"," 178.9","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","69.197"," 415.1"," 290.1","  25.0","  88.0"," 113.0"," 177.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","70.134","N/A","N/A","N/A","N/A","N/A","N/A"," 490.5"," 365.5"," 100.0","  50.0"," 150.0"," 215.5","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","71.072"," 373.8"," 248.8","  25.0","  88.0"," 113.0"," 135.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","72.009","N/A","N/A","N/A","N/A","N/A","N/A"," 466.7"," 341.7"," 100.0","  50.0"," 150.0"," 191.7","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","72.947"," 402.6"," 277.6","  25.0","  88.0"," 113.0"," 164.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","73.884","N/A","N/A","N/A","N/A","N/A","N/A"," 490.5"," 365.5"," 100.0","  50.0"," 150.0"," 215.5","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","74.822"," 373.8"," 248.8","  25.0","  88.0"," 113.0"," 135.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","75.759","N/A","N/A","N/A","N/A","N/A","N/A"," 466.7"," 341.7"," 100.0","  50.0"," 150.0"," 191.7","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","76.697"," 402.6"," 277.6","  25.0","  88.0"," 113.0"," 164.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","79.509","N/A","N/A","N/A","N/A","N/A","N/A"," 490.6"," 365.6"," 100.0","  50.0"," 150.0"," 215.6","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","80.447"," 373.2"," 248.2","  25.0","  88.0"," 113.0"," 135.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","81.384","N/A","N/A","N/A","N/A","N/A","N/A"," 466.7"," 341.7"," 100.0","  50.0"," 150.0"," 191.7","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","82.322"," 402.5"," 277.5","  25.0","  88.0"," 113.0"," 164.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","84.197","N/A","N/A","N/A","N/A","N/A","N/A"," 490.5"," 365.5"," 100.0","  50.0"," 150.0"," 215.5","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","85.134"," 373.0"," 248.0","  25.0","  88.0"," 113.0"," 135.0"," 454.0"," 329.0"," 100.0","  50.0"," 150.0"," 179.0","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","86.072"," 415.0"," 290.0","  25.0","  88.0"," 113.0"," 177.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","87.009","N/A","N/A","N/A","N/A","N/A","N/A"," 490.7"," 365.7"," 100.0","  50.0"," 150.0"," 215.7","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","87.947"," 373.6"," 248.6","  25.0","  88.0"," 113.0"," 135.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","88.884","N/A","N/A","N/A","N/A","N/A","N/A"," 466.7"," 341.7"," 100.0","  50.0"," 150.0"," 191.7","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","89.822"," 402.5"," 277.5","  25.0","  88.0"," 113.0"," 164.5"," 481.3"," 356.3"," 100.0","  50.0"," 150.0"," 206.3","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","90.759"," 384.4"," 259.4","  25.0","  88.0"," 113.0"," 146.4"," 454.1"," 329.1"," 100.0","  50.0"," 150.0"," 179.1","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","91.697"," 414.8"," 289.8","  25.0","  88.0"," 113.0"," 176.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","93.572","N/A","N/A","N/A","N/A","N/A","N/A"," 490.6"," 365.6"," 100.0","  50.0"," 150.0"," 215.6","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","94.509"," 373.0"," 248.0","  25.0","  88.0"," 113.0"," 135.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","95.447","N/A","N/A","N/A","N/A","N/A","N/A"," 466.5"," 341.5"," 100.0","  50.0"," 150.0"," 191.5","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","96.384"," 402.3"," 277.3","  25.0","  88.0"," 113.0"," 164.3"," 481.5"," 356.5"," 100.0","  50.0"," 150.0"," 206.5","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","97.322"," 384.6"," 259.6","  25.0","  88.0"," 113.0"," 146.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","99.197","N/A","N/A","N/A","N/A","N/A","N/A"," 466.6"," 341.6"," 100.0","  50.0"," 150.0"," 191.6","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","100.134"," 402.1"," 277.1","  25.0","  88.0"," 113.0"," 164.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","101.072","N/A","N/A","N/A","N/A","N/A","N/A"," 490.2"," 365.2"," 100.0","  50.0"," 150.0"," 215.2","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","102.009"," 373.7"," 248.7","  25.0","  88.0"," 113.0"," 135.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","104.822","N/A","N/A","N/A","N/A","N/A","N/A"," 466.6"," 341.6"," 100.0","  50.0"," 150.0"," 191.6","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","105.759"," 402.1"," 277.1","  25.0","  88.0"," 113.0"," 164.1"," 481.1"," 356.1"," 100.0","  50.0"," 150.0"," 206.1","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","106.697"," 385.0"," 260.0","  25.0","  88.0"," 113.0"," 147.0"," 454.0"," 329.0"," 100.0","  50.0"," 150.0"," 179.0","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","107.634"," 414.5"," 289.5","  25.0","  88.0"," 113.0"," 176.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","108.572","N/A","N/A","N/A","N/A","N/A","N/A"," 490.2"," 365.2"," 100.0","  50.0"," 150.0"," 215.2","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","109.509"," 373.7"," 248.7","  25.0","  88.0"," 113.0"," 135.7"," 454.0"," 329.0"," 100.0","  50.0"," 150.0"," 179.0","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","110.447"," 415.0"," 290.0","  25.0","  88.0"," 113.0"," 177.0"," 481.3"," 356.3"," 100.0","  50.0"," 150.0"," 206.3","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","111.384"," 383.7"," 258.7","  25.0","  88.0"," 113.0"," 145.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","113.259","N/A","N/A","N/A","N/A","N/A","N/A"," 466.8"," 341.8"," 100.0","  50.0"," 150.0"," 191.8","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","114.197"," 402.3"," 277.3","  25.0","  88.0"," 113.0"," 164.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","115.134","N/A","N/A","N/A","N/A","N/A","N/A"," 490.4"," 365.4"," 100.0","  50.0"," 150.0"," 215.4","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","116.072"," 373.9"," 248.9","  25.0","  88.0"," 113.0"," 135.9"," 453.8"," 328.8"," 100.0","  50.0"," 150.0"," 178.8","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","117.009"," 414.8"," 289.8","  25.0","  88.0"," 113.0"," 176.8"," 481.5"," 356.5"," 100.0","  50.0"," 150.0"," 206.5","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","117.947"," 383.9"," 258.9","  25.0","  88.0"," 113.0"," 145.9"," 453.9"," 328.9"," 100.0","  50.0"," 150.0"," 178.9","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","118.884"," 414.6"," 289.6","  25.0","  88.0"," 113.0"," 176.6"," 481.6"," 356.6"," 100.0","  50.0"," 150.0"," 206.6","-0.469"
"/Principal/BANK_502/DDR_DQ12","Pass","Write rank(1,1)","U1.M25","U2.F7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","119.822"," 383.8"," 258.8","  25.0","  88.0"," 113.0"," 145.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 2.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 3.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 4.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 5.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 6.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 7.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 9.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","10.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","11.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","12.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","13.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","14.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","15.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","16.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","17.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","18.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","19.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","20.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","21.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","22.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","24.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","25.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","26.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","27.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","28.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","29.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","30.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","31.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","32.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","33.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","34.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","35.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","36.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","37.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","39.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","40.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","41.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","42.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","43.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","44.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","45.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","46.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","47.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","48.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","49.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","50.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","51.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","52.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","54.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","55.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","56.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","57.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","58.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","59.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","60.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","61.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","62.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","63.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","64.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","65.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","66.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","67.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","69.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","70.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","71.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","72.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","73.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","74.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","75.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","76.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","77.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","78.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","79.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","80.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","81.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","82.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","84.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","85.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","86.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","87.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","88.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","89.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","90.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","91.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","92.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","93.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","94.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","95.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","96.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","97.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","99.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","100.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","101.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","102.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","103.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","104.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","105.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","106.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","107.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","108.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","109.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","110.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","111.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","112.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","114.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","115.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","116.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","117.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","118.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","119.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","120.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","121.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,1)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","122.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 2.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 3.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 4.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 5.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 6.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 7.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 9.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","10.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","11.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","12.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","13.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","14.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","15.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","16.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","17.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","18.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","19.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","20.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","21.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","22.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","24.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","25.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","26.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","27.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","28.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","29.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","30.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","31.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","32.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","33.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","34.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","35.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","36.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","37.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","39.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","40.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","41.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","42.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","43.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","44.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","45.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","46.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","47.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","48.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","49.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","50.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","51.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","52.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","54.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","55.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","56.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","57.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","58.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","59.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","60.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","61.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","62.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","63.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","64.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","65.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","66.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","67.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","69.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","70.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","71.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","72.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","73.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","74.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","75.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","76.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","77.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","78.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","79.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","80.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","81.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","82.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","84.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","85.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","86.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","87.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","88.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","89.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","90.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","91.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","92.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","93.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","94.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","95.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","96.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","97.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","99.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","100.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","101.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","102.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","103.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","104.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","105.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","106.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","107.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","108.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","109.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","110.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","111.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","112.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","114.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","115.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","116.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","117.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","118.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","119.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","120.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","121.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ12","Fail","Read rank(1,2)","U1.M25","U1.M25","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","122.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 2.633"," 389.2"," 264.2","  25.0","  88.0"," 113.0"," 151.2"," 445.7"," 320.7"," 100.0","  50.0"," 150.0"," 170.7","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 3.572"," 417.2"," 292.2","  25.0","  88.0"," 113.0"," 179.2"," 473.6"," 348.6"," 100.0","  50.0"," 150.0"," 198.6","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 4.509"," 389.2"," 264.2","  25.0","  88.0"," 113.0"," 151.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 6.384","N/A","N/A","N/A","N/A","N/A","N/A"," 456.7"," 331.7"," 100.0","  50.0"," 150.0"," 181.7","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 7.322"," 406.6"," 281.6","  25.0","  88.0"," 113.0"," 168.6"," 473.2"," 348.2"," 100.0","  50.0"," 150.0"," 198.2","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 8.259"," 389.7"," 264.7","  25.0","  88.0"," 113.0"," 151.7"," 444.9"," 319.9"," 100.0","  50.0"," 150.0"," 169.9","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 9.197"," 417.1"," 292.1","  25.0","  88.0"," 113.0"," 179.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","11.072","N/A","N/A","N/A","N/A","N/A","N/A"," 482.7"," 357.7"," 100.0","  50.0"," 150.0"," 207.7","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","12.009"," 379.5"," 254.5","  25.0","  88.0"," 113.0"," 141.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","16.697","N/A","N/A","N/A","N/A","N/A","N/A"," 456.4"," 331.4"," 100.0","  50.0"," 150.0"," 181.4","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","17.634"," 406.3"," 281.3","  25.0","  88.0"," 113.0"," 168.3"," 473.4"," 348.4"," 100.0","  50.0"," 150.0"," 198.4","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","18.572"," 390.2"," 265.2","  25.0","  88.0"," 113.0"," 152.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","20.447","N/A","N/A","N/A","N/A","N/A","N/A"," 456.3"," 331.3"," 100.0","  50.0"," 150.0"," 181.3","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","21.384"," 406.3"," 281.3","  25.0","  88.0"," 113.0"," 168.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","27.009","N/A","N/A","N/A","N/A","N/A","N/A"," 483.0"," 358.0"," 100.0","  50.0"," 150.0"," 208.0","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","27.947"," 379.8"," 254.8","  25.0","  88.0"," 113.0"," 141.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","28.884","N/A","N/A","N/A","N/A","N/A","N/A"," 456.4"," 331.4"," 100.0","  50.0"," 150.0"," 181.4","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","29.822"," 406.8"," 281.8","  25.0","  88.0"," 113.0"," 168.8"," 473.3"," 348.3"," 100.0","  50.0"," 150.0"," 198.3","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","30.759"," 389.7"," 264.7","  25.0","  88.0"," 113.0"," 151.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","32.634","N/A","N/A","N/A","N/A","N/A","N/A"," 456.5"," 331.5"," 100.0","  50.0"," 150.0"," 181.5","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","33.572"," 406.7"," 281.7","  25.0","  88.0"," 113.0"," 168.7"," 473.2"," 348.2"," 100.0","  50.0"," 150.0"," 198.2","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","34.509"," 389.8"," 264.8","  25.0","  88.0"," 113.0"," 151.8"," 444.7"," 319.7"," 100.0","  50.0"," 150.0"," 169.7","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","35.447"," 417.2"," 292.2","  25.0","  88.0"," 113.0"," 179.2"," 473.8"," 348.8"," 100.0","  50.0"," 150.0"," 198.8","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","36.384"," 389.3"," 264.3","  25.0","  88.0"," 113.0"," 151.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","37.322","N/A","N/A","N/A","N/A","N/A","N/A"," 456.4"," 331.4"," 100.0","  50.0"," 150.0"," 181.4","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","38.259"," 406.4"," 281.4","  25.0","  88.0"," 113.0"," 168.4"," 473.6"," 348.6"," 100.0","  50.0"," 150.0"," 198.6","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","39.197"," 389.9"," 264.9","  25.0","  88.0"," 113.0"," 151.9"," 444.5"," 319.5"," 100.0","  50.0"," 150.0"," 169.5","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","40.134"," 416.9"," 291.9","  25.0","  88.0"," 113.0"," 178.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","42.947","N/A","N/A","N/A","N/A","N/A","N/A"," 482.8"," 357.8"," 100.0","  50.0"," 150.0"," 207.8","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","43.884"," 379.5"," 254.5","  25.0","  88.0"," 113.0"," 141.5"," 444.5"," 319.5"," 100.0","  50.0"," 150.0"," 169.5","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","44.822"," 417.6"," 292.6","  25.0","  88.0"," 113.0"," 179.6"," 474.1"," 349.1"," 100.0","  50.0"," 150.0"," 199.1","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","45.759"," 389.0"," 264.0","  25.0","  88.0"," 113.0"," 151.0"," 444.6"," 319.6"," 100.0","  50.0"," 150.0"," 169.6","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","46.697"," 417.3"," 292.3","  25.0","  88.0"," 113.0"," 179.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","49.509","N/A","N/A","N/A","N/A","N/A","N/A"," 483.1"," 358.1"," 100.0","  50.0"," 150.0"," 208.1","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","50.447"," 379.6"," 254.6","  25.0","  88.0"," 113.0"," 141.6"," 444.1"," 319.1"," 100.0","  50.0"," 150.0"," 169.1","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","51.384"," 417.4"," 292.4","  25.0","  88.0"," 113.0"," 179.4"," 474.4"," 349.4"," 100.0","  50.0"," 150.0"," 199.4","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","52.322"," 389.1"," 264.1","  25.0","  88.0"," 113.0"," 151.1"," 444.3"," 319.3"," 100.0","  50.0"," 150.0"," 169.3","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","53.259"," 417.1"," 292.1","  25.0","  88.0"," 113.0"," 179.1"," 474.3"," 349.3"," 100.0","  50.0"," 150.0"," 199.3","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","54.197"," 389.2"," 264.2","  25.0","  88.0"," 113.0"," 151.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","57.009","N/A","N/A","N/A","N/A","N/A","N/A"," 456.5"," 331.5"," 100.0","  50.0"," 150.0"," 181.5","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","57.947"," 406.7"," 281.7","  25.0","  88.0"," 113.0"," 168.7"," 473.4"," 348.4"," 100.0","  50.0"," 150.0"," 198.4","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","58.884"," 389.6"," 264.6","  25.0","  88.0"," 113.0"," 151.6"," 444.7"," 319.7"," 100.0","  50.0"," 150.0"," 169.7","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","59.822"," 417.2"," 292.2","  25.0","  88.0"," 113.0"," 179.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","60.759","N/A","N/A","N/A","N/A","N/A","N/A"," 482.9"," 357.9"," 100.0","  50.0"," 150.0"," 207.9","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","61.697"," 379.9"," 254.9","  25.0","  88.0"," 113.0"," 141.9"," 444.3"," 319.3"," 100.0","  50.0"," 150.0"," 169.3","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","62.634"," 417.3"," 292.3","  25.0","  88.0"," 113.0"," 179.3"," 474.1"," 349.1"," 100.0","  50.0"," 150.0"," 199.1","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","63.572"," 389.4"," 264.4","  25.0","  88.0"," 113.0"," 151.4"," 444.4"," 319.4"," 100.0","  50.0"," 150.0"," 169.4","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","64.509"," 417.1"," 292.1","  25.0","  88.0"," 113.0"," 179.1"," 474.1"," 349.1"," 100.0","  50.0"," 150.0"," 199.1","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","65.447"," 389.4"," 264.4","  25.0","  88.0"," 113.0"," 151.4"," 444.4"," 319.4"," 100.0","  50.0"," 150.0"," 169.4","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","66.384"," 417.1"," 292.1","  25.0","  88.0"," 113.0"," 179.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","67.322","N/A","N/A","N/A","N/A","N/A","N/A"," 482.8"," 357.8"," 100.0","  50.0"," 150.0"," 207.8","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","68.259"," 379.7"," 254.7","  25.0","  88.0"," 113.0"," 141.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","69.197","N/A","N/A","N/A","N/A","N/A","N/A"," 456.2"," 331.2"," 100.0","  50.0"," 150.0"," 181.2","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","70.134"," 406.5"," 281.5","  25.0","  88.0"," 113.0"," 168.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","72.009","N/A","N/A","N/A","N/A","N/A","N/A"," 482.9"," 357.9"," 100.0","  50.0"," 150.0"," 207.9","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","72.947"," 379.8"," 254.8","  25.0","  88.0"," 113.0"," 141.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","73.884","N/A","N/A","N/A","N/A","N/A","N/A"," 456.3"," 331.3"," 100.0","  50.0"," 150.0"," 181.3","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","74.822"," 406.8"," 281.8","  25.0","  88.0"," 113.0"," 168.8"," 473.4"," 348.4"," 100.0","  50.0"," 150.0"," 198.4","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","75.759"," 389.7"," 264.7","  25.0","  88.0"," 113.0"," 151.7"," 444.6"," 319.6"," 100.0","  50.0"," 150.0"," 169.6","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","76.697"," 417.3"," 292.3","  25.0","  88.0"," 113.0"," 179.3"," 473.9"," 348.9"," 100.0","  50.0"," 150.0"," 198.9","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","77.634"," 389.2"," 264.2","  25.0","  88.0"," 113.0"," 151.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","79.509","N/A","N/A","N/A","N/A","N/A","N/A"," 456.4"," 331.4"," 100.0","  50.0"," 150.0"," 181.4","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","80.447"," 406.6"," 281.6","  25.0","  88.0"," 113.0"," 168.6"," 473.4"," 348.4"," 100.0","  50.0"," 150.0"," 198.4","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","81.384"," 389.7"," 264.7","  25.0","  88.0"," 113.0"," 151.7"," 444.8"," 319.8"," 100.0","  50.0"," 150.0"," 169.8","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","82.322"," 417.1"," 292.1","  25.0","  88.0"," 113.0"," 179.1"," 474.0"," 349.0"," 100.0","  50.0"," 150.0"," 199.0","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","83.259"," 389.1"," 264.1","  25.0","  88.0"," 113.0"," 151.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","84.197","N/A","N/A","N/A","N/A","N/A","N/A"," 456.3"," 331.3"," 100.0","  50.0"," 150.0"," 181.3","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","85.134"," 406.4"," 281.4","  25.0","  88.0"," 113.0"," 168.4"," 473.6"," 348.6"," 100.0","  50.0"," 150.0"," 198.6","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","86.072"," 389.8"," 264.8","  25.0","  88.0"," 113.0"," 151.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","87.947","N/A","N/A","N/A","N/A","N/A","N/A"," 456.3"," 331.3"," 100.0","  50.0"," 150.0"," 181.3","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","88.884"," 406.4"," 281.4","  25.0","  88.0"," 113.0"," 168.4"," 473.6"," 348.6"," 100.0","  50.0"," 150.0"," 198.6","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","89.822"," 389.9"," 264.9","  25.0","  88.0"," 113.0"," 151.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","91.697","N/A","N/A","N/A","N/A","N/A","N/A"," 456.3"," 331.3"," 100.0","  50.0"," 150.0"," 181.3","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","92.634"," 406.4"," 281.4","  25.0","  88.0"," 113.0"," 168.4"," 473.6"," 348.6"," 100.0","  50.0"," 150.0"," 198.6","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","93.572"," 389.9"," 264.9","  25.0","  88.0"," 113.0"," 151.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","96.384","N/A","N/A","N/A","N/A","N/A","N/A"," 456.6"," 331.6"," 100.0","  50.0"," 150.0"," 181.6","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","97.322"," 406.6"," 281.6","  25.0","  88.0"," 113.0"," 168.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","99.197","N/A","N/A","N/A","N/A","N/A","N/A"," 482.8"," 357.8"," 100.0","  50.0"," 150.0"," 207.8","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","100.134"," 379.6"," 254.6","  25.0","  88.0"," 113.0"," 141.6"," 444.5"," 319.5"," 100.0","  50.0"," 150.0"," 169.5","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","101.072"," 417.5"," 292.5","  25.0","  88.0"," 113.0"," 179.5"," 473.9"," 348.9"," 100.0","  50.0"," 150.0"," 198.9","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","102.009"," 389.2"," 264.2","  25.0","  88.0"," 113.0"," 151.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","102.947","N/A","N/A","N/A","N/A","N/A","N/A"," 456.3"," 331.3"," 100.0","  50.0"," 150.0"," 181.3","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","103.884"," 406.5"," 281.5","  25.0","  88.0"," 113.0"," 168.5"," 473.5"," 348.5"," 100.0","  50.0"," 150.0"," 198.5","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","104.822"," 390.0"," 265.0","  25.0","  88.0"," 113.0"," 152.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","105.759","N/A","N/A","N/A","N/A","N/A","N/A"," 456.5"," 331.5"," 100.0","  50.0"," 150.0"," 181.5","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","106.697"," 406.7"," 281.7","  25.0","  88.0"," 113.0"," 168.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","109.509","N/A","N/A","N/A","N/A","N/A","N/A"," 482.9"," 357.9"," 100.0","  50.0"," 150.0"," 207.9","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","110.447"," 379.8"," 254.8","  25.0","  88.0"," 113.0"," 141.8"," 444.2"," 319.2"," 100.0","  50.0"," 150.0"," 169.2","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","111.384"," 417.5"," 292.5","  25.0","  88.0"," 113.0"," 179.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","113.259","N/A","N/A","N/A","N/A","N/A","N/A"," 483.0"," 358.0"," 100.0","  50.0"," 150.0"," 208.0","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","114.197"," 379.7"," 254.7","  25.0","  88.0"," 113.0"," 141.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","116.072","N/A","N/A","N/A","N/A","N/A","N/A"," 456.1"," 331.1"," 100.0","  50.0"," 150.0"," 181.1","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","117.009"," 406.6"," 281.6","  25.0","  88.0"," 113.0"," 168.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","118.884","N/A","N/A","N/A","N/A","N/A","N/A"," 482.9"," 357.9"," 100.0","  50.0"," 150.0"," 207.9","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","119.822"," 379.8"," 254.8","  25.0","  88.0"," 113.0"," 141.8"," 444.2"," 319.2"," 100.0","  50.0"," 150.0"," 169.2","-0.469"
"/Principal/BANK_502/DDR_DQ13","Pass","Write rank(1,1)","U1.N24","U2.F2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","120.759"," 417.4"," 292.4","  25.0","  88.0"," 113.0"," 179.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 2.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 3.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 4.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 5.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 6.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 7.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 9.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","10.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","11.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","12.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","13.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","14.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","15.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","16.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","17.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","18.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","19.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","20.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","21.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","22.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","24.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","25.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","26.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","27.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","28.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","29.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","30.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","31.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","32.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","33.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","34.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","35.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","36.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","37.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","39.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","40.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","41.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","42.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","43.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","44.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","45.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","46.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","47.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","48.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","49.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","50.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","51.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","52.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","54.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","55.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","56.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","57.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","58.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","59.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","60.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","61.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","62.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","63.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","64.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","65.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","66.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","67.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","69.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","70.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","71.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","72.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","73.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","74.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","75.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","76.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","77.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","78.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","79.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","80.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","81.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","82.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","84.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","85.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","86.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","87.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","88.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","89.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","90.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","91.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","92.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","93.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","94.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","95.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","96.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","97.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","99.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","100.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","101.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","102.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","103.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","104.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","105.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","106.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","107.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","108.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","109.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","110.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","111.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","112.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","114.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","115.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","116.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","117.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","118.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","119.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","120.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","121.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,1)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","122.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 2.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 3.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 4.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 5.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 6.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 7.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 9.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","10.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","11.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","12.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","13.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","14.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","15.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","16.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","17.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","18.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","19.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","20.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","21.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","22.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","24.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","25.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","26.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","27.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","28.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","29.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","30.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","31.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","32.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","33.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","34.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","35.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","36.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","37.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","39.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","40.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","41.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","42.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","43.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","44.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","45.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","46.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","47.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","48.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","49.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","50.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","51.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","52.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","54.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","55.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","56.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","57.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","58.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","59.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","60.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","61.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","62.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","63.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","64.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","65.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","66.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","67.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","69.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","70.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","71.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","72.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","73.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","74.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","75.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","76.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","77.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","78.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","79.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","80.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","81.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","82.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","84.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","85.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","86.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","87.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","88.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","89.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","90.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","91.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","92.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","93.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","94.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","95.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","96.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","97.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","99.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","100.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","101.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","102.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","103.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","104.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","105.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","106.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","107.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","108.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","109.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","110.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","111.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","112.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","114.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","115.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","116.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","117.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","118.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","119.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","120.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","121.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ13","Fail","Read rank(1,2)","U1.N24","U1.N24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","122.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 2.633"," 424.5"," 299.5","  25.0","  88.0"," 113.0"," 186.5"," 471.3"," 346.3"," 100.0","  50.0"," 150.0"," 196.3","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 3.572"," 393.9"," 268.9","  25.0","  88.0"," 113.0"," 155.9"," 440.3"," 315.3"," 100.0","  50.0"," 150.0"," 165.3","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 4.509"," 424.5"," 299.5","  25.0","  88.0"," 113.0"," 186.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 5.447","N/A","N/A","N/A","N/A","N/A","N/A"," 477.7"," 352.7"," 100.0","  50.0"," 150.0"," 202.7","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 6.384"," 386.0"," 261.0","  25.0","  88.0"," 113.0"," 148.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","11.072","N/A","N/A","N/A","N/A","N/A","N/A"," 452.3"," 327.3"," 100.0","  50.0"," 150.0"," 177.3","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","12.009"," 414.6"," 289.6","  25.0","  88.0"," 113.0"," 176.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","14.822","N/A","N/A","N/A","N/A","N/A","N/A"," 477.6"," 352.6"," 100.0","  50.0"," 150.0"," 202.6","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","15.759"," 385.7"," 260.7","  25.0","  88.0"," 113.0"," 147.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","17.634","N/A","N/A","N/A","N/A","N/A","N/A"," 452.5"," 327.5"," 100.0","  50.0"," 150.0"," 177.5","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","18.572"," 415.0"," 290.0","  25.0","  88.0"," 113.0"," 177.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","19.509","N/A","N/A","N/A","N/A","N/A","N/A"," 477.7"," 352.7"," 100.0","  50.0"," 150.0"," 202.7","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","20.447"," 386.7"," 261.7","  25.0","  88.0"," 113.0"," 148.7"," 440.5"," 315.5"," 100.0","  50.0"," 150.0"," 165.5","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","21.384"," 425.0"," 300.0","  25.0","  88.0"," 113.0"," 187.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","24.197","N/A","N/A","N/A","N/A","N/A","N/A"," 477.6"," 352.6"," 100.0","  50.0"," 150.0"," 202.6","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","25.134"," 385.8"," 260.8","  25.0","  88.0"," 113.0"," 147.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","26.072","N/A","N/A","N/A","N/A","N/A","N/A"," 452.1"," 327.1"," 100.0","  50.0"," 150.0"," 177.1","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","27.009"," 415.1"," 290.1","  25.0","  88.0"," 113.0"," 177.1"," 469.9"," 344.9"," 100.0","  50.0"," 150.0"," 194.9","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","27.947"," 394.9"," 269.9","  25.0","  88.0"," 113.0"," 156.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","29.822","N/A","N/A","N/A","N/A","N/A","N/A"," 452.3"," 327.3"," 100.0","  50.0"," 150.0"," 177.3","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","30.759"," 414.7"," 289.7","  25.0","  88.0"," 113.0"," 176.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","32.634","N/A","N/A","N/A","N/A","N/A","N/A"," 477.7"," 352.7"," 100.0","  50.0"," 150.0"," 202.7","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","33.572"," 386.3"," 261.3","  25.0","  88.0"," 113.0"," 148.3"," 440.5"," 315.5"," 100.0","  50.0"," 150.0"," 165.5","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","34.509"," 425.0"," 300.0","  25.0","  88.0"," 113.0"," 187.0"," 470.3"," 345.3"," 100.0","  50.0"," 150.0"," 195.3","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","35.447"," 394.0"," 269.0","  25.0","  88.0"," 113.0"," 156.0"," 440.6"," 315.6"," 100.0","  50.0"," 150.0"," 165.6","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","36.384"," 424.6"," 299.6","  25.0","  88.0"," 113.0"," 186.6"," 470.2"," 345.2"," 100.0","  50.0"," 150.0"," 195.2","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","37.322"," 393.9"," 268.9","  25.0","  88.0"," 113.0"," 155.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","45.759","N/A","N/A","N/A","N/A","N/A","N/A"," 452.8"," 327.8"," 100.0","  50.0"," 150.0"," 177.8","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","46.697"," 414.7"," 289.7","  25.0","  88.0"," 113.0"," 176.7"," 469.6"," 344.6"," 100.0","  50.0"," 150.0"," 194.6","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","47.634"," 394.8"," 269.8","  25.0","  88.0"," 113.0"," 156.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","48.572","N/A","N/A","N/A","N/A","N/A","N/A"," 452.5"," 327.5"," 100.0","  50.0"," 150.0"," 177.5","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","49.509"," 414.8"," 289.8","  25.0","  88.0"," 113.0"," 176.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","50.447","N/A","N/A","N/A","N/A","N/A","N/A"," 477.5"," 352.5"," 100.0","  50.0"," 150.0"," 202.5","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","51.384"," 386.5"," 261.5","  25.0","  88.0"," 113.0"," 148.5"," 440.9"," 315.9"," 100.0","  50.0"," 150.0"," 165.9","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","52.322"," 425.1"," 300.1","  25.0","  88.0"," 113.0"," 187.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","55.134","N/A","N/A","N/A","N/A","N/A","N/A"," 477.9"," 352.9"," 100.0","  50.0"," 150.0"," 202.9","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","56.072"," 386.0"," 261.0","  25.0","  88.0"," 113.0"," 148.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","57.009","N/A","N/A","N/A","N/A","N/A","N/A"," 452.4"," 327.4"," 100.0","  50.0"," 150.0"," 177.4","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","57.947"," 415.2"," 290.2","  25.0","  88.0"," 113.0"," 177.2"," 469.8"," 344.8"," 100.0","  50.0"," 150.0"," 194.8","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","58.884"," 394.5"," 269.5","  25.0","  88.0"," 113.0"," 156.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","68.259","N/A","N/A","N/A","N/A","N/A","N/A"," 452.8"," 327.8"," 100.0","  50.0"," 150.0"," 177.8","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","69.197"," 414.7"," 289.7","  25.0","  88.0"," 113.0"," 176.7"," 469.4"," 344.4"," 100.0","  50.0"," 150.0"," 194.4","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","70.134"," 395.0"," 270.0","  25.0","  88.0"," 113.0"," 157.0"," 441.3"," 316.3"," 100.0","  50.0"," 150.0"," 166.3","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","71.072"," 424.6"," 299.6","  25.0","  88.0"," 113.0"," 186.6"," 469.8"," 344.8"," 100.0","  50.0"," 150.0"," 194.8","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","72.009"," 394.1"," 269.1","  25.0","  88.0"," 113.0"," 156.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","73.884","N/A","N/A","N/A","N/A","N/A","N/A"," 452.6"," 327.6"," 100.0","  50.0"," 150.0"," 177.6","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","74.822"," 414.8"," 289.8","  25.0","  88.0"," 113.0"," 176.8"," 469.4"," 344.4"," 100.0","  50.0"," 150.0"," 194.4","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","75.759"," 395.0"," 270.0","  25.0","  88.0"," 113.0"," 157.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","76.697","N/A","N/A","N/A","N/A","N/A","N/A"," 452.4"," 327.4"," 100.0","  50.0"," 150.0"," 177.4","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","77.634"," 414.9"," 289.9","  25.0","  88.0"," 113.0"," 176.9"," 469.7"," 344.7"," 100.0","  50.0"," 150.0"," 194.7","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","78.572"," 395.1"," 270.1","  25.0","  88.0"," 113.0"," 157.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","79.509","N/A","N/A","N/A","N/A","N/A","N/A"," 452.6"," 327.6"," 100.0","  50.0"," 150.0"," 177.6","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","80.447"," 415.0"," 290.0","  25.0","  88.0"," 113.0"," 177.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","82.322","N/A","N/A","N/A","N/A","N/A","N/A"," 477.6"," 352.6"," 100.0","  50.0"," 150.0"," 202.6","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","83.259"," 386.0"," 261.0","  25.0","  88.0"," 113.0"," 148.0"," 440.9"," 315.9"," 100.0","  50.0"," 150.0"," 165.9","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","84.197"," 425.1"," 300.1","  25.0","  88.0"," 113.0"," 187.1"," 470.1"," 345.1"," 100.0","  50.0"," 150.0"," 195.1","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","85.134"," 393.8"," 268.8","  25.0","  88.0"," 113.0"," 155.8"," 441.0"," 316.0"," 100.0","  50.0"," 150.0"," 166.0","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","86.072"," 424.6"," 299.6","  25.0","  88.0"," 113.0"," 186.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","87.009","N/A","N/A","N/A","N/A","N/A","N/A"," 477.8"," 352.8"," 100.0","  50.0"," 150.0"," 202.8","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","87.947"," 386.6"," 261.6","  25.0","  88.0"," 113.0"," 148.6"," 440.6"," 315.6"," 100.0","  50.0"," 150.0"," 165.6","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","88.884"," 424.9"," 299.9","  25.0","  88.0"," 113.0"," 186.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","89.822","N/A","N/A","N/A","N/A","N/A","N/A"," 477.7"," 352.7"," 100.0","  50.0"," 150.0"," 202.7","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","90.759"," 386.3"," 261.3","  25.0","  88.0"," 113.0"," 148.3"," 440.8"," 315.8"," 100.0","  50.0"," 150.0"," 165.8","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","91.697"," 425.2"," 300.2","  25.0","  88.0"," 113.0"," 187.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","96.384","N/A","N/A","N/A","N/A","N/A","N/A"," 478.0"," 353.0"," 100.0","  50.0"," 150.0"," 203.0","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","97.322"," 385.9"," 260.9","  25.0","  88.0"," 113.0"," 147.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","99.197","N/A","N/A","N/A","N/A","N/A","N/A"," 452.2"," 327.2"," 100.0","  50.0"," 150.0"," 177.2","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","100.134"," 414.8"," 289.8","  25.0","  88.0"," 113.0"," 176.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","101.072","N/A","N/A","N/A","N/A","N/A","N/A"," 477.5"," 352.5"," 100.0","  50.0"," 150.0"," 202.5","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","102.009"," 386.5"," 261.5","  25.0","  88.0"," 113.0"," 148.5"," 440.8"," 315.8"," 100.0","  50.0"," 150.0"," 165.8","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","102.947"," 425.2"," 300.2","  25.0","  88.0"," 113.0"," 187.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","107.634","N/A","N/A","N/A","N/A","N/A","N/A"," 477.8"," 352.8"," 100.0","  50.0"," 150.0"," 202.8","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","108.572"," 386.0"," 261.0","  25.0","  88.0"," 113.0"," 148.0"," 440.4"," 315.4"," 100.0","  50.0"," 150.0"," 165.4","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","109.509"," 425.1"," 300.1","  25.0","  88.0"," 113.0"," 187.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","110.447","N/A","N/A","N/A","N/A","N/A","N/A"," 477.6"," 352.6"," 100.0","  50.0"," 150.0"," 202.6","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","111.384"," 386.3"," 261.3","  25.0","  88.0"," 113.0"," 148.3"," 440.6"," 315.6"," 100.0","  50.0"," 150.0"," 165.6","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","112.322"," 425.3"," 300.3","  25.0","  88.0"," 113.0"," 187.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","119.822","N/A","N/A","N/A","N/A","N/A","N/A"," 477.7"," 352.7"," 100.0","  50.0"," 150.0"," 202.7","-0.469"
"/Principal/BANK_502/DDR_DQ14","Pass","Write rank(1,1)","U1.M24","U2.H7","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","120.759"," 385.8"," 260.8","  25.0","  88.0"," 113.0"," 147.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 2.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 3.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 4.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 5.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 6.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 7.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 9.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","10.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","11.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","12.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","13.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","14.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","15.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","16.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","17.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","18.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","19.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","20.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","21.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","22.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","24.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","25.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","26.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","27.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","28.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","29.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","30.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","31.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","32.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","33.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","34.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","35.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","36.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","37.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","39.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","40.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","41.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","42.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","43.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","44.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","45.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","46.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","47.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","48.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","49.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","50.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","51.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","52.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","54.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","55.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","56.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","57.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","58.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","59.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","60.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","61.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","62.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","63.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","64.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","65.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","66.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","67.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","69.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","70.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","71.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","72.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","73.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","74.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","75.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","76.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","77.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","78.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","79.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","80.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","81.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","82.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","84.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","85.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","86.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","87.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","88.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","89.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","90.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","91.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","92.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","93.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","94.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","95.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","96.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","97.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","99.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","100.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","101.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","102.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","103.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","104.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","105.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","106.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","107.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","108.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","109.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","110.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","111.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","112.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","114.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","115.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","116.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","117.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","118.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","119.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","120.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","121.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,1)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","122.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 2.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 3.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 4.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 5.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 6.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 7.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 9.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","10.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","11.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","12.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","13.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","14.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","15.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","16.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","17.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","18.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","19.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","20.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","21.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","22.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","24.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","25.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","26.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","27.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","28.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","29.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","30.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","31.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","32.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","33.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","34.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","35.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","36.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","37.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","39.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","40.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","41.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","42.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","43.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","44.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","45.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","46.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","47.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","48.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","49.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","50.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","51.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","52.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","54.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","55.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","56.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","57.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","58.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","59.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","60.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","61.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","62.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","63.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","64.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","65.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","66.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","67.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","69.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","70.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","71.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","72.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","73.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","74.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","75.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","76.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","77.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","78.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","79.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","80.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","81.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","82.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","84.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","85.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","86.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","87.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","88.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","89.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","90.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","91.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","92.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","93.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","94.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","95.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","96.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","97.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","99.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","100.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","101.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","102.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","103.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","104.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","105.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","106.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","107.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","108.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","109.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","110.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","111.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","112.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","114.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","115.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","116.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","117.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","118.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","119.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","120.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","121.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ14","Fail","Read rank(1,2)","U1.M24","U1.M24","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","122.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 2.633"," 397.2"," 272.2","  25.0","  88.0"," 113.0"," 159.2"," 438.3"," 313.3"," 100.0","  50.0"," 150.0"," 163.3","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 3.572"," 425.9"," 300.9","  25.0","  88.0"," 113.0"," 187.9"," 466.0"," 341.0"," 100.0","  50.0"," 150.0"," 191.0","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 4.509"," 397.1"," 272.1","  25.0","  88.0"," 113.0"," 159.1"," 437.7"," 312.7"," 100.0","  50.0"," 150.0"," 162.7","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 5.447"," 425.9"," 300.9","  25.0","  88.0"," 113.0"," 187.9"," 466.2"," 341.2"," 100.0","  50.0"," 150.0"," 191.2","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 6.384"," 397.1"," 272.1","  25.0","  88.0"," 113.0"," 159.1"," 437.5"," 312.5"," 100.0","  50.0"," 150.0"," 162.5","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 7.322"," 425.9"," 300.9","  25.0","  88.0"," 113.0"," 187.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 8.259","N/A","N/A","N/A","N/A","N/A","N/A"," 474.6"," 349.6"," 100.0","  50.0"," 150.0"," 199.6","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 9.197"," 389.0"," 264.0","  25.0","  88.0"," 113.0"," 151.0"," 436.9"," 311.9"," 100.0","  50.0"," 150.0"," 161.9","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","10.134"," 425.9"," 300.9","  25.0","  88.0"," 113.0"," 187.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","12.009","N/A","N/A","N/A","N/A","N/A","N/A"," 474.6"," 349.6"," 100.0","  50.0"," 150.0"," 199.6","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","12.947"," 388.7"," 263.7","  25.0","  88.0"," 113.0"," 150.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","13.884","N/A","N/A","N/A","N/A","N/A","N/A"," 448.3"," 323.3"," 100.0","  50.0"," 150.0"," 173.3","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","14.822"," 416.1"," 291.1","  25.0","  88.0"," 113.0"," 178.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","16.697","N/A","N/A","N/A","N/A","N/A","N/A"," 474.2"," 349.2"," 100.0","  50.0"," 150.0"," 199.2","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","17.634"," 388.6"," 263.6","  25.0","  88.0"," 113.0"," 150.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","18.572","N/A","N/A","N/A","N/A","N/A","N/A"," 448.0"," 323.0"," 100.0","  50.0"," 150.0"," 173.0","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","19.509"," 415.8"," 290.8","  25.0","  88.0"," 113.0"," 177.8"," 466.0"," 341.0"," 100.0","  50.0"," 150.0"," 191.0","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","20.447"," 398.0"," 273.0","  25.0","  88.0"," 113.0"," 160.0"," 437.1"," 312.1"," 100.0","  50.0"," 150.0"," 162.1","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","21.384"," 425.7"," 300.7","  25.0","  88.0"," 113.0"," 187.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","23.259","N/A","N/A","N/A","N/A","N/A","N/A"," 474.5"," 349.5"," 100.0","  50.0"," 150.0"," 199.5","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","24.197"," 388.8"," 263.8","  25.0","  88.0"," 113.0"," 150.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","27.009","N/A","N/A","N/A","N/A","N/A","N/A"," 448.3"," 323.3"," 100.0","  50.0"," 150.0"," 173.3","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","27.947"," 415.9"," 290.9","  25.0","  88.0"," 113.0"," 177.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","28.884","N/A","N/A","N/A","N/A","N/A","N/A"," 474.4"," 349.4"," 100.0","  50.0"," 150.0"," 199.4","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","29.822"," 389.0"," 264.0","  25.0","  88.0"," 113.0"," 151.0"," 436.9"," 311.9"," 100.0","  50.0"," 150.0"," 161.9","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","30.759"," 426.1"," 301.1","  25.0","  88.0"," 113.0"," 188.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","32.634","N/A","N/A","N/A","N/A","N/A","N/A"," 474.5"," 349.5"," 100.0","  50.0"," 150.0"," 199.5","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","33.572"," 388.8"," 263.8","  25.0","  88.0"," 113.0"," 150.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","34.509","N/A","N/A","N/A","N/A","N/A","N/A"," 448.2"," 323.2"," 100.0","  50.0"," 150.0"," 173.2","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","35.447"," 416.1"," 291.1","  25.0","  88.0"," 113.0"," 178.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","38.259","N/A","N/A","N/A","N/A","N/A","N/A"," 474.6"," 349.6"," 100.0","  50.0"," 150.0"," 199.6","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","39.197"," 388.6"," 263.6","  25.0","  88.0"," 113.0"," 150.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","42.947","N/A","N/A","N/A","N/A","N/A","N/A"," 448.1"," 323.1"," 100.0","  50.0"," 150.0"," 173.1","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","43.884"," 415.6"," 290.6","  25.0","  88.0"," 113.0"," 177.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","46.697","N/A","N/A","N/A","N/A","N/A","N/A"," 474.4"," 349.4"," 100.0","  50.0"," 150.0"," 199.4","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","47.634"," 388.4"," 263.4","  25.0","  88.0"," 113.0"," 150.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","48.572","N/A","N/A","N/A","N/A","N/A","N/A"," 448.0"," 323.0"," 100.0","  50.0"," 150.0"," 173.0","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","49.509"," 415.8"," 290.8","  25.0","  88.0"," 113.0"," 177.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","50.447","N/A","N/A","N/A","N/A","N/A","N/A"," 474.4"," 349.4"," 100.0","  50.0"," 150.0"," 199.4","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","51.384"," 388.6"," 263.6","  25.0","  88.0"," 113.0"," 150.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","53.259","N/A","N/A","N/A","N/A","N/A","N/A"," 448.3"," 323.3"," 100.0","  50.0"," 150.0"," 173.3","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","54.197"," 415.9"," 290.9","  25.0","  88.0"," 113.0"," 177.9"," 465.9"," 340.9"," 100.0","  50.0"," 150.0"," 190.9","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","55.134"," 397.6"," 272.6","  25.0","  88.0"," 113.0"," 159.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","56.072","N/A","N/A","N/A","N/A","N/A","N/A"," 448.1"," 323.1"," 100.0","  50.0"," 150.0"," 173.1","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","57.009"," 415.8"," 290.8","  25.0","  88.0"," 113.0"," 177.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","62.634","N/A","N/A","N/A","N/A","N/A","N/A"," 474.5"," 349.5"," 100.0","  50.0"," 150.0"," 199.5","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","63.572"," 388.7"," 263.7","  25.0","  88.0"," 113.0"," 150.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","69.197","N/A","N/A","N/A","N/A","N/A","N/A"," 448.1"," 323.1"," 100.0","  50.0"," 150.0"," 173.1","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","70.134"," 415.7"," 290.7","  25.0","  88.0"," 113.0"," 177.7"," 465.9"," 340.9"," 100.0","  50.0"," 150.0"," 190.9","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","71.072"," 398.1"," 273.1","  25.0","  88.0"," 113.0"," 160.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","72.009","N/A","N/A","N/A","N/A","N/A","N/A"," 448.3"," 323.3"," 100.0","  50.0"," 150.0"," 173.3","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","72.947"," 416.0"," 291.0","  25.0","  88.0"," 113.0"," 178.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","75.759","N/A","N/A","N/A","N/A","N/A","N/A"," 474.4"," 349.4"," 100.0","  50.0"," 150.0"," 199.4","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","76.697"," 388.8"," 263.8","  25.0","  88.0"," 113.0"," 150.8"," 436.8"," 311.8"," 100.0","  50.0"," 150.0"," 161.8","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","77.634"," 426.2"," 301.2","  25.0","  88.0"," 113.0"," 188.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","83.259","N/A","N/A","N/A","N/A","N/A","N/A"," 474.7"," 349.7"," 100.0","  50.0"," 150.0"," 199.7","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","84.197"," 388.5"," 263.5","  25.0","  88.0"," 113.0"," 150.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","91.697","N/A","N/A","N/A","N/A","N/A","N/A"," 448.2"," 323.2"," 100.0","  50.0"," 150.0"," 173.2","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","92.634"," 415.6"," 290.6","  25.0","  88.0"," 113.0"," 177.6"," 466.1"," 341.1"," 100.0","  50.0"," 150.0"," 191.1","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","93.572"," 398.0"," 273.0","  25.0","  88.0"," 113.0"," 160.0"," 437.2"," 312.2"," 100.0","  50.0"," 150.0"," 162.2","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","94.509"," 425.6"," 300.6","  25.0","  88.0"," 113.0"," 187.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","97.322","N/A","N/A","N/A","N/A","N/A","N/A"," 474.4"," 349.4"," 100.0","  50.0"," 150.0"," 199.4","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","98.259"," 388.4"," 263.4","  25.0","  88.0"," 113.0"," 150.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","100.134","N/A","N/A","N/A","N/A","N/A","N/A"," 448.2"," 323.2"," 100.0","  50.0"," 150.0"," 173.2","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","101.072"," 415.9"," 290.9","  25.0","  88.0"," 113.0"," 177.9"," 465.8"," 340.8"," 100.0","  50.0"," 150.0"," 190.8","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","102.009"," 397.8"," 272.8","  25.0","  88.0"," 113.0"," 159.8"," 437.4"," 312.4"," 100.0","  50.0"," 150.0"," 162.4","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","102.947"," 425.9"," 300.9","  25.0","  88.0"," 113.0"," 187.9"," 466.2"," 341.2"," 100.0","  50.0"," 150.0"," 191.2","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","103.884"," 397.2"," 272.2","  25.0","  88.0"," 113.0"," 159.2"," 437.3"," 312.3"," 100.0","  50.0"," 150.0"," 162.3","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","104.822"," 425.9"," 300.9","  25.0","  88.0"," 113.0"," 187.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","106.697","N/A","N/A","N/A","N/A","N/A","N/A"," 474.2"," 349.2"," 100.0","  50.0"," 150.0"," 199.2","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","107.634"," 388.5"," 263.5","  25.0","  88.0"," 113.0"," 150.5"," 437.0"," 312.0"," 100.0","  50.0"," 150.0"," 162.0","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","108.572"," 426.3"," 301.3","  25.0","  88.0"," 113.0"," 188.3"," 466.3"," 341.3"," 100.0","  50.0"," 150.0"," 191.3","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","109.509"," 397.1"," 272.1","  25.0","  88.0"," 113.0"," 159.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","113.259","N/A","N/A","N/A","N/A","N/A","N/A"," 448.3"," 323.3"," 100.0","  50.0"," 150.0"," 173.3","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","114.197"," 415.9"," 290.9","  25.0","  88.0"," 113.0"," 177.9"," 465.7"," 340.7"," 100.0","  50.0"," 150.0"," 190.7","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","115.134"," 397.9"," 272.9","  25.0","  88.0"," 113.0"," 159.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","116.072","N/A","N/A","N/A","N/A","N/A","N/A"," 448.1"," 323.1"," 100.0","  50.0"," 150.0"," 173.1","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","117.009"," 415.8"," 290.8","  25.0","  88.0"," 113.0"," 177.8"," 465.9"," 340.9"," 100.0","  50.0"," 150.0"," 190.9","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","117.947"," 398.1"," 273.1","  25.0","  88.0"," 113.0"," 160.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","119.822","N/A","N/A","N/A","N/A","N/A","N/A"," 448.1"," 323.1"," 100.0","  50.0"," 150.0"," 173.1","-0.469"
"/Principal/BANK_502/DDR_DQ15","Pass","Write rank(1,1)","U1.N23","U2.G2","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","120.759"," 415.7"," 290.7","  25.0","  88.0"," 113.0"," 177.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 2.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 3.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 4.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 5.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 6.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 7.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 9.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","10.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","11.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","12.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","13.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","14.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","15.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","16.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","17.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","18.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","19.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","20.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","21.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","22.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","24.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","25.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","26.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","27.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","28.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","29.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","30.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","31.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","32.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","33.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","34.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","35.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","36.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","37.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","39.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","40.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","41.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","42.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","43.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","44.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","45.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","46.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","47.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","48.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","49.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","50.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","51.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","52.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","54.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","55.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","56.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","57.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","58.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","59.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","60.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","61.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","62.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","63.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","64.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","65.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","66.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","67.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","69.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","70.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","71.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","72.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","73.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","74.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","75.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","76.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","77.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","78.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","79.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","80.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","81.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","82.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","84.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","85.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","86.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","87.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","88.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","89.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","90.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","91.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","92.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","93.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","94.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","95.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","96.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","97.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","99.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","100.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","101.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","102.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","103.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","104.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","105.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","106.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","107.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","108.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","109.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","110.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","111.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","112.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","114.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","115.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","116.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","117.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","118.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","119.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","120.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","121.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,1)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","122.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 2.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 3.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 4.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 5.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 6.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 7.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 9.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","10.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","11.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","12.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","13.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","14.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","15.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","16.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","17.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","18.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","19.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","20.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","21.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","22.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","24.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","25.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","26.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","27.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","28.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","29.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","30.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","31.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","32.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","33.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","34.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","35.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","36.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","37.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","39.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","40.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","41.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","42.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","43.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","44.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","45.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","46.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","47.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","48.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","49.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","50.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","51.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","52.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","54.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","55.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","56.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","57.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","58.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","59.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","60.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","61.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","62.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","63.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","64.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","65.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","66.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","67.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","69.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","70.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","71.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","72.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","73.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","74.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","75.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","76.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","77.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","78.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","79.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","80.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","81.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","82.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","84.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","85.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","86.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","87.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","88.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","89.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","90.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","91.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","92.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","93.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","94.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","95.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","96.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","97.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","99.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","100.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","101.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","102.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","103.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","104.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","105.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","106.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","107.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","108.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","109.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","110.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","111.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","112.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","114.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","115.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","116.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","117.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","118.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","119.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","120.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","121.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ15","Fail","Read rank(1,2)","U1.N23","U1.N23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","122.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 3.622","N/A","N/A","N/A","N/A","N/A","N/A"," 459.4"," 334.4"," 100.0","  50.0"," 150.0"," 184.4","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 4.558"," 403.7"," 278.7","  25.0","  88.0"," 113.0"," 165.7"," 425.1"," 300.1"," 100.0","  50.0"," 150.0"," 150.1","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 5.496"," 445.4"," 320.4","  25.0","  88.0"," 113.0"," 207.4"," 450.9"," 325.9"," 100.0","  50.0"," 150.0"," 175.9","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 6.434"," 416.6"," 291.6","  25.0","  88.0"," 113.0"," 178.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 8.309","N/A","N/A","N/A","N/A","N/A","N/A"," 436.8"," 311.8"," 100.0","  50.0"," 150.0"," 161.8","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 9.246"," 433.7"," 308.7","  25.0","  88.0"," 113.0"," 195.7"," 451.2"," 326.2"," 100.0","  50.0"," 150.0"," 176.2","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","10.184"," 416.9"," 291.9","  25.0","  88.0"," 113.0"," 178.9"," 423.9"," 298.9"," 100.0","  50.0"," 150.0"," 148.9","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","11.121"," 445.6"," 320.6","  25.0","  88.0"," 113.0"," 207.6"," 450.9"," 325.9"," 100.0","  50.0"," 150.0"," 175.9","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","12.059"," 416.7"," 291.7","  25.0","  88.0"," 113.0"," 178.7"," 423.8"," 298.8"," 100.0","  50.0"," 150.0"," 148.8","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","12.996"," 445.6"," 320.6","  25.0","  88.0"," 113.0"," 207.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","14.871","N/A","N/A","N/A","N/A","N/A","N/A"," 459.9"," 334.9"," 100.0","  50.0"," 150.0"," 184.9","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","15.809"," 403.6"," 278.6","  25.0","  88.0"," 113.0"," 165.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","16.746","N/A","N/A","N/A","N/A","N/A","N/A"," 436.8"," 311.8"," 100.0","  50.0"," 150.0"," 161.8","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","17.684"," 433.3"," 308.3","  25.0","  88.0"," 113.0"," 195.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","19.559","N/A","N/A","N/A","N/A","N/A","N/A"," 460.0"," 335.0"," 100.0","  50.0"," 150.0"," 185.0","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","20.496"," 404.0"," 279.0","  25.0","  88.0"," 113.0"," 166.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","21.434","N/A","N/A","N/A","N/A","N/A","N/A"," 437.0"," 312.0"," 100.0","  50.0"," 150.0"," 162.0","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","22.371"," 433.6"," 308.6","  25.0","  88.0"," 113.0"," 195.6"," 451.2"," 326.2"," 100.0","  50.0"," 150.0"," 176.2","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","23.309"," 416.9"," 291.9","  25.0","  88.0"," 113.0"," 178.9"," 423.7"," 298.7"," 100.0","  50.0"," 150.0"," 148.7","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","24.246"," 445.7"," 320.7","  25.0","  88.0"," 113.0"," 207.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","25.184","N/A","N/A","N/A","N/A","N/A","N/A"," 460.4"," 335.4"," 100.0","  50.0"," 150.0"," 185.4","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","26.121"," 403.9"," 278.9","  25.0","  88.0"," 113.0"," 165.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","28.934","N/A","N/A","N/A","N/A","N/A","N/A"," 436.7"," 311.7"," 100.0","  50.0"," 150.0"," 161.7","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","29.871"," 433.6"," 308.6","  25.0","  88.0"," 113.0"," 195.6"," 451.1"," 326.1"," 100.0","  50.0"," 150.0"," 176.1","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","30.809"," 417.0"," 292.0","  25.0","  88.0"," 113.0"," 179.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","32.684","N/A","N/A","N/A","N/A","N/A","N/A"," 436.7"," 311.7"," 100.0","  50.0"," 150.0"," 161.7","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","33.621"," 433.7"," 308.7","  25.0","  88.0"," 113.0"," 195.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","34.559","N/A","N/A","N/A","N/A","N/A","N/A"," 460.3"," 335.3"," 100.0","  50.0"," 150.0"," 185.3","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","35.496"," 404.0"," 279.0","  25.0","  88.0"," 113.0"," 166.0"," 424.6"," 299.6"," 100.0","  50.0"," 150.0"," 149.6","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","36.434"," 445.1"," 320.1","  25.0","  88.0"," 113.0"," 207.1"," 451.1"," 326.1"," 100.0","  50.0"," 150.0"," 176.1","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","37.371"," 416.9"," 291.9","  25.0","  88.0"," 113.0"," 178.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","39.246","N/A","N/A","N/A","N/A","N/A","N/A"," 436.5"," 311.5"," 100.0","  50.0"," 150.0"," 161.5","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","40.184"," 433.5"," 308.5","  25.0","  88.0"," 113.0"," 195.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","42.059","N/A","N/A","N/A","N/A","N/A","N/A"," 460.1"," 335.1"," 100.0","  50.0"," 150.0"," 185.1","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","42.996"," 403.9"," 278.9","  25.0","  88.0"," 113.0"," 165.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","44.871","N/A","N/A","N/A","N/A","N/A","N/A"," 436.4"," 311.4"," 100.0","  50.0"," 150.0"," 161.4","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","45.809"," 433.5"," 308.5","  25.0","  88.0"," 113.0"," 195.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","49.559","N/A","N/A","N/A","N/A","N/A","N/A"," 460.3"," 335.3"," 100.0","  50.0"," 150.0"," 185.3","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","50.496"," 403.7"," 278.7","  25.0","  88.0"," 113.0"," 165.7"," 424.4"," 299.4"," 100.0","  50.0"," 150.0"," 149.4","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","51.434"," 445.3"," 320.3","  25.0","  88.0"," 113.0"," 207.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","53.309","N/A","N/A","N/A","N/A","N/A","N/A"," 460.3"," 335.3"," 100.0","  50.0"," 150.0"," 185.3","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","54.246"," 403.6"," 278.6","  25.0","  88.0"," 113.0"," 165.6"," 424.4"," 299.4"," 100.0","  50.0"," 150.0"," 149.4","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","55.184"," 445.3"," 320.3","  25.0","  88.0"," 113.0"," 207.3"," 451.4"," 326.4"," 100.0","  50.0"," 150.0"," 176.4","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","56.121"," 416.6"," 291.6","  25.0","  88.0"," 113.0"," 178.6"," 423.3"," 298.3"," 100.0","  50.0"," 150.0"," 148.3","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","57.059"," 445.6"," 320.6","  25.0","  88.0"," 113.0"," 207.6"," 451.4"," 326.4"," 100.0","  50.0"," 150.0"," 176.4","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","57.996"," 416.6"," 291.6","  25.0","  88.0"," 113.0"," 178.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","58.934","N/A","N/A","N/A","N/A","N/A","N/A"," 437.0"," 312.0"," 100.0","  50.0"," 150.0"," 162.0","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","59.871"," 433.6"," 308.6","  25.0","  88.0"," 113.0"," 195.6"," 451.2"," 326.2"," 100.0","  50.0"," 150.0"," 176.2","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","60.809"," 416.9"," 291.9","  25.0","  88.0"," 113.0"," 178.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","63.621","N/A","N/A","N/A","N/A","N/A","N/A"," 436.5"," 311.5"," 100.0","  50.0"," 150.0"," 161.5","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","64.559"," 433.5"," 308.5","  25.0","  88.0"," 113.0"," 195.5"," 451.3"," 326.3"," 100.0","  50.0"," 150.0"," 176.3","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","65.496"," 417.2"," 292.2","  25.0","  88.0"," 113.0"," 179.2"," 423.6"," 298.6"," 100.0","  50.0"," 150.0"," 148.6","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","66.434"," 445.4"," 320.4","  25.0","  88.0"," 113.0"," 207.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","69.246","N/A","N/A","N/A","N/A","N/A","N/A"," 459.9"," 334.9"," 100.0","  50.0"," 150.0"," 184.9","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","70.184"," 403.6"," 278.6","  25.0","  88.0"," 113.0"," 165.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","72.059","N/A","N/A","N/A","N/A","N/A","N/A"," 436.5"," 311.5"," 100.0","  50.0"," 150.0"," 161.5","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","72.996"," 433.8"," 308.8","  25.0","  88.0"," 113.0"," 195.8"," 451.3"," 326.3"," 100.0","  50.0"," 150.0"," 176.3","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","73.934"," 417.0"," 292.0","  25.0","  88.0"," 113.0"," 179.0"," 423.7"," 298.7"," 100.0","  50.0"," 150.0"," 148.7","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","74.871"," 445.7"," 320.7","  25.0","  88.0"," 113.0"," 207.7"," 451.0"," 326.0"," 100.0","  50.0"," 150.0"," 176.0","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","75.809"," 416.8"," 291.8","  25.0","  88.0"," 113.0"," 178.8"," 423.6"," 298.6"," 100.0","  50.0"," 150.0"," 148.6","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","76.746"," 445.7"," 320.7","  25.0","  88.0"," 113.0"," 207.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","80.496","N/A","N/A","N/A","N/A","N/A","N/A"," 460.1"," 335.1"," 100.0","  50.0"," 150.0"," 185.1","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","81.434"," 403.5"," 278.5","  25.0","  88.0"," 113.0"," 165.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","82.371","N/A","N/A","N/A","N/A","N/A","N/A"," 436.7"," 311.7"," 100.0","  50.0"," 150.0"," 161.7","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","83.309"," 433.5"," 308.5","  25.0","  88.0"," 113.0"," 195.5"," 451.7"," 326.7"," 100.0","  50.0"," 150.0"," 176.7","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","84.246"," 416.8"," 291.8","  25.0","  88.0"," 113.0"," 178.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","86.121","N/A","N/A","N/A","N/A","N/A","N/A"," 436.4"," 311.4"," 100.0","  50.0"," 150.0"," 161.4","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","87.059"," 433.6"," 308.6","  25.0","  88.0"," 113.0"," 195.6"," 451.5"," 326.5"," 100.0","  50.0"," 150.0"," 176.5","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","87.996"," 417.0"," 292.0","  25.0","  88.0"," 113.0"," 179.0"," 423.6"," 298.6"," 100.0","  50.0"," 150.0"," 148.6","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","88.934"," 445.5"," 320.5","  25.0","  88.0"," 113.0"," 207.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","89.871","N/A","N/A","N/A","N/A","N/A","N/A"," 460.4"," 335.4"," 100.0","  50.0"," 150.0"," 185.4","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","90.809"," 403.6"," 278.6","  25.0","  88.0"," 113.0"," 165.6"," 424.6"," 299.6"," 100.0","  50.0"," 150.0"," 149.6","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","91.746"," 445.3"," 320.3","  25.0","  88.0"," 113.0"," 207.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","92.684","N/A","N/A","N/A","N/A","N/A","N/A"," 460.6"," 335.6"," 100.0","  50.0"," 150.0"," 185.6","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","93.621"," 403.7"," 278.7","  25.0","  88.0"," 113.0"," 165.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","96.434","N/A","N/A","N/A","N/A","N/A","N/A"," 436.6"," 311.6"," 100.0","  50.0"," 150.0"," 161.6","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","97.371"," 433.6"," 308.6","  25.0","  88.0"," 113.0"," 195.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","101.121","N/A","N/A","N/A","N/A","N/A","N/A"," 460.0"," 335.0"," 100.0","  50.0"," 150.0"," 185.0","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","102.059"," 403.6"," 278.6","  25.0","  88.0"," 113.0"," 165.6"," 424.5"," 299.5"," 100.0","  50.0"," 150.0"," 149.5","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","102.996"," 445.5"," 320.5","  25.0","  88.0"," 113.0"," 207.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","103.934","N/A","N/A","N/A","N/A","N/A","N/A"," 460.5"," 335.5"," 100.0","  50.0"," 150.0"," 185.5","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","104.871"," 403.7"," 278.7","  25.0","  88.0"," 113.0"," 165.7"," 424.4"," 299.4"," 100.0","  50.0"," 150.0"," 149.4","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","105.809"," 445.3"," 320.3","  25.0","  88.0"," 113.0"," 207.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","107.684","N/A","N/A","N/A","N/A","N/A","N/A"," 460.1"," 335.1"," 100.0","  50.0"," 150.0"," 185.1","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","108.621"," 403.7"," 278.7","  25.0","  88.0"," 113.0"," 165.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","109.559","N/A","N/A","N/A","N/A","N/A","N/A"," 436.8"," 311.8"," 100.0","  50.0"," 150.0"," 161.8","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","110.496"," 433.7"," 308.7","  25.0","  88.0"," 113.0"," 195.7"," 451.4"," 326.4"," 100.0","  50.0"," 150.0"," 176.4","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","111.434"," 416.8"," 291.8","  25.0","  88.0"," 113.0"," 178.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","113.309","N/A","N/A","N/A","N/A","N/A","N/A"," 436.6"," 311.6"," 100.0","  50.0"," 150.0"," 161.6","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","114.246"," 433.7"," 308.7","  25.0","  88.0"," 113.0"," 195.7"," 451.3"," 326.3"," 100.0","  50.0"," 150.0"," 176.3","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","115.184"," 417.0"," 292.0","  25.0","  88.0"," 113.0"," 179.0"," 423.7"," 298.7"," 100.0","  50.0"," 150.0"," 148.7","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","116.121"," 445.7"," 320.7","  25.0","  88.0"," 113.0"," 207.7"," 451.0"," 326.0"," 100.0","  50.0"," 150.0"," 176.0","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","117.059"," 416.8"," 291.8","  25.0","  88.0"," 113.0"," 178.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","117.996","N/A","N/A","N/A","N/A","N/A","N/A"," 436.9"," 311.9"," 100.0","  50.0"," 150.0"," 161.9","-0.469"
"/Principal/BANK_502/DDR_DQ16","Pass","Write rank(1,2)","U1.R26","U3.C3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","118.934"," 433.4"," 308.4","  25.0","  88.0"," 113.0"," 195.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 2.387","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 3.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 4.262","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 5.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 6.137","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 7.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.012","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 9.887","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","10.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","11.762","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","12.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","13.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","14.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","15.512","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","16.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","17.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","18.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","19.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","20.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","21.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","22.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","24.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","25.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","26.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","27.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","28.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","29.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","30.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","31.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","32.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","33.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","34.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","35.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","36.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","37.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","39.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","40.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","41.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","42.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","43.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","44.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","45.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","46.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","47.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","48.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","49.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","50.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","51.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","52.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","54.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","55.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","56.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","57.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","58.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","59.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","60.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","61.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","62.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","63.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","64.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","65.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","66.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","67.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","69.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","70.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","71.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","72.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","73.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","74.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","75.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","76.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","77.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","78.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","79.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","80.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","81.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","82.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","84.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","85.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","86.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","87.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","88.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","89.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","90.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","91.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","92.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","93.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","94.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","95.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","96.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","97.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","99.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","100.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","101.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","102.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","103.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","104.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","105.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","106.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","107.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","108.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","109.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","110.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","111.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","112.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","114.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","115.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","116.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","117.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","118.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","119.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","120.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","121.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,1)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","122.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 2.387","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 3.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 4.262","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 5.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 6.137","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 7.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.012","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 9.887","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","10.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","11.762","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","12.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","13.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","14.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","15.512","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","16.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","17.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","18.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","19.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","20.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","21.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","22.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","24.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","25.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","26.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","27.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","28.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","29.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","30.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","31.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","32.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","33.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","34.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","35.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","36.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","37.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","39.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","40.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","41.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","42.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","43.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","44.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","45.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","46.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","47.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","48.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","49.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","50.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","51.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","52.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","54.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","55.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","56.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","57.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","58.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","59.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","60.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","61.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","62.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","63.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","64.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","65.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","66.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","67.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","69.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","70.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","71.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","72.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","73.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","74.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","75.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","76.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","77.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","78.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","79.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","80.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","81.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","82.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","84.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","85.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","86.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","87.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","88.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","89.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","90.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","91.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","92.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","93.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","94.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","95.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","96.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","97.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","99.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","100.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","101.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","102.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","103.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","104.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","105.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","106.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","107.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","108.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","109.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","110.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","111.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","112.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","114.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","115.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","116.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","117.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","118.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","119.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","120.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","121.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ16","Fail","Read rank(1,2)","U1.R26","U1.R26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","122.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 2.684"," 403.0"," 278.0","  25.0","  88.0"," 113.0"," 165.0"," 485.7"," 360.7"," 100.0","  50.0"," 150.0"," 210.7","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 3.622"," 378.5"," 253.5","  25.0","  88.0"," 113.0"," 140.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 4.558","N/A","N/A","N/A","N/A","N/A","N/A"," 467.4"," 342.4"," 100.0","  50.0"," 150.0"," 192.4","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 5.496"," 392.6"," 267.6","  25.0","  88.0"," 113.0"," 154.6"," 486.7"," 361.7"," 100.0","  50.0"," 150.0"," 211.7","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 6.434"," 376.6"," 251.6","  25.0","  88.0"," 113.0"," 138.6"," 462.1"," 337.1"," 100.0","  50.0"," 150.0"," 187.1","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 7.371"," 404.1"," 279.1","  25.0","  88.0"," 113.0"," 166.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 9.246","N/A","N/A","N/A","N/A","N/A","N/A"," 494.3"," 369.3"," 100.0","  50.0"," 150.0"," 219.3","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","10.184"," 364.3"," 239.3","  25.0","  88.0"," 113.0"," 126.3"," 462.7"," 337.7"," 100.0","  50.0"," 150.0"," 187.7","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","11.121"," 402.6"," 277.6","  25.0","  88.0"," 113.0"," 164.6"," 485.9"," 360.9"," 100.0","  50.0"," 150.0"," 210.9","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","12.059"," 378.0"," 253.0","  25.0","  88.0"," 113.0"," 140.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","13.934","N/A","N/A","N/A","N/A","N/A","N/A"," 467.4"," 342.4"," 100.0","  50.0"," 150.0"," 192.4","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","14.871"," 393.1"," 268.1","  25.0","  88.0"," 113.0"," 155.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","17.684","N/A","N/A","N/A","N/A","N/A","N/A"," 494.5"," 369.5"," 100.0","  50.0"," 150.0"," 219.5","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","18.621"," 364.7"," 239.7","  25.0","  88.0"," 113.0"," 126.7"," 462.4"," 337.4"," 100.0","  50.0"," 150.0"," 187.4","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","19.559"," 402.3"," 277.3","  25.0","  88.0"," 113.0"," 164.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","21.434","N/A","N/A","N/A","N/A","N/A","N/A"," 494.5"," 369.5"," 100.0","  50.0"," 150.0"," 219.5","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","22.371"," 364.7"," 239.7","  25.0","  88.0"," 113.0"," 126.7"," 462.4"," 337.4"," 100.0","  50.0"," 150.0"," 187.4","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","23.309"," 402.4"," 277.4","  25.0","  88.0"," 113.0"," 164.4"," 486.0"," 361.0"," 100.0","  50.0"," 150.0"," 211.0","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","24.246"," 378.4"," 253.4","  25.0","  88.0"," 113.0"," 140.4"," 461.6"," 336.6"," 100.0","  50.0"," 150.0"," 186.6","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","25.184"," 404.1"," 279.1","  25.0","  88.0"," 113.0"," 166.1"," 485.8"," 360.8"," 100.0","  50.0"," 150.0"," 210.8","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","26.121"," 378.8"," 253.8","  25.0","  88.0"," 113.0"," 140.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","27.059","N/A","N/A","N/A","N/A","N/A","N/A"," 467.3"," 342.3"," 100.0","  50.0"," 150.0"," 192.3","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","27.996"," 392.4"," 267.4","  25.0","  88.0"," 113.0"," 154.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","29.871","N/A","N/A","N/A","N/A","N/A","N/A"," 494.2"," 369.2"," 100.0","  50.0"," 150.0"," 219.2","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","30.809"," 364.6"," 239.6","  25.0","  88.0"," 113.0"," 126.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","32.684","N/A","N/A","N/A","N/A","N/A","N/A"," 467.4"," 342.4"," 100.0","  50.0"," 150.0"," 192.4","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","33.621"," 393.1"," 268.1","  25.0","  88.0"," 113.0"," 155.1"," 486.6"," 361.6"," 100.0","  50.0"," 150.0"," 211.6","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","34.559"," 377.2"," 252.2","  25.0","  88.0"," 113.0"," 139.2"," 462.0"," 337.0"," 100.0","  50.0"," 150.0"," 187.0","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","35.496"," 403.9"," 278.9","  25.0","  88.0"," 113.0"," 165.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","37.371","N/A","N/A","N/A","N/A","N/A","N/A"," 494.3"," 369.3"," 100.0","  50.0"," 150.0"," 219.3","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","38.309"," 364.5"," 239.5","  25.0","  88.0"," 113.0"," 126.5"," 462.7"," 337.7"," 100.0","  50.0"," 150.0"," 187.7","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","39.246"," 402.5"," 277.5","  25.0","  88.0"," 113.0"," 164.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","42.059","N/A","N/A","N/A","N/A","N/A","N/A"," 494.6"," 369.6"," 100.0","  50.0"," 150.0"," 219.6","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","42.996"," 364.5"," 239.5","  25.0","  88.0"," 113.0"," 126.5"," 462.4"," 337.4"," 100.0","  50.0"," 150.0"," 187.4","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","43.934"," 402.3"," 277.3","  25.0","  88.0"," 113.0"," 164.3"," 486.1"," 361.1"," 100.0","  50.0"," 150.0"," 211.1","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","44.871"," 378.3"," 253.3","  25.0","  88.0"," 113.0"," 140.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","46.746","N/A","N/A","N/A","N/A","N/A","N/A"," 467.3"," 342.3"," 100.0","  50.0"," 150.0"," 192.3","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","47.684"," 392.9"," 267.9","  25.0","  88.0"," 113.0"," 154.9"," 486.8"," 361.8"," 100.0","  50.0"," 150.0"," 211.8","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","48.621"," 377.2"," 252.2","  25.0","  88.0"," 113.0"," 139.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","50.496","N/A","N/A","N/A","N/A","N/A","N/A"," 467.3"," 342.3"," 100.0","  50.0"," 150.0"," 192.3","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","51.434"," 392.8"," 267.8","  25.0","  88.0"," 113.0"," 154.8"," 486.8"," 361.8"," 100.0","  50.0"," 150.0"," 211.8","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","52.371"," 377.3"," 252.3","  25.0","  88.0"," 113.0"," 139.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","54.246","N/A","N/A","N/A","N/A","N/A","N/A"," 467.3"," 342.3"," 100.0","  50.0"," 150.0"," 192.3","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","55.184"," 392.8"," 267.8","  25.0","  88.0"," 113.0"," 154.8"," 486.8"," 361.8"," 100.0","  50.0"," 150.0"," 211.8","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","56.121"," 377.3"," 252.3","  25.0","  88.0"," 113.0"," 139.3"," 462.0"," 337.0"," 100.0","  50.0"," 150.0"," 187.0","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","57.059"," 403.7"," 278.7","  25.0","  88.0"," 113.0"," 165.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","58.934","N/A","N/A","N/A","N/A","N/A","N/A"," 494.3"," 369.3"," 100.0","  50.0"," 150.0"," 219.3","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","59.871"," 364.9"," 239.9","  25.0","  88.0"," 113.0"," 126.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","60.809","N/A","N/A","N/A","N/A","N/A","N/A"," 467.2"," 342.2"," 100.0","  50.0"," 150.0"," 192.2","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","61.746"," 392.6"," 267.6","  25.0","  88.0"," 113.0"," 154.6"," 486.6"," 361.6"," 100.0","  50.0"," 150.0"," 211.6","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","62.684"," 377.0"," 252.0","  25.0","  88.0"," 113.0"," 139.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","63.621","N/A","N/A","N/A","N/A","N/A","N/A"," 467.2"," 342.2"," 100.0","  50.0"," 150.0"," 192.2","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","64.559"," 392.1"," 267.1","  25.0","  88.0"," 113.0"," 154.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","68.309","N/A","N/A","N/A","N/A","N/A","N/A"," 494.4"," 369.4"," 100.0","  50.0"," 150.0"," 219.4","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","69.246"," 364.6"," 239.6","  25.0","  88.0"," 113.0"," 126.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","72.996","N/A","N/A","N/A","N/A","N/A","N/A"," 467.3"," 342.3"," 100.0","  50.0"," 150.0"," 192.3","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","73.934"," 392.7"," 267.7","  25.0","  88.0"," 113.0"," 154.7"," 486.6"," 361.6"," 100.0","  50.0"," 150.0"," 211.6","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","74.871"," 377.5"," 252.5","  25.0","  88.0"," 113.0"," 139.5"," 461.9"," 336.9"," 100.0","  50.0"," 150.0"," 186.9","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","75.809"," 403.7"," 278.7","  25.0","  88.0"," 113.0"," 165.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","77.684","N/A","N/A","N/A","N/A","N/A","N/A"," 494.3"," 369.3"," 100.0","  50.0"," 150.0"," 219.3","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","78.621"," 364.8"," 239.8","  25.0","  88.0"," 113.0"," 126.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","81.434","N/A","N/A","N/A","N/A","N/A","N/A"," 467.5"," 342.5"," 100.0","  50.0"," 150.0"," 192.5","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","82.371"," 392.8"," 267.8","  25.0","  88.0"," 113.0"," 154.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","84.246","N/A","N/A","N/A","N/A","N/A","N/A"," 494.2"," 369.2"," 100.0","  50.0"," 150.0"," 219.2","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","85.184"," 364.6"," 239.6","  25.0","  88.0"," 113.0"," 126.6"," 462.7"," 337.7"," 100.0","  50.0"," 150.0"," 187.7","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","86.121"," 402.4"," 277.4","  25.0","  88.0"," 113.0"," 164.4"," 485.9"," 360.9"," 100.0","  50.0"," 150.0"," 210.9","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","87.059"," 378.2"," 253.2","  25.0","  88.0"," 113.0"," 140.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","91.746","N/A","N/A","N/A","N/A","N/A","N/A"," 467.4"," 342.4"," 100.0","  50.0"," 150.0"," 192.4","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","92.684"," 392.6"," 267.6","  25.0","  88.0"," 113.0"," 154.6"," 486.7"," 361.7"," 100.0","  50.0"," 150.0"," 211.7","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","93.621"," 377.4"," 252.4","  25.0","  88.0"," 113.0"," 139.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","97.371","N/A","N/A","N/A","N/A","N/A","N/A"," 467.4"," 342.4"," 100.0","  50.0"," 150.0"," 192.4","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","98.309"," 392.6"," 267.6","  25.0","  88.0"," 113.0"," 154.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","99.246","N/A","N/A","N/A","N/A","N/A","N/A"," 494.4"," 369.4"," 100.0","  50.0"," 150.0"," 219.4","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","100.184"," 364.0"," 239.0","  25.0","  88.0"," 113.0"," 126.0"," 462.8"," 337.8"," 100.0","  50.0"," 150.0"," 187.8","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","101.121"," 402.1"," 277.1","  25.0","  88.0"," 113.0"," 164.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","102.996","N/A","N/A","N/A","N/A","N/A","N/A"," 494.2"," 369.2"," 100.0","  50.0"," 150.0"," 219.2","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","103.934"," 364.7"," 239.7","  25.0","  88.0"," 113.0"," 126.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","104.871","N/A","N/A","N/A","N/A","N/A","N/A"," 467.1"," 342.1"," 100.0","  50.0"," 150.0"," 192.1","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","105.809"," 392.4"," 267.4","  25.0","  88.0"," 113.0"," 154.4"," 486.7"," 361.7"," 100.0","  50.0"," 150.0"," 211.7","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","106.746"," 377.2"," 252.2","  25.0","  88.0"," 113.0"," 139.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","108.621","N/A","N/A","N/A","N/A","N/A","N/A"," 467.4"," 342.4"," 100.0","  50.0"," 150.0"," 192.4","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","109.559"," 392.8"," 267.8","  25.0","  88.0"," 113.0"," 154.8"," 486.6"," 361.6"," 100.0","  50.0"," 150.0"," 211.6","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","110.496"," 377.5"," 252.5","  25.0","  88.0"," 113.0"," 139.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","111.434","N/A","N/A","N/A","N/A","N/A","N/A"," 467.4"," 342.4"," 100.0","  50.0"," 150.0"," 192.4","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","112.371"," 392.2"," 267.2","  25.0","  88.0"," 113.0"," 154.2"," 486.6"," 361.6"," 100.0","  50.0"," 150.0"," 211.6","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","113.309"," 377.1"," 252.1","  25.0","  88.0"," 113.0"," 139.1"," 462.1"," 337.1"," 100.0","  50.0"," 150.0"," 187.1","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","114.246"," 403.8"," 278.8","  25.0","  88.0"," 113.0"," 165.8"," 485.5"," 360.5"," 100.0","  50.0"," 150.0"," 210.5","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","115.184"," 378.8"," 253.8","  25.0","  88.0"," 113.0"," 140.8"," 461.9"," 336.9"," 100.0","  50.0"," 150.0"," 186.9","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","116.121"," 404.1"," 279.1","  25.0","  88.0"," 113.0"," 166.1"," 485.5"," 360.5"," 100.0","  50.0"," 150.0"," 210.5","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","117.059"," 378.8"," 253.8","  25.0","  88.0"," 113.0"," 140.8"," 461.9"," 336.9"," 100.0","  50.0"," 150.0"," 186.9","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","117.996"," 404.2"," 279.2","  25.0","  88.0"," 113.0"," 166.2"," 485.5"," 360.5"," 100.0","  50.0"," 150.0"," 210.5","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","118.934"," 378.8"," 253.8","  25.0","  88.0"," 113.0"," 140.8"," 461.9"," 336.9"," 100.0","  50.0"," 150.0"," 186.9","-0.469"
"/Principal/BANK_502/DDR_DQ17","Pass","Write rank(1,2)","U1.P24","U3.C2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","119.871"," 404.2"," 279.2","  25.0","  88.0"," 113.0"," 166.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 2.387","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 3.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 4.262","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 5.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 6.137","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 7.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.012","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 9.887","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","10.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","11.762","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","12.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","13.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","14.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","15.512","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","16.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","17.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","18.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","19.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","20.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","21.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","22.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","24.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","25.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","26.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","27.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","28.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","29.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","30.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","31.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","32.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","33.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","34.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","35.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","36.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","37.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","39.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","40.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","41.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","42.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","43.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","44.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","45.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","46.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","47.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","48.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","49.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","50.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","51.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","52.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","54.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","55.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","56.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","57.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","58.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","59.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","60.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","61.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","62.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","63.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","64.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","65.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","66.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","67.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","69.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","70.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","71.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","72.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","73.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","74.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","75.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","76.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","77.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","78.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","79.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","80.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","81.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","82.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","84.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","85.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","86.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","87.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","88.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","89.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","90.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","91.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","92.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","93.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","94.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","95.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","96.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","97.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","99.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","100.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","101.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","102.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","103.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","104.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","105.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","106.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","107.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","108.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","109.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","110.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","111.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","112.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","114.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","115.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","116.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","117.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","118.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","119.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","120.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","121.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,1)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","122.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 2.387","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 3.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 4.262","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 5.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 6.137","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 7.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.012","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 9.887","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","10.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","11.762","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","12.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","13.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","14.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","15.512","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","16.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","17.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","18.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","19.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","20.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","21.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","22.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","24.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","25.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","26.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","27.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","28.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","29.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","30.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","31.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","32.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","33.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","34.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","35.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","36.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","37.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","39.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","40.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","41.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","42.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","43.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","44.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","45.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","46.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","47.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","48.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","49.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","50.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","51.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","52.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","54.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","55.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","56.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","57.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","58.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","59.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","60.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","61.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","62.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","63.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","64.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","65.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","66.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","67.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","69.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","70.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","71.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","72.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","73.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","74.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","75.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","76.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","77.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","78.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","79.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","80.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","81.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","82.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","84.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","85.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","86.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","87.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","88.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","89.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","90.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","91.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","92.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","93.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","94.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","95.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","96.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","97.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","99.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","100.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","101.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","102.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","103.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","104.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","105.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","106.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","107.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","108.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","109.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","110.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","111.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","112.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","114.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","115.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","116.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","117.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","118.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","119.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","120.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","121.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ17","Fail","Read rank(1,2)","U1.P24","U1.P24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","122.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 2.684","N/A","N/A","N/A","N/A","N/A","N/A"," 466.7"," 341.7"," 100.0","  50.0"," 150.0"," 191.7","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 3.622"," 396.5"," 271.5","  25.0","  88.0"," 113.0"," 158.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 7.371","N/A","N/A","N/A","N/A","N/A","N/A"," 440.3"," 315.3"," 100.0","  50.0"," 150.0"," 165.3","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 8.309"," 425.1"," 300.1","  25.0","  88.0"," 113.0"," 187.1"," 459.7"," 334.7"," 100.0","  50.0"," 150.0"," 184.7","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 9.246"," 408.5"," 283.5","  25.0","  88.0"," 113.0"," 170.5"," 430.1"," 305.1"," 100.0","  50.0"," 150.0"," 155.1","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","10.184"," 434.5"," 309.5","  25.0","  88.0"," 113.0"," 196.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","13.934","N/A","N/A","N/A","N/A","N/A","N/A"," 467.5"," 342.5"," 100.0","  50.0"," 150.0"," 192.5","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","14.871"," 396.2"," 271.2","  25.0","  88.0"," 113.0"," 158.2"," 430.9"," 305.9"," 100.0","  50.0"," 150.0"," 155.9","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","15.809"," 434.4"," 309.4","  25.0","  88.0"," 113.0"," 196.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","20.496","N/A","N/A","N/A","N/A","N/A","N/A"," 467.2"," 342.2"," 100.0","  50.0"," 150.0"," 192.2","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","21.434"," 395.9"," 270.9","  25.0","  88.0"," 113.0"," 157.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","25.184","N/A","N/A","N/A","N/A","N/A","N/A"," 440.3"," 315.3"," 100.0","  50.0"," 150.0"," 165.3","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","26.121"," 425.6"," 300.6","  25.0","  88.0"," 113.0"," 187.6"," 459.4"," 334.4"," 100.0","  50.0"," 150.0"," 184.4","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","27.059"," 408.1"," 283.1","  25.0","  88.0"," 113.0"," 170.1"," 430.3"," 305.3"," 100.0","  50.0"," 150.0"," 155.3","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","27.996"," 435.0"," 310.0","  25.0","  88.0"," 113.0"," 197.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","28.934","N/A","N/A","N/A","N/A","N/A","N/A"," 467.3"," 342.3"," 100.0","  50.0"," 150.0"," 192.3","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","29.871"," 395.9"," 270.9","  25.0","  88.0"," 113.0"," 157.9"," 431.1"," 306.1"," 100.0","  50.0"," 150.0"," 156.1","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","30.809"," 434.4"," 309.4","  25.0","  88.0"," 113.0"," 196.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","35.496","N/A","N/A","N/A","N/A","N/A","N/A"," 467.3"," 342.3"," 100.0","  50.0"," 150.0"," 192.3","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","36.434"," 395.9"," 270.9","  25.0","  88.0"," 113.0"," 157.9"," 431.0"," 306.0"," 100.0","  50.0"," 150.0"," 156.0","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","37.371"," 434.7"," 309.7","  25.0","  88.0"," 113.0"," 196.7"," 459.2"," 334.2"," 100.0","  50.0"," 150.0"," 184.2","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","38.309"," 407.8"," 282.8","  25.0","  88.0"," 113.0"," 169.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","42.059","N/A","N/A","N/A","N/A","N/A","N/A"," 440.3"," 315.3"," 100.0","  50.0"," 150.0"," 165.3","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","42.996"," 425.6"," 300.6","  25.0","  88.0"," 113.0"," 187.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","43.934","N/A","N/A","N/A","N/A","N/A","N/A"," 467.4"," 342.4"," 100.0","  50.0"," 150.0"," 192.4","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","44.871"," 395.9"," 270.9","  25.0","  88.0"," 113.0"," 157.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","45.809","N/A","N/A","N/A","N/A","N/A","N/A"," 440.5"," 315.5"," 100.0","  50.0"," 150.0"," 165.5","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","46.746"," 425.5"," 300.5","  25.0","  88.0"," 113.0"," 187.5"," 459.7"," 334.7"," 100.0","  50.0"," 150.0"," 184.7","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","47.684"," 407.9"," 282.9","  25.0","  88.0"," 113.0"," 169.9"," 430.1"," 305.1"," 100.0","  50.0"," 150.0"," 155.1","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","48.621"," 435.0"," 310.0","  25.0","  88.0"," 113.0"," 197.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","50.496","N/A","N/A","N/A","N/A","N/A","N/A"," 467.2"," 342.2"," 100.0","  50.0"," 150.0"," 192.2","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","51.434"," 396.0"," 271.0","  25.0","  88.0"," 113.0"," 158.0"," 431.1"," 306.1"," 100.0","  50.0"," 150.0"," 156.1","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","52.371"," 434.7"," 309.7","  25.0","  88.0"," 113.0"," 196.7"," 459.1"," 334.1"," 100.0","  50.0"," 150.0"," 184.1","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","53.309"," 407.8"," 282.8","  25.0","  88.0"," 113.0"," 169.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","55.184","N/A","N/A","N/A","N/A","N/A","N/A"," 440.2"," 315.2"," 100.0","  50.0"," 150.0"," 165.2","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","56.121"," 425.7"," 300.7","  25.0","  88.0"," 113.0"," 187.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","57.059","N/A","N/A","N/A","N/A","N/A","N/A"," 467.4"," 342.4"," 100.0","  50.0"," 150.0"," 192.4","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","57.996"," 395.8"," 270.8","  25.0","  88.0"," 113.0"," 157.8"," 431.1"," 306.1"," 100.0","  50.0"," 150.0"," 156.1","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","58.934"," 434.4"," 309.4","  25.0","  88.0"," 113.0"," 196.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","62.684","N/A","N/A","N/A","N/A","N/A","N/A"," 467.4"," 342.4"," 100.0","  50.0"," 150.0"," 192.4","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","63.621"," 396.1"," 271.1","  25.0","  88.0"," 113.0"," 158.1"," 430.9"," 305.9"," 100.0","  50.0"," 150.0"," 155.9","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","64.559"," 434.6"," 309.6","  25.0","  88.0"," 113.0"," 196.6"," 459.2"," 334.2"," 100.0","  50.0"," 150.0"," 184.2","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","65.496"," 408.0"," 283.0","  25.0","  88.0"," 113.0"," 170.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","68.309","N/A","N/A","N/A","N/A","N/A","N/A"," 440.2"," 315.2"," 100.0","  50.0"," 150.0"," 165.2","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","69.246"," 425.6"," 300.6","  25.0","  88.0"," 113.0"," 187.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","70.184","N/A","N/A","N/A","N/A","N/A","N/A"," 467.3"," 342.3"," 100.0","  50.0"," 150.0"," 192.3","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","71.121"," 395.9"," 270.9","  25.0","  88.0"," 113.0"," 157.9"," 431.1"," 306.1"," 100.0","  50.0"," 150.0"," 156.1","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","72.059"," 434.4"," 309.4","  25.0","  88.0"," 113.0"," 196.4"," 459.0"," 334.0"," 100.0","  50.0"," 150.0"," 184.0","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","72.996"," 408.2"," 283.2","  25.0","  88.0"," 113.0"," 170.2"," 429.7"," 304.7"," 100.0","  50.0"," 150.0"," 154.7","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","73.934"," 435.0"," 310.0","  25.0","  88.0"," 113.0"," 197.0"," 459.0"," 334.0"," 100.0","  50.0"," 150.0"," 184.0","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","74.871"," 408.2"," 283.2","  25.0","  88.0"," 113.0"," 170.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","80.496","N/A","N/A","N/A","N/A","N/A","N/A"," 440.3"," 315.3"," 100.0","  50.0"," 150.0"," 165.3","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","81.434"," 425.3"," 300.3","  25.0","  88.0"," 113.0"," 187.3"," 459.7"," 334.7"," 100.0","  50.0"," 150.0"," 184.7","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","82.371"," 408.3"," 283.3","  25.0","  88.0"," 113.0"," 170.3"," 430.2"," 305.2"," 100.0","  50.0"," 150.0"," 155.2","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","83.309"," 434.7"," 309.7","  25.0","  88.0"," 113.0"," 196.7"," 459.0"," 334.0"," 100.0","  50.0"," 150.0"," 184.0","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","84.246"," 408.3"," 283.3","  25.0","  88.0"," 113.0"," 170.3"," 429.9"," 304.9"," 100.0","  50.0"," 150.0"," 154.9","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","85.184"," 434.8"," 309.8","  25.0","  88.0"," 113.0"," 196.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","87.996","N/A","N/A","N/A","N/A","N/A","N/A"," 467.3"," 342.3"," 100.0","  50.0"," 150.0"," 192.3","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","88.934"," 395.9"," 270.9","  25.0","  88.0"," 113.0"," 157.9"," 431.1"," 306.1"," 100.0","  50.0"," 150.0"," 156.1","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","89.871"," 434.7"," 309.7","  25.0","  88.0"," 113.0"," 196.7"," 459.1"," 334.1"," 100.0","  50.0"," 150.0"," 184.1","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","90.809"," 407.9"," 282.9","  25.0","  88.0"," 113.0"," 169.9"," 429.8"," 304.8"," 100.0","  50.0"," 150.0"," 154.8","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","91.746"," 435.1"," 310.1","  25.0","  88.0"," 113.0"," 197.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","92.684","N/A","N/A","N/A","N/A","N/A","N/A"," 467.5"," 342.5"," 100.0","  50.0"," 150.0"," 192.5","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","93.621"," 395.6"," 270.6","  25.0","  88.0"," 113.0"," 157.6"," 431.0"," 306.0"," 100.0","  50.0"," 150.0"," 156.0","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","94.559"," 434.5"," 309.5","  25.0","  88.0"," 113.0"," 196.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","95.496","N/A","N/A","N/A","N/A","N/A","N/A"," 467.4"," 342.4"," 100.0","  50.0"," 150.0"," 192.4","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","96.434"," 395.4"," 270.4","  25.0","  88.0"," 113.0"," 157.4"," 431.1"," 306.1"," 100.0","  50.0"," 150.0"," 156.1","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","97.371"," 434.6"," 309.6","  25.0","  88.0"," 113.0"," 196.6"," 459.1"," 334.1"," 100.0","  50.0"," 150.0"," 184.1","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","98.309"," 407.8"," 282.8","  25.0","  88.0"," 113.0"," 169.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","99.246","N/A","N/A","N/A","N/A","N/A","N/A"," 440.3"," 315.3"," 100.0","  50.0"," 150.0"," 165.3","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","100.184"," 425.4"," 300.4","  25.0","  88.0"," 113.0"," 187.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","101.121","N/A","N/A","N/A","N/A","N/A","N/A"," 467.2"," 342.2"," 100.0","  50.0"," 150.0"," 192.2","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","102.059"," 395.7"," 270.7","  25.0","  88.0"," 113.0"," 157.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","106.746","N/A","N/A","N/A","N/A","N/A","N/A"," 440.2"," 315.2"," 100.0","  50.0"," 150.0"," 165.2","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","107.684"," 425.4"," 300.4","  25.0","  88.0"," 113.0"," 187.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","108.621","N/A","N/A","N/A","N/A","N/A","N/A"," 467.1"," 342.1"," 100.0","  50.0"," 150.0"," 192.1","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","109.559"," 395.9"," 270.9","  25.0","  88.0"," 113.0"," 157.9"," 431.3"," 306.3"," 100.0","  50.0"," 150.0"," 156.3","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","110.496"," 434.5"," 309.5","  25.0","  88.0"," 113.0"," 196.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","112.371","N/A","N/A","N/A","N/A","N/A","N/A"," 467.1"," 342.1"," 100.0","  50.0"," 150.0"," 192.1","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","113.309"," 396.1"," 271.1","  25.0","  88.0"," 113.0"," 158.1"," 431.1"," 306.1"," 100.0","  50.0"," 150.0"," 156.1","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","114.246"," 434.7"," 309.7","  25.0","  88.0"," 113.0"," 196.7"," 459.0"," 334.0"," 100.0","  50.0"," 150.0"," 184.0","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","115.184"," 408.0"," 283.0","  25.0","  88.0"," 113.0"," 170.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","117.059","N/A","N/A","N/A","N/A","N/A","N/A"," 440.1"," 315.1"," 100.0","  50.0"," 150.0"," 165.1","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","117.996"," 425.7"," 300.7","  25.0","  88.0"," 113.0"," 187.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","118.934","N/A","N/A","N/A","N/A","N/A","N/A"," 467.3"," 342.3"," 100.0","  50.0"," 150.0"," 192.3","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","119.871"," 395.9"," 270.9","  25.0","  88.0"," 113.0"," 157.9"," 431.1"," 306.1"," 100.0","  50.0"," 150.0"," 156.1","-0.469"
"/Principal/BANK_502/DDR_DQ18","Pass","Write rank(1,2)","U1.N26","U3.A3","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","120.809"," 434.4"," 309.4","  25.0","  88.0"," 113.0"," 196.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 2.387","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 3.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 4.262","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 5.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 6.137","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 7.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.012","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 9.887","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","10.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","11.762","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","12.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","13.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","14.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","15.512","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","16.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","17.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","18.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","19.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","20.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","21.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","22.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","24.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","25.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","26.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","27.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","28.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","29.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","30.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","31.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","32.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","33.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","34.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","35.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","36.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","37.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","39.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","40.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","41.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","42.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","43.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","44.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","45.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","46.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","47.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","48.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","49.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","50.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","51.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","52.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","54.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","55.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","56.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","57.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","58.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","59.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","60.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","61.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","62.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","63.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","64.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","65.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","66.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","67.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","69.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","70.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","71.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","72.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","73.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","74.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","75.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","76.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","77.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","78.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","79.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","80.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","81.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","82.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","84.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","85.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","86.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","87.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","88.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","89.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","90.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","91.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","92.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","93.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","94.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","95.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","96.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","97.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","99.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","100.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","101.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","102.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","103.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","104.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","105.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","106.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","107.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","108.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","109.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","110.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","111.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","112.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","114.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","115.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","116.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","117.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","118.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","119.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","120.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","121.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,1)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","122.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 2.387","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 3.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 4.262","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 5.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 6.137","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 7.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.012","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 9.887","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","10.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","11.762","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","12.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","13.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","14.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","15.512","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","16.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","17.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","18.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","19.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","20.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","21.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","22.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","24.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","25.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","26.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","27.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","28.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","29.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","30.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","31.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","32.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","33.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","34.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","35.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","36.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","37.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","39.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","40.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","41.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","42.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","43.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","44.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","45.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","46.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","47.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","48.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","49.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","50.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","51.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","52.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","54.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","55.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","56.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","57.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","58.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","59.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","60.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","61.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","62.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","63.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","64.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","65.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","66.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","67.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","69.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","70.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","71.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","72.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","73.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","74.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","75.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","76.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","77.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","78.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","79.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","80.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","81.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","82.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","84.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","85.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","86.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","87.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","88.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","89.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","90.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","91.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","92.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","93.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","94.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","95.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","96.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","97.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","99.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","100.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","101.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","102.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","103.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","104.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","105.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","106.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","107.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","108.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","109.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","110.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","111.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","112.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","114.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","115.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","116.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","117.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","118.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","119.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","120.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","121.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ18","Fail","Read rank(1,2)","U1.N26","U1.N26","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","122.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 2.684"," 460.7"," 335.7","  25.0","  88.0"," 113.0"," 222.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 4.558","N/A","N/A","N/A","N/A","N/A","N/A"," 440.5"," 315.5"," 100.0","  50.0"," 150.0"," 165.5","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 5.496"," 423.2"," 298.2","  25.0","  88.0"," 113.0"," 185.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 6.434","N/A","N/A","N/A","N/A","N/A","N/A"," 410.3"," 285.3"," 100.0","  50.0"," 150.0"," 135.3","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 7.371"," 451.1"," 326.1","  25.0","  88.0"," 113.0"," 213.1"," 431.0"," 306.0"," 100.0","  50.0"," 150.0"," 156.0","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 8.309"," 433.2"," 308.2","  25.0","  88.0"," 113.0"," 195.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","13.934","N/A","N/A","N/A","N/A","N/A","N/A"," 410.4"," 285.4"," 100.0","  50.0"," 150.0"," 135.4","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","14.871"," 450.6"," 325.6","  25.0","  88.0"," 113.0"," 212.6"," 430.8"," 305.8"," 100.0","  50.0"," 150.0"," 155.8","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","15.809"," 433.8"," 308.8","  25.0","  88.0"," 113.0"," 195.8"," 400.2"," 275.2"," 100.0","  50.0"," 150.0"," 125.2","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","16.746"," 459.8"," 334.8","  25.0","  88.0"," 113.0"," 221.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","17.684","N/A","N/A","N/A","N/A","N/A","N/A"," 439.7"," 314.7"," 100.0","  50.0"," 150.0"," 164.7","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","18.621"," 422.7"," 297.7","  25.0","  88.0"," 113.0"," 184.7"," 400.6"," 275.6"," 100.0","  50.0"," 150.0"," 125.6","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","19.559"," 459.7"," 334.7","  25.0","  88.0"," 113.0"," 221.7"," 431.1"," 306.1"," 100.0","  50.0"," 150.0"," 156.1","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","20.496"," 433.4"," 308.4","  25.0","  88.0"," 113.0"," 195.4"," 399.9"," 274.9"," 100.0","  50.0"," 150.0"," 124.9","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","21.434"," 459.7"," 334.7","  25.0","  88.0"," 113.0"," 221.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","23.309","N/A","N/A","N/A","N/A","N/A","N/A"," 440.0"," 315.0"," 100.0","  50.0"," 150.0"," 165.0","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","24.246"," 423.4"," 298.4","  25.0","  88.0"," 113.0"," 185.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","26.121","N/A","N/A","N/A","N/A","N/A","N/A"," 410.0"," 285.0"," 100.0","  50.0"," 150.0"," 135.0","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","27.059"," 450.6"," 325.6","  25.0","  88.0"," 113.0"," 212.6"," 431.1"," 306.1"," 100.0","  50.0"," 150.0"," 156.1","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","27.996"," 434.0"," 309.0","  25.0","  88.0"," 113.0"," 196.0"," 399.9"," 274.9"," 100.0","  50.0"," 150.0"," 124.9","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","28.934"," 459.7"," 334.7","  25.0","  88.0"," 113.0"," 221.7"," 431.1"," 306.1"," 100.0","  50.0"," 150.0"," 156.1","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","29.871"," 433.6"," 308.6","  25.0","  88.0"," 113.0"," 195.6"," 400.0"," 275.0"," 100.0","  50.0"," 150.0"," 125.0","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","30.809"," 459.8"," 334.8","  25.0","  88.0"," 113.0"," 221.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","33.621","N/A","N/A","N/A","N/A","N/A","N/A"," 440.0"," 315.0"," 100.0","  50.0"," 150.0"," 165.0","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","34.559"," 423.1"," 298.1","  25.0","  88.0"," 113.0"," 185.1"," 400.7"," 275.7"," 100.0","  50.0"," 150.0"," 125.7","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","35.496"," 460.3"," 335.3","  25.0","  88.0"," 113.0"," 222.3"," 431.0"," 306.0"," 100.0","  50.0"," 150.0"," 156.0","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","36.434"," 433.1"," 308.1","  25.0","  88.0"," 113.0"," 195.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","38.309","N/A","N/A","N/A","N/A","N/A","N/A"," 410.2"," 285.2"," 100.0","  50.0"," 150.0"," 135.2","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","39.246"," 450.7"," 325.7","  25.0","  88.0"," 113.0"," 212.7"," 430.9"," 305.9"," 100.0","  50.0"," 150.0"," 155.9","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","40.184"," 433.7"," 308.7","  25.0","  88.0"," 113.0"," 195.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","42.059","N/A","N/A","N/A","N/A","N/A","N/A"," 410.3"," 285.3"," 100.0","  50.0"," 150.0"," 135.3","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","42.996"," 450.7"," 325.7","  25.0","  88.0"," 113.0"," 212.7"," 430.9"," 305.9"," 100.0","  50.0"," 150.0"," 155.9","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","43.934"," 433.8"," 308.8","  25.0","  88.0"," 113.0"," 195.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","44.871","N/A","N/A","N/A","N/A","N/A","N/A"," 410.2"," 285.2"," 100.0","  50.0"," 150.0"," 135.2","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","45.809"," 450.3"," 325.3","  25.0","  88.0"," 113.0"," 212.3"," 431.1"," 306.1"," 100.0","  50.0"," 150.0"," 156.1","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","46.746"," 433.8"," 308.8","  25.0","  88.0"," 113.0"," 195.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","47.684","N/A","N/A","N/A","N/A","N/A","N/A"," 410.4"," 285.4"," 100.0","  50.0"," 150.0"," 135.4","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","48.621"," 450.5"," 325.5","  25.0","  88.0"," 113.0"," 212.5"," 430.9"," 305.9"," 100.0","  50.0"," 150.0"," 155.9","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","49.559"," 433.7"," 308.7","  25.0","  88.0"," 113.0"," 195.7"," 400.1"," 275.1"," 100.0","  50.0"," 150.0"," 125.1","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","50.496"," 459.7"," 334.7","  25.0","  88.0"," 113.0"," 221.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","51.434","N/A","N/A","N/A","N/A","N/A","N/A"," 439.8"," 314.8"," 100.0","  50.0"," 150.0"," 164.8","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","52.371"," 422.6"," 297.6","  25.0","  88.0"," 113.0"," 184.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","59.871","N/A","N/A","N/A","N/A","N/A","N/A"," 410.3"," 285.3"," 100.0","  50.0"," 150.0"," 135.3","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","60.809"," 450.3"," 325.3","  25.0","  88.0"," 113.0"," 212.3"," 430.8"," 305.8"," 100.0","  50.0"," 150.0"," 155.8","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","61.746"," 434.3"," 309.3","  25.0","  88.0"," 113.0"," 196.3"," 400.1"," 275.1"," 100.0","  50.0"," 150.0"," 125.1","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","62.684"," 459.5"," 334.5","  25.0","  88.0"," 113.0"," 221.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","65.496","N/A","N/A","N/A","N/A","N/A","N/A"," 439.9"," 314.9"," 100.0","  50.0"," 150.0"," 164.9","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","66.434"," 423.2"," 298.2","  25.0","  88.0"," 113.0"," 185.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","67.371","N/A","N/A","N/A","N/A","N/A","N/A"," 410.2"," 285.2"," 100.0","  50.0"," 150.0"," 135.2","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","68.309"," 450.6"," 325.6","  25.0","  88.0"," 113.0"," 212.6"," 431.0"," 306.0"," 100.0","  50.0"," 150.0"," 156.0","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","69.246"," 433.8"," 308.8","  25.0","  88.0"," 113.0"," 195.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","70.184","N/A","N/A","N/A","N/A","N/A","N/A"," 410.3"," 285.3"," 100.0","  50.0"," 150.0"," 135.3","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","71.121"," 450.6"," 325.6","  25.0","  88.0"," 113.0"," 212.6"," 430.9"," 305.9"," 100.0","  50.0"," 150.0"," 155.9","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","72.059"," 433.8"," 308.8","  25.0","  88.0"," 113.0"," 195.8"," 400.1"," 275.1"," 100.0","  50.0"," 150.0"," 125.1","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","72.996"," 459.8"," 334.8","  25.0","  88.0"," 113.0"," 221.8"," 430.9"," 305.9"," 100.0","  50.0"," 150.0"," 155.9","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","73.934"," 433.5"," 308.5","  25.0","  88.0"," 113.0"," 195.5"," 400.2"," 275.2"," 100.0","  50.0"," 150.0"," 125.2","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","74.871"," 459.9"," 334.9","  25.0","  88.0"," 113.0"," 221.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","79.559","N/A","N/A","N/A","N/A","N/A","N/A"," 440.1"," 315.1"," 100.0","  50.0"," 150.0"," 165.1","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","80.496"," 423.1"," 298.1","  25.0","  88.0"," 113.0"," 185.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","83.309","N/A","N/A","N/A","N/A","N/A","N/A"," 410.2"," 285.2"," 100.0","  50.0"," 150.0"," 135.2","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","84.246"," 450.5"," 325.5","  25.0","  88.0"," 113.0"," 212.5"," 430.9"," 305.9"," 100.0","  50.0"," 150.0"," 155.9","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","85.184"," 433.8"," 308.8","  25.0","  88.0"," 113.0"," 195.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","87.996","N/A","N/A","N/A","N/A","N/A","N/A"," 410.2"," 285.2"," 100.0","  50.0"," 150.0"," 135.2","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","88.934"," 450.3"," 325.3","  25.0","  88.0"," 113.0"," 212.3"," 431.0"," 306.0"," 100.0","  50.0"," 150.0"," 156.0","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","89.871"," 434.0"," 309.0","  25.0","  88.0"," 113.0"," 196.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","91.746","N/A","N/A","N/A","N/A","N/A","N/A"," 410.2"," 285.2"," 100.0","  50.0"," 150.0"," 135.2","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","92.684"," 450.4"," 325.4","  25.0","  88.0"," 113.0"," 212.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","94.559","N/A","N/A","N/A","N/A","N/A","N/A"," 440.0"," 315.0"," 100.0","  50.0"," 150.0"," 165.0","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","95.496"," 423.5"," 298.5","  25.0","  88.0"," 113.0"," 185.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","98.309","N/A","N/A","N/A","N/A","N/A","N/A"," 410.3"," 285.3"," 100.0","  50.0"," 150.0"," 135.3","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","99.246"," 450.5"," 325.5","  25.0","  88.0"," 113.0"," 212.5"," 430.9"," 305.9"," 100.0","  50.0"," 150.0"," 155.9","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","100.184"," 433.9"," 308.9","  25.0","  88.0"," 113.0"," 195.9"," 400.1"," 275.1"," 100.0","  50.0"," 150.0"," 125.1","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","101.121"," 459.7"," 334.7","  25.0","  88.0"," 113.0"," 221.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","102.059","N/A","N/A","N/A","N/A","N/A","N/A"," 439.6"," 314.6"," 100.0","  50.0"," 150.0"," 164.6","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","102.996"," 422.8"," 297.8","  25.0","  88.0"," 113.0"," 184.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","104.871","N/A","N/A","N/A","N/A","N/A","N/A"," 410.1"," 285.1"," 100.0","  50.0"," 150.0"," 135.1","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","105.809"," 450.5"," 325.5","  25.0","  88.0"," 113.0"," 212.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","106.746","N/A","N/A","N/A","N/A","N/A","N/A"," 439.6"," 314.6"," 100.0","  50.0"," 150.0"," 164.6","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","107.684"," 422.9"," 297.9","  25.0","  88.0"," 113.0"," 184.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","108.621","N/A","N/A","N/A","N/A","N/A","N/A"," 410.3"," 285.3"," 100.0","  50.0"," 150.0"," 135.3","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","109.559"," 450.5"," 325.5","  25.0","  88.0"," 113.0"," 212.5"," 430.9"," 305.9"," 100.0","  50.0"," 150.0"," 155.9","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","110.496"," 433.9"," 308.9","  25.0","  88.0"," 113.0"," 195.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","112.371","N/A","N/A","N/A","N/A","N/A","N/A"," 410.2"," 285.2"," 100.0","  50.0"," 150.0"," 135.2","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","113.309"," 450.5"," 325.5","  25.0","  88.0"," 113.0"," 212.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","115.184","N/A","N/A","N/A","N/A","N/A","N/A"," 439.9"," 314.9"," 100.0","  50.0"," 150.0"," 164.9","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","116.121"," 423.6"," 298.6","  25.0","  88.0"," 113.0"," 185.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","118.934","N/A","N/A","N/A","N/A","N/A","N/A"," 410.2"," 285.2"," 100.0","  50.0"," 150.0"," 135.2","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","119.871"," 450.5"," 325.5","  25.0","  88.0"," 113.0"," 212.5"," 430.8"," 305.8"," 100.0","  50.0"," 150.0"," 155.8","-0.469"
"/Principal/BANK_502/DDR_DQ19","Pass","Write rank(1,2)","U1.P23","U3.A2","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","120.809"," 434.0"," 309.0","  25.0","  88.0"," 113.0"," 196.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 2.387","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 3.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 4.262","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 5.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 6.137","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 7.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.012","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 9.887","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","10.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","11.762","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","12.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","13.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","14.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","15.512","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","16.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","17.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","18.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","19.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","20.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","21.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","22.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","24.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","25.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","26.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","27.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","28.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","29.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","30.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","31.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","32.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","33.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","34.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","35.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","36.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","37.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","39.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","40.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","41.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","42.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","43.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","44.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","45.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","46.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","47.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","48.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","49.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","50.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","51.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","52.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","54.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","55.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","56.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","57.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","58.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","59.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","60.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","61.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","62.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","63.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","64.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","65.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","66.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","67.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","69.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","70.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","71.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","72.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","73.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","74.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","75.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","76.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","77.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","78.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","79.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","80.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","81.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","82.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","84.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","85.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","86.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","87.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","88.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","89.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","90.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","91.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","92.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","93.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","94.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","95.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","96.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","97.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","99.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","100.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","101.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","102.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","103.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","104.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","105.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","106.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","107.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","108.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","109.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","110.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","111.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","112.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","114.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","115.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","116.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","117.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","118.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","119.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","120.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","121.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,1)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","122.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 2.387","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 3.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 4.262","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 5.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 6.137","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 7.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.012","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 9.887","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","10.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","11.762","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","12.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","13.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","14.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","15.512","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","16.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","17.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","18.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","19.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","20.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","21.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","22.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","24.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","25.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","26.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","27.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","28.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","29.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","30.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","31.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","32.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","33.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","34.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","35.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","36.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","37.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","39.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","40.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","41.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","42.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","43.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","44.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","45.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","46.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","47.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","48.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","49.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","50.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","51.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","52.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","54.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","55.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","56.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","57.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","58.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","59.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","60.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","61.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","62.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","63.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","64.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","65.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","66.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","67.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","69.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","70.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","71.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","72.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","73.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","74.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","75.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","76.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","77.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","78.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","79.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","80.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","81.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","82.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","84.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","85.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","86.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","87.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","88.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","89.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","90.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","91.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","92.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","93.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","94.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","95.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","96.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","97.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","99.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","100.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","101.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","102.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","103.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","104.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","105.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","106.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","107.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","108.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","109.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","110.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","111.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","112.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","114.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","115.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","116.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","117.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","118.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","119.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","120.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","121.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ19","Fail","Read rank(1,2)","U1.P23","U1.P23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","122.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 2.661"," 389.0"," 264.0","  25.0","  88.0"," 113.0"," 151.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 3.600","N/A","N/A","N/A","N/A","N/A","N/A"," 459.7"," 334.7"," 100.0","  50.0"," 150.0"," 184.7","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 4.537"," 404.4"," 279.4","  25.0","  88.0"," 113.0"," 166.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 5.475","N/A","N/A","N/A","N/A","N/A","N/A"," 485.7"," 360.7"," 100.0","  50.0"," 150.0"," 210.7","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 6.412"," 375.9"," 250.9","  25.0","  88.0"," 113.0"," 137.9"," 448.9"," 323.9"," 100.0","  50.0"," 150.0"," 173.9","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 7.350"," 417.0"," 292.0","  25.0","  88.0"," 113.0"," 179.0"," 475.9"," 350.9"," 100.0","  50.0"," 150.0"," 200.9","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 8.287"," 389.2"," 264.2","  25.0","  88.0"," 113.0"," 151.2"," 447.3"," 322.3"," 100.0","  50.0"," 150.0"," 172.3","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 9.225"," 417.5"," 292.5","  25.0","  88.0"," 113.0"," 179.5"," 476.1"," 351.1"," 100.0","  50.0"," 150.0"," 201.1","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","10.162"," 389.1"," 264.1","  25.0","  88.0"," 113.0"," 151.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","11.100","N/A","N/A","N/A","N/A","N/A","N/A"," 459.5"," 334.5"," 100.0","  50.0"," 150.0"," 184.5","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","12.037"," 404.5"," 279.5","  25.0","  88.0"," 113.0"," 166.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","13.912","N/A","N/A","N/A","N/A","N/A","N/A"," 485.9"," 360.9"," 100.0","  50.0"," 150.0"," 210.9","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","14.850"," 376.2"," 251.2","  25.0","  88.0"," 113.0"," 138.2"," 448.4"," 323.4"," 100.0","  50.0"," 150.0"," 173.4","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","15.787"," 416.5"," 291.5","  25.0","  88.0"," 113.0"," 178.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","16.725","N/A","N/A","N/A","N/A","N/A","N/A"," 485.8"," 360.8"," 100.0","  50.0"," 150.0"," 210.8","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","17.662"," 376.0"," 251.0","  25.0","  88.0"," 113.0"," 138.0"," 448.3"," 323.3"," 100.0","  50.0"," 150.0"," 173.3","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","18.600"," 417.1"," 292.1","  25.0","  88.0"," 113.0"," 179.1"," 475.9"," 350.9"," 100.0","  50.0"," 150.0"," 200.9","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","19.537"," 389.4"," 264.4","  25.0","  88.0"," 113.0"," 151.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","21.412","N/A","N/A","N/A","N/A","N/A","N/A"," 459.1"," 334.1"," 100.0","  50.0"," 150.0"," 184.1","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","22.349"," 405.1"," 280.1","  25.0","  88.0"," 113.0"," 167.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","23.287","N/A","N/A","N/A","N/A","N/A","N/A"," 486.2"," 361.2"," 100.0","  50.0"," 150.0"," 211.2","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","24.225"," 376.2"," 251.2","  25.0","  88.0"," 113.0"," 138.2"," 448.4"," 323.4"," 100.0","  50.0"," 150.0"," 173.4","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","25.162"," 416.7"," 291.7","  25.0","  88.0"," 113.0"," 178.7"," 476.3"," 351.3"," 100.0","  50.0"," 150.0"," 201.3","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","26.100"," 389.5"," 264.5","  25.0","  88.0"," 113.0"," 151.5"," 446.9"," 321.9"," 100.0","  50.0"," 150.0"," 171.9","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","27.037"," 417.3"," 292.3","  25.0","  88.0"," 113.0"," 179.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","27.975","N/A","N/A","N/A","N/A","N/A","N/A"," 485.9"," 360.9"," 100.0","  50.0"," 150.0"," 210.9","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","28.912"," 375.8"," 250.8","  25.0","  88.0"," 113.0"," 137.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","29.849","N/A","N/A","N/A","N/A","N/A","N/A"," 459.5"," 334.5"," 100.0","  50.0"," 150.0"," 184.5","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","30.787"," 404.6"," 279.6","  25.0","  88.0"," 113.0"," 166.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","31.725","N/A","N/A","N/A","N/A","N/A","N/A"," 485.9"," 360.9"," 100.0","  50.0"," 150.0"," 210.9","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","32.662"," 375.9"," 250.9","  25.0","  88.0"," 113.0"," 137.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","34.537","N/A","N/A","N/A","N/A","N/A","N/A"," 458.9"," 333.9"," 100.0","  50.0"," 150.0"," 183.9","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","35.475"," 405.3"," 280.3","  25.0","  88.0"," 113.0"," 167.3"," 476.8"," 351.8"," 100.0","  50.0"," 150.0"," 201.8","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","36.412"," 389.2"," 264.2","  25.0","  88.0"," 113.0"," 151.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","37.350","N/A","N/A","N/A","N/A","N/A","N/A"," 459.7"," 334.7"," 100.0","  50.0"," 150.0"," 184.7","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","38.287"," 404.6"," 279.6","  25.0","  88.0"," 113.0"," 166.6"," 477.0"," 352.0"," 100.0","  50.0"," 150.0"," 202.0","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","39.224"," 389.3"," 264.3","  25.0","  88.0"," 113.0"," 151.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","40.162","N/A","N/A","N/A","N/A","N/A","N/A"," 459.8"," 334.8"," 100.0","  50.0"," 150.0"," 184.8","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","41.100"," 405.0"," 280.0","  25.0","  88.0"," 113.0"," 167.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","42.974","N/A","N/A","N/A","N/A","N/A","N/A"," 485.8"," 360.8"," 100.0","  50.0"," 150.0"," 210.8","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","43.912"," 376.2"," 251.2","  25.0","  88.0"," 113.0"," 138.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","45.787","N/A","N/A","N/A","N/A","N/A","N/A"," 459.1"," 334.1"," 100.0","  50.0"," 150.0"," 184.1","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","46.724"," 405.1"," 280.1","  25.0","  88.0"," 113.0"," 167.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","49.537","N/A","N/A","N/A","N/A","N/A","N/A"," 486.0"," 361.0"," 100.0","  50.0"," 150.0"," 211.0","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","50.475"," 376.1"," 251.1","  25.0","  88.0"," 113.0"," 138.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","52.349","N/A","N/A","N/A","N/A","N/A","N/A"," 459.0"," 334.0"," 100.0","  50.0"," 150.0"," 184.0","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","53.287"," 404.9"," 279.9","  25.0","  88.0"," 113.0"," 166.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","54.225","N/A","N/A","N/A","N/A","N/A","N/A"," 486.0"," 361.0"," 100.0","  50.0"," 150.0"," 211.0","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","55.162"," 376.0"," 251.0","  25.0","  88.0"," 113.0"," 138.0"," 448.3"," 323.3"," 100.0","  50.0"," 150.0"," 173.3","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","56.100"," 416.9"," 291.9","  25.0","  88.0"," 113.0"," 178.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","57.037","N/A","N/A","N/A","N/A","N/A","N/A"," 486.2"," 361.2"," 100.0","  50.0"," 150.0"," 211.2","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","57.975"," 375.8"," 250.8","  25.0","  88.0"," 113.0"," 137.8"," 448.3"," 323.3"," 100.0","  50.0"," 150.0"," 173.3","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","58.912"," 416.8"," 291.8","  25.0","  88.0"," 113.0"," 178.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","61.725","N/A","N/A","N/A","N/A","N/A","N/A"," 485.8"," 360.8"," 100.0","  50.0"," 150.0"," 210.8","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","62.662"," 375.8"," 250.8","  25.0","  88.0"," 113.0"," 137.8"," 448.5"," 323.5"," 100.0","  50.0"," 150.0"," 173.5","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","63.600"," 417.1"," 292.1","  25.0","  88.0"," 113.0"," 179.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","64.537","N/A","N/A","N/A","N/A","N/A","N/A"," 485.9"," 360.9"," 100.0","  50.0"," 150.0"," 210.9","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","65.475"," 375.8"," 250.8","  25.0","  88.0"," 113.0"," 137.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","66.412","N/A","N/A","N/A","N/A","N/A","N/A"," 459.4"," 334.4"," 100.0","  50.0"," 150.0"," 184.4","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","67.350"," 405.2"," 280.2","  25.0","  88.0"," 113.0"," 167.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","68.287","N/A","N/A","N/A","N/A","N/A","N/A"," 485.9"," 360.9"," 100.0","  50.0"," 150.0"," 210.9","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","69.225"," 376.0"," 251.0","  25.0","  88.0"," 113.0"," 138.0"," 448.4"," 323.4"," 100.0","  50.0"," 150.0"," 173.4","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","70.162"," 416.8"," 291.8","  25.0","  88.0"," 113.0"," 178.8"," 476.4"," 351.4"," 100.0","  50.0"," 150.0"," 201.4","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","71.100"," 389.5"," 264.5","  25.0","  88.0"," 113.0"," 151.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","75.787","N/A","N/A","N/A","N/A","N/A","N/A"," 459.5"," 334.5"," 100.0","  50.0"," 150.0"," 184.5","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","76.725"," 405.1"," 280.1","  25.0","  88.0"," 113.0"," 167.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","79.537","N/A","N/A","N/A","N/A","N/A","N/A"," 485.8"," 360.8"," 100.0","  50.0"," 150.0"," 210.8","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","80.475"," 376.1"," 251.1","  25.0","  88.0"," 113.0"," 138.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","81.412","N/A","N/A","N/A","N/A","N/A","N/A"," 459.3"," 334.3"," 100.0","  50.0"," 150.0"," 184.3","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","82.350"," 404.9"," 279.9","  25.0","  88.0"," 113.0"," 166.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","83.287","N/A","N/A","N/A","N/A","N/A","N/A"," 486.2"," 361.2"," 100.0","  50.0"," 150.0"," 211.2","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","84.225"," 376.1"," 251.1","  25.0","  88.0"," 113.0"," 138.1"," 448.2"," 323.2"," 100.0","  50.0"," 150.0"," 173.2","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","85.162"," 416.8"," 291.8","  25.0","  88.0"," 113.0"," 178.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","89.850","N/A","N/A","N/A","N/A","N/A","N/A"," 485.8"," 360.8"," 100.0","  50.0"," 150.0"," 210.8","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","90.787"," 376.0"," 251.0","  25.0","  88.0"," 113.0"," 138.0"," 447.9"," 322.9"," 100.0","  50.0"," 150.0"," 172.9","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","91.725"," 417.3"," 292.3","  25.0","  88.0"," 113.0"," 179.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","92.662","N/A","N/A","N/A","N/A","N/A","N/A"," 486.3"," 361.3"," 100.0","  50.0"," 150.0"," 211.3","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","93.599"," 375.5"," 250.5","  25.0","  88.0"," 113.0"," 137.5"," 448.4"," 323.4"," 100.0","  50.0"," 150.0"," 173.4","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","94.537"," 416.7"," 291.7","  25.0","  88.0"," 113.0"," 178.7"," 476.8"," 351.8"," 100.0","  50.0"," 150.0"," 201.8","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","95.475"," 389.0"," 264.0","  25.0","  88.0"," 113.0"," 151.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","97.350","N/A","N/A","N/A","N/A","N/A","N/A"," 458.9"," 333.9"," 100.0","  50.0"," 150.0"," 183.9","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","98.287"," 405.2"," 280.2","  25.0","  88.0"," 113.0"," 167.2"," 477.1"," 352.1"," 100.0","  50.0"," 150.0"," 202.1","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","99.224"," 389.2"," 264.2","  25.0","  88.0"," 113.0"," 151.2"," 447.2"," 322.2"," 100.0","  50.0"," 150.0"," 172.2","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","100.162"," 417.2"," 292.2","  25.0","  88.0"," 113.0"," 179.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","102.037","N/A","N/A","N/A","N/A","N/A","N/A"," 485.8"," 360.8"," 100.0","  50.0"," 150.0"," 210.8","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","102.975"," 376.3"," 251.3","  25.0","  88.0"," 113.0"," 138.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","107.662","N/A","N/A","N/A","N/A","N/A","N/A"," 459.2"," 334.2"," 100.0","  50.0"," 150.0"," 184.2","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","108.600"," 405.1"," 280.1","  25.0","  88.0"," 113.0"," 167.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","110.475","N/A","N/A","N/A","N/A","N/A","N/A"," 485.4"," 360.4"," 100.0","  50.0"," 150.0"," 210.4","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","111.412"," 376.3"," 251.3","  25.0","  88.0"," 113.0"," 138.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","112.349","N/A","N/A","N/A","N/A","N/A","N/A"," 459.5"," 334.5"," 100.0","  50.0"," 150.0"," 184.5","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","113.287"," 404.8"," 279.8","  25.0","  88.0"," 113.0"," 166.8"," 477.0"," 352.0"," 100.0","  50.0"," 150.0"," 202.0","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","114.225"," 389.6"," 264.6","  25.0","  88.0"," 113.0"," 151.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","116.100","N/A","N/A","N/A","N/A","N/A","N/A"," 458.8"," 333.8"," 100.0","  50.0"," 150.0"," 183.8","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","117.037"," 405.3"," 280.3","  25.0","  88.0"," 113.0"," 167.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","117.975","N/A","N/A","N/A","N/A","N/A","N/A"," 485.9"," 360.9"," 100.0","  50.0"," 150.0"," 210.9","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","118.912"," 376.0"," 251.0","  25.0","  88.0"," 113.0"," 138.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","119.850","N/A","N/A","N/A","N/A","N/A","N/A"," 459.2"," 334.2"," 100.0","  50.0"," 150.0"," 184.2","-0.469"
"/Principal/BANK_502/DDR_DQ2","Pass","Write rank(1,1)","U1.J25","U2.A7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","120.787"," 405.0"," 280.0","  25.0","  88.0"," 113.0"," 167.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 2.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 3.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 4.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 5.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 6.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 8.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 9.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","10.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","11.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","12.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","13.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","14.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","15.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","16.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","17.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","18.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","19.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","20.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","21.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","23.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","24.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","25.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","26.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","27.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","28.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","29.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","30.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","31.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","32.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","33.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","34.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","35.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","36.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","38.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","39.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","40.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","41.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","42.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","43.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","44.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","45.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","46.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","47.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","48.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","49.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","50.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","51.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","53.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","54.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","55.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","56.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","57.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","58.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","59.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","60.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","61.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","62.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","63.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","64.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","65.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","66.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","68.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","69.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","70.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","71.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","72.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","73.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","74.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","75.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","76.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","77.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","78.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","79.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","80.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","81.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","83.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","84.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","85.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","86.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","87.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","88.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","89.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","90.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","91.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","92.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","93.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","94.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","95.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","96.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","98.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","99.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","100.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","101.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","102.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","103.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","104.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","105.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","106.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","107.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","108.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","109.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","110.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","111.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","113.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","114.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","115.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","116.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","117.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","118.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","119.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","120.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","121.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,1)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","122.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 2.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 3.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 4.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 5.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 6.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 8.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 9.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","10.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","11.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","12.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","13.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","14.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","15.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","16.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","17.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","18.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","19.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","20.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","21.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","23.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","24.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","25.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","26.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","27.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","28.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","29.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","30.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","31.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","32.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","33.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","34.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","35.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","36.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","38.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","39.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","40.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","41.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","42.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","43.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","44.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","45.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","46.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","47.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","48.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","49.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","50.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","51.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","53.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","54.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","55.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","56.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","57.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","58.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","59.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","60.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","61.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","62.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","63.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","64.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","65.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","66.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","68.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","69.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","70.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","71.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","72.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","73.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","74.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","75.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","76.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","77.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","78.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","79.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","80.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","81.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","83.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","84.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","85.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","86.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","87.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","88.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","89.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","90.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","91.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","92.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","93.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","94.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","95.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","96.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","98.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","99.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","100.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","101.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","102.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","103.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","104.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","105.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","106.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","107.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","108.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","109.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","110.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","111.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","113.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","114.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","115.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","116.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","117.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","118.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","119.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","120.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","121.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ2","Fail","Read rank(1,2)","U1.J25","U1.J25","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","122.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 2.684","N/A","N/A","N/A","N/A","N/A","N/A"," 466.0"," 341.0"," 100.0","  50.0"," 150.0"," 191.0","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 3.622"," 395.2"," 270.2","  25.0","  88.0"," 113.0"," 157.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 5.496","N/A","N/A","N/A","N/A","N/A","N/A"," 495.3"," 370.3"," 100.0","  50.0"," 150.0"," 220.3","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 6.434"," 364.3"," 239.3","  25.0","  88.0"," 113.0"," 126.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 7.371","N/A","N/A","N/A","N/A","N/A","N/A"," 466.2"," 341.2"," 100.0","  50.0"," 150.0"," 191.2","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 8.309"," 394.5"," 269.5","  25.0","  88.0"," 113.0"," 156.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","10.184","N/A","N/A","N/A","N/A","N/A","N/A"," 495.7"," 370.7"," 100.0","  50.0"," 150.0"," 220.7","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","11.121"," 364.7"," 239.7","  25.0","  88.0"," 113.0"," 126.7"," 462.1"," 337.1"," 100.0","  50.0"," 150.0"," 187.1","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","12.059"," 402.3"," 277.3","  25.0","  88.0"," 113.0"," 164.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","12.996","N/A","N/A","N/A","N/A","N/A","N/A"," 494.9"," 369.9"," 100.0","  50.0"," 150.0"," 219.9","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","13.934"," 364.4"," 239.4","  25.0","  88.0"," 113.0"," 126.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","15.809","N/A","N/A","N/A","N/A","N/A","N/A"," 467.1"," 342.1"," 100.0","  50.0"," 150.0"," 192.1","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","16.746"," 394.2"," 269.2","  25.0","  88.0"," 113.0"," 156.2"," 488.7"," 363.7"," 100.0","  50.0"," 150.0"," 213.7","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","17.684"," 376.4"," 251.4","  25.0","  88.0"," 113.0"," 138.4"," 463.2"," 338.2"," 100.0","  50.0"," 150.0"," 188.2","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","18.621"," 403.0"," 278.0","  25.0","  88.0"," 113.0"," 165.0"," 488.8"," 363.8"," 100.0","  50.0"," 150.0"," 213.8","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","19.559"," 377.1"," 252.1","  25.0","  88.0"," 113.0"," 139.1"," 463.3"," 338.3"," 100.0","  50.0"," 150.0"," 188.3","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","20.496"," 402.9"," 277.9","  25.0","  88.0"," 113.0"," 164.9"," 488.8"," 363.8"," 100.0","  50.0"," 150.0"," 213.8","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","21.434"," 377.0"," 252.0","  25.0","  88.0"," 113.0"," 139.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","25.184","N/A","N/A","N/A","N/A","N/A","N/A"," 467.4"," 342.4"," 100.0","  50.0"," 150.0"," 192.4","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","26.121"," 394.1"," 269.1","  25.0","  88.0"," 113.0"," 156.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","27.059","N/A","N/A","N/A","N/A","N/A","N/A"," 494.8"," 369.8"," 100.0","  50.0"," 150.0"," 219.8","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","27.996"," 365.3"," 240.3","  25.0","  88.0"," 113.0"," 127.3"," 462.4"," 337.4"," 100.0","  50.0"," 150.0"," 187.4","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","28.934"," 402.2"," 277.2","  25.0","  88.0"," 113.0"," 164.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","29.871","N/A","N/A","N/A","N/A","N/A","N/A"," 494.7"," 369.7"," 100.0","  50.0"," 150.0"," 219.7","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","30.809"," 364.8"," 239.8","  25.0","  88.0"," 113.0"," 126.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","33.621","N/A","N/A","N/A","N/A","N/A","N/A"," 467.1"," 342.1"," 100.0","  50.0"," 150.0"," 192.1","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","34.559"," 393.9"," 268.9","  25.0","  88.0"," 113.0"," 155.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","35.496","N/A","N/A","N/A","N/A","N/A","N/A"," 494.6"," 369.6"," 100.0","  50.0"," 150.0"," 219.6","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","36.434"," 365.1"," 240.1","  25.0","  88.0"," 113.0"," 127.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","38.309","N/A","N/A","N/A","N/A","N/A","N/A"," 467.3"," 342.3"," 100.0","  50.0"," 150.0"," 192.3","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","39.246"," 394.0"," 269.0","  25.0","  88.0"," 113.0"," 156.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","42.996","N/A","N/A","N/A","N/A","N/A","N/A"," 495.3"," 370.3"," 100.0","  50.0"," 150.0"," 220.3","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","43.934"," 364.6"," 239.6","  25.0","  88.0"," 113.0"," 126.6"," 462.4"," 337.4"," 100.0","  50.0"," 150.0"," 187.4","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","44.871"," 402.5"," 277.5","  25.0","  88.0"," 113.0"," 164.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","45.809","N/A","N/A","N/A","N/A","N/A","N/A"," 495.0"," 370.0"," 100.0","  50.0"," 150.0"," 220.0","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","46.746"," 364.8"," 239.8","  25.0","  88.0"," 113.0"," 126.8"," 462.3"," 337.3"," 100.0","  50.0"," 150.0"," 187.3","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","47.684"," 402.4"," 277.4","  25.0","  88.0"," 113.0"," 164.4"," 489.1"," 364.1"," 100.0","  50.0"," 150.0"," 214.1","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","48.621"," 377.0"," 252.0","  25.0","  88.0"," 113.0"," 139.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","51.434","N/A","N/A","N/A","N/A","N/A","N/A"," 467.4"," 342.4"," 100.0","  50.0"," 150.0"," 192.4","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","52.371"," 394.1"," 269.1","  25.0","  88.0"," 113.0"," 156.1"," 488.8"," 363.8"," 100.0","  50.0"," 150.0"," 213.8","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","53.309"," 376.5"," 251.5","  25.0","  88.0"," 113.0"," 138.5"," 463.3"," 338.3"," 100.0","  50.0"," 150.0"," 188.3","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","54.246"," 402.8"," 277.8","  25.0","  88.0"," 113.0"," 164.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","56.121","N/A","N/A","N/A","N/A","N/A","N/A"," 495.3"," 370.3"," 100.0","  50.0"," 150.0"," 220.3","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","57.059"," 364.7"," 239.7","  25.0","  88.0"," 113.0"," 126.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","59.871","N/A","N/A","N/A","N/A","N/A","N/A"," 467.2"," 342.2"," 100.0","  50.0"," 150.0"," 192.2","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","60.809"," 393.9"," 268.9","  25.0","  88.0"," 113.0"," 155.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","62.684","N/A","N/A","N/A","N/A","N/A","N/A"," 495.3"," 370.3"," 100.0","  50.0"," 150.0"," 220.3","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","63.621"," 365.0"," 240.0","  25.0","  88.0"," 113.0"," 127.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","64.559","N/A","N/A","N/A","N/A","N/A","N/A"," 466.7"," 341.7"," 100.0","  50.0"," 150.0"," 191.7","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","65.496"," 394.6"," 269.6","  25.0","  88.0"," 113.0"," 156.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","67.371","N/A","N/A","N/A","N/A","N/A","N/A"," 495.2"," 370.2"," 100.0","  50.0"," 150.0"," 220.2","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","68.309"," 364.8"," 239.8","  25.0","  88.0"," 113.0"," 126.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","69.246","N/A","N/A","N/A","N/A","N/A","N/A"," 466.5"," 341.5"," 100.0","  50.0"," 150.0"," 191.5","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","70.184"," 394.5"," 269.5","  25.0","  88.0"," 113.0"," 156.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","72.996","N/A","N/A","N/A","N/A","N/A","N/A"," 495.2"," 370.2"," 100.0","  50.0"," 150.0"," 220.2","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","73.934"," 364.8"," 239.8","  25.0","  88.0"," 113.0"," 126.8"," 462.4"," 337.4"," 100.0","  50.0"," 150.0"," 187.4","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","74.871"," 402.5"," 277.5","  25.0","  88.0"," 113.0"," 164.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","75.809","N/A","N/A","N/A","N/A","N/A","N/A"," 494.9"," 369.9"," 100.0","  50.0"," 150.0"," 219.9","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","76.746"," 364.9"," 239.9","  25.0","  88.0"," 113.0"," 126.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","77.684","N/A","N/A","N/A","N/A","N/A","N/A"," 466.6"," 341.6"," 100.0","  50.0"," 150.0"," 191.6","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","78.621"," 394.6"," 269.6","  25.0","  88.0"," 113.0"," 156.6"," 488.8"," 363.8"," 100.0","  50.0"," 150.0"," 213.8","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","79.559"," 376.5"," 251.5","  25.0","  88.0"," 113.0"," 138.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","80.496","N/A","N/A","N/A","N/A","N/A","N/A"," 466.5"," 341.5"," 100.0","  50.0"," 150.0"," 191.5","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","81.434"," 394.4"," 269.4","  25.0","  88.0"," 113.0"," 156.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","82.371","N/A","N/A","N/A","N/A","N/A","N/A"," 494.8"," 369.8"," 100.0","  50.0"," 150.0"," 219.8","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","83.309"," 364.9"," 239.9","  25.0","  88.0"," 113.0"," 126.9"," 462.6"," 337.6"," 100.0","  50.0"," 150.0"," 187.6","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","84.246"," 402.4"," 277.4","  25.0","  88.0"," 113.0"," 164.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","85.184","N/A","N/A","N/A","N/A","N/A","N/A"," 494.9"," 369.9"," 100.0","  50.0"," 150.0"," 219.9","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","86.121"," 364.9"," 239.9","  25.0","  88.0"," 113.0"," 126.9"," 462.4"," 337.4"," 100.0","  50.0"," 150.0"," 187.4","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","87.059"," 402.3"," 277.3","  25.0","  88.0"," 113.0"," 164.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","89.871","N/A","N/A","N/A","N/A","N/A","N/A"," 495.4"," 370.4"," 100.0","  50.0"," 150.0"," 220.4","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","90.809"," 364.6"," 239.6","  25.0","  88.0"," 113.0"," 126.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","91.746","N/A","N/A","N/A","N/A","N/A","N/A"," 466.5"," 341.5"," 100.0","  50.0"," 150.0"," 191.5","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","92.684"," 394.5"," 269.5","  25.0","  88.0"," 113.0"," 156.5"," 489.1"," 364.1"," 100.0","  50.0"," 150.0"," 214.1","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","93.621"," 376.5"," 251.5","  25.0","  88.0"," 113.0"," 138.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","94.559","N/A","N/A","N/A","N/A","N/A","N/A"," 466.6"," 341.6"," 100.0","  50.0"," 150.0"," 191.6","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","95.496"," 394.5"," 269.5","  25.0","  88.0"," 113.0"," 156.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","96.434","N/A","N/A","N/A","N/A","N/A","N/A"," 494.9"," 369.9"," 100.0","  50.0"," 150.0"," 219.9","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","97.371"," 365.0"," 240.0","  25.0","  88.0"," 113.0"," 127.0"," 462.4"," 337.4"," 100.0","  50.0"," 150.0"," 187.4","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","98.309"," 402.3"," 277.3","  25.0","  88.0"," 113.0"," 164.3"," 489.0"," 364.0"," 100.0","  50.0"," 150.0"," 214.0","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","99.246"," 377.0"," 252.0","  25.0","  88.0"," 113.0"," 139.0"," 463.1"," 338.1"," 100.0","  50.0"," 150.0"," 188.1","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","100.184"," 402.8"," 277.8","  25.0","  88.0"," 113.0"," 164.8"," 489.1"," 364.1"," 100.0","  50.0"," 150.0"," 214.1","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","101.121"," 377.1"," 252.1","  25.0","  88.0"," 113.0"," 139.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","102.059","N/A","N/A","N/A","N/A","N/A","N/A"," 466.5"," 341.5"," 100.0","  50.0"," 150.0"," 191.5","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","102.996"," 394.6"," 269.6","  25.0","  88.0"," 113.0"," 156.6"," 488.7"," 363.7"," 100.0","  50.0"," 150.0"," 213.7","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","103.934"," 376.6"," 251.6","  25.0","  88.0"," 113.0"," 138.6"," 463.2"," 338.2"," 100.0","  50.0"," 150.0"," 188.2","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","104.871"," 402.8"," 277.8","  25.0","  88.0"," 113.0"," 164.8"," 488.8"," 363.8"," 100.0","  50.0"," 150.0"," 213.8","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","105.809"," 377.2"," 252.2","  25.0","  88.0"," 113.0"," 139.2"," 463.3"," 338.3"," 100.0","  50.0"," 150.0"," 188.3","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","106.746"," 402.8"," 277.8","  25.0","  88.0"," 113.0"," 164.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","111.434","N/A","N/A","N/A","N/A","N/A","N/A"," 495.4"," 370.4"," 100.0","  50.0"," 150.0"," 220.4","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","112.371"," 364.8"," 239.8","  25.0","  88.0"," 113.0"," 126.8"," 462.2"," 337.2"," 100.0","  50.0"," 150.0"," 187.2","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","113.309"," 402.4"," 277.4","  25.0","  88.0"," 113.0"," 164.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","114.246","N/A","N/A","N/A","N/A","N/A","N/A"," 494.8"," 369.8"," 100.0","  50.0"," 150.0"," 219.8","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","115.184"," 364.7"," 239.7","  25.0","  88.0"," 113.0"," 126.7"," 462.4"," 337.4"," 100.0","  50.0"," 150.0"," 187.4","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","116.121"," 402.6"," 277.6","  25.0","  88.0"," 113.0"," 164.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","117.996","N/A","N/A","N/A","N/A","N/A","N/A"," 495.3"," 370.3"," 100.0","  50.0"," 150.0"," 220.3","-0.469"
"/Principal/BANK_502/DDR_DQ20","Pass","Write rank(1,2)","U1.T24","U3.B8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","118.934"," 364.7"," 239.7","  25.0","  88.0"," 113.0"," 126.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 2.387","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 3.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 4.262","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 5.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 6.137","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 7.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.012","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 9.887","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","10.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","11.762","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","12.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","13.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","14.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","15.512","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","16.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","17.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","18.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","19.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","20.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","21.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","22.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","24.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","25.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","26.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","27.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","28.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","29.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","30.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","31.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","32.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","33.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","34.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","35.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","36.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","37.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","39.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","40.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","41.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","42.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","43.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","44.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","45.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","46.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","47.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","48.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","49.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","50.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","51.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","52.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","54.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","55.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","56.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","57.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","58.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","59.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","60.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","61.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","62.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","63.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","64.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","65.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","66.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","67.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","69.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","70.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","71.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","72.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","73.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","74.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","75.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","76.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","77.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","78.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","79.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","80.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","81.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","82.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","84.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","85.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","86.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","87.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","88.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","89.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","90.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","91.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","92.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","93.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","94.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","95.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","96.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","97.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","99.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","100.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","101.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","102.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","103.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","104.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","105.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","106.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","107.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","108.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","109.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","110.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","111.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","112.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","114.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","115.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","116.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","117.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","118.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","119.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","120.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","121.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,1)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","122.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 2.387","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 3.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 4.262","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 5.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 6.137","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 7.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.012","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 9.887","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","10.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","11.762","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","12.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","13.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","14.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","15.512","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","16.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","17.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","18.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","19.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","20.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","21.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","22.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","24.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","25.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","26.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","27.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","28.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","29.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","30.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","31.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","32.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","33.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","34.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","35.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","36.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","37.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","39.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","40.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","41.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","42.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","43.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","44.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","45.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","46.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","47.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","48.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","49.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","50.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","51.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","52.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","54.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","55.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","56.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","57.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","58.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","59.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","60.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","61.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","62.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","63.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","64.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","65.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","66.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","67.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","69.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","70.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","71.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","72.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","73.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","74.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","75.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","76.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","77.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","78.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","79.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","80.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","81.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","82.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","84.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","85.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","86.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","87.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","88.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","89.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","90.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","91.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","92.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","93.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","94.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","95.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","96.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","97.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","99.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","100.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","101.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","102.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","103.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","104.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","105.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","106.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","107.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","108.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","109.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","110.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","111.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","112.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","114.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","115.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","116.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","117.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","118.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","119.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","120.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","121.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ20","Fail","Read rank(1,2)","U1.T24","U1.T24","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","122.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 2.684"," 371.0"," 246.0","  25.0","  88.0"," 113.0"," 133.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 3.622","N/A","N/A","N/A","N/A","N/A","N/A"," 482.4"," 357.4"," 100.0","  50.0"," 150.0"," 207.4","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 4.558"," 386.2"," 261.2","  25.0","  88.0"," 113.0"," 148.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 5.496","N/A","N/A","N/A","N/A","N/A","N/A"," 505.5"," 380.5"," 100.0","  50.0"," 150.0"," 230.5","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 6.434"," 357.3"," 232.3","  25.0","  88.0"," 113.0"," 119.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 8.309","N/A","N/A","N/A","N/A","N/A","N/A"," 483.4"," 358.4"," 100.0","  50.0"," 150.0"," 208.4","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 9.246"," 386.8"," 261.8","  25.0","  88.0"," 113.0"," 148.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","10.184","N/A","N/A","N/A","N/A","N/A","N/A"," 506.0"," 381.0"," 100.0","  50.0"," 150.0"," 231.0","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","11.121"," 357.6"," 232.6","  25.0","  88.0"," 113.0"," 119.6"," 477.8"," 352.8"," 100.0","  50.0"," 150.0"," 202.8","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","12.059"," 395.2"," 270.2","  25.0","  88.0"," 113.0"," 157.2"," 500.0"," 375.0"," 100.0","  50.0"," 150.0"," 225.0","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","12.996"," 371.2"," 246.2","  25.0","  88.0"," 113.0"," 133.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","13.934","N/A","N/A","N/A","N/A","N/A","N/A"," 482.8"," 357.8"," 100.0","  50.0"," 150.0"," 207.8","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","14.871"," 386.8"," 261.8","  25.0","  88.0"," 113.0"," 148.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","16.746","N/A","N/A","N/A","N/A","N/A","N/A"," 505.8"," 380.8"," 100.0","  50.0"," 150.0"," 230.8","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","17.684"," 357.6"," 232.6","  25.0","  88.0"," 113.0"," 119.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","18.621","N/A","N/A","N/A","N/A","N/A","N/A"," 482.4"," 357.4"," 100.0","  50.0"," 150.0"," 207.4","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","19.559"," 386.7"," 261.7","  25.0","  88.0"," 113.0"," 148.7"," 500.3"," 375.3"," 100.0","  50.0"," 150.0"," 225.3","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","20.496"," 370.5"," 245.5","  25.0","  88.0"," 113.0"," 132.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","21.434","N/A","N/A","N/A","N/A","N/A","N/A"," 482.7"," 357.7"," 100.0","  50.0"," 150.0"," 207.7","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","22.371"," 386.8"," 261.8","  25.0","  88.0"," 113.0"," 148.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","24.246","N/A","N/A","N/A","N/A","N/A","N/A"," 505.9"," 380.9"," 100.0","  50.0"," 150.0"," 230.9","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","25.184"," 357.6"," 232.6","  25.0","  88.0"," 113.0"," 119.6"," 477.9"," 352.9"," 100.0","  50.0"," 150.0"," 202.9","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","26.121"," 395.7"," 270.7","  25.0","  88.0"," 113.0"," 157.7"," 499.7"," 374.7"," 100.0","  50.0"," 150.0"," 224.7","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","27.059"," 370.9"," 245.9","  25.0","  88.0"," 113.0"," 132.9"," 477.7"," 352.7"," 100.0","  50.0"," 150.0"," 202.7","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","27.996"," 396.6"," 271.6","  25.0","  88.0"," 113.0"," 158.6"," 499.6"," 374.6"," 100.0","  50.0"," 150.0"," 224.6","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","28.934"," 371.1"," 246.1","  25.0","  88.0"," 113.0"," 133.1"," 477.7"," 352.7"," 100.0","  50.0"," 150.0"," 202.7","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","29.871"," 396.6"," 271.6","  25.0","  88.0"," 113.0"," 158.6"," 499.6"," 374.6"," 100.0","  50.0"," 150.0"," 224.6","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","30.809"," 371.1"," 246.1","  25.0","  88.0"," 113.0"," 133.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","34.559","N/A","N/A","N/A","N/A","N/A","N/A"," 483.2"," 358.2"," 100.0","  50.0"," 150.0"," 208.2","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","35.496"," 386.7"," 261.7","  25.0","  88.0"," 113.0"," 148.7"," 500.0"," 375.0"," 100.0","  50.0"," 150.0"," 225.0","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","36.434"," 370.4"," 245.4","  25.0","  88.0"," 113.0"," 132.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","38.309","N/A","N/A","N/A","N/A","N/A","N/A"," 483.3"," 358.3"," 100.0","  50.0"," 150.0"," 208.3","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","39.246"," 386.6"," 261.6","  25.0","  88.0"," 113.0"," 148.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","42.996","N/A","N/A","N/A","N/A","N/A","N/A"," 506.1"," 381.1"," 100.0","  50.0"," 150.0"," 231.1","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","43.934"," 357.4"," 232.4","  25.0","  88.0"," 113.0"," 119.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","47.684","N/A","N/A","N/A","N/A","N/A","N/A"," 483.2"," 358.2"," 100.0","  50.0"," 150.0"," 208.2","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","48.621"," 386.7"," 261.7","  25.0","  88.0"," 113.0"," 148.7"," 500.1"," 375.1"," 100.0","  50.0"," 150.0"," 225.1","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","49.559"," 370.3"," 245.3","  25.0","  88.0"," 113.0"," 132.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","52.371","N/A","N/A","N/A","N/A","N/A","N/A"," 483.1"," 358.1"," 100.0","  50.0"," 150.0"," 208.1","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","53.309"," 386.5"," 261.5","  25.0","  88.0"," 113.0"," 148.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","55.184","N/A","N/A","N/A","N/A","N/A","N/A"," 506.2"," 381.2"," 100.0","  50.0"," 150.0"," 231.2","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","56.121"," 357.7"," 232.7","  25.0","  88.0"," 113.0"," 119.7"," 477.7"," 352.7"," 100.0","  50.0"," 150.0"," 202.7","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","57.059"," 395.5"," 270.5","  25.0","  88.0"," 113.0"," 157.5"," 500.0"," 375.0"," 100.0","  50.0"," 150.0"," 225.0","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","57.996"," 371.0"," 246.0","  25.0","  88.0"," 113.0"," 133.0"," 477.5"," 352.5"," 100.0","  50.0"," 150.0"," 202.5","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","58.934"," 396.4"," 271.4","  25.0","  88.0"," 113.0"," 158.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","60.809","N/A","N/A","N/A","N/A","N/A","N/A"," 506.1"," 381.1"," 100.0","  50.0"," 150.0"," 231.1","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","61.746"," 357.7"," 232.7","  25.0","  88.0"," 113.0"," 119.7"," 477.7"," 352.7"," 100.0","  50.0"," 150.0"," 202.7","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","62.684"," 395.5"," 270.5","  25.0","  88.0"," 113.0"," 157.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","63.621","N/A","N/A","N/A","N/A","N/A","N/A"," 505.9"," 380.9"," 100.0","  50.0"," 150.0"," 230.9","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","64.559"," 357.1"," 232.1","  25.0","  88.0"," 113.0"," 119.1"," 477.8"," 352.8"," 100.0","  50.0"," 150.0"," 202.8","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","65.496"," 395.7"," 270.7","  25.0","  88.0"," 113.0"," 157.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","67.371","N/A","N/A","N/A","N/A","N/A","N/A"," 506.0"," 381.0"," 100.0","  50.0"," 150.0"," 231.0","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","68.309"," 357.4"," 232.4","  25.0","  88.0"," 113.0"," 119.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","69.246","N/A","N/A","N/A","N/A","N/A","N/A"," 482.4"," 357.4"," 100.0","  50.0"," 150.0"," 207.4","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","70.184"," 386.9"," 261.9","  25.0","  88.0"," 113.0"," 148.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","72.059","N/A","N/A","N/A","N/A","N/A","N/A"," 506.1"," 381.1"," 100.0","  50.0"," 150.0"," 231.1","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","72.996"," 357.6"," 232.6","  25.0","  88.0"," 113.0"," 119.6"," 477.6"," 352.6"," 100.0","  50.0"," 150.0"," 202.6","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","73.934"," 395.6"," 270.6","  25.0","  88.0"," 113.0"," 157.6"," 499.9"," 374.9"," 100.0","  50.0"," 150.0"," 224.9","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","74.871"," 371.0"," 246.0","  25.0","  88.0"," 113.0"," 133.0"," 477.4"," 352.4"," 100.0","  50.0"," 150.0"," 202.4","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","75.809"," 396.5"," 271.5","  25.0","  88.0"," 113.0"," 158.5"," 499.9"," 374.9"," 100.0","  50.0"," 150.0"," 224.9","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","76.746"," 371.1"," 246.1","  25.0","  88.0"," 113.0"," 133.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","78.621","N/A","N/A","N/A","N/A","N/A","N/A"," 482.9"," 357.9"," 100.0","  50.0"," 150.0"," 207.9","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","79.559"," 386.7"," 261.7","  25.0","  88.0"," 113.0"," 148.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","81.434","N/A","N/A","N/A","N/A","N/A","N/A"," 506.2"," 381.2"," 100.0","  50.0"," 150.0"," 231.2","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","82.371"," 357.6"," 232.6","  25.0","  88.0"," 113.0"," 119.6"," 477.7"," 352.7"," 100.0","  50.0"," 150.0"," 202.7","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","83.309"," 395.5"," 270.5","  25.0","  88.0"," 113.0"," 157.5"," 500.0"," 375.0"," 100.0","  50.0"," 150.0"," 225.0","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","84.246"," 370.9"," 245.9","  25.0","  88.0"," 113.0"," 132.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","87.059","N/A","N/A","N/A","N/A","N/A","N/A"," 483.1"," 358.1"," 100.0","  50.0"," 150.0"," 208.1","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","87.996"," 386.8"," 261.8","  25.0","  88.0"," 113.0"," 148.8"," 500.2"," 375.2"," 100.0","  50.0"," 150.0"," 225.2","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","88.934"," 370.2"," 245.2","  25.0","  88.0"," 113.0"," 132.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","91.746","N/A","N/A","N/A","N/A","N/A","N/A"," 483.0"," 358.0"," 100.0","  50.0"," 150.0"," 208.0","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","92.684"," 386.6"," 261.6","  25.0","  88.0"," 113.0"," 148.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","93.621","N/A","N/A","N/A","N/A","N/A","N/A"," 505.8"," 380.8"," 100.0","  50.0"," 150.0"," 230.8","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","94.559"," 357.3"," 232.3","  25.0","  88.0"," 113.0"," 119.3"," 477.9"," 352.9"," 100.0","  50.0"," 150.0"," 202.9","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","95.496"," 395.5"," 270.5","  25.0","  88.0"," 113.0"," 157.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","96.434","N/A","N/A","N/A","N/A","N/A","N/A"," 506.1"," 381.1"," 100.0","  50.0"," 150.0"," 231.1","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","97.371"," 357.2"," 232.2","  25.0","  88.0"," 113.0"," 119.2"," 477.7"," 352.7"," 100.0","  50.0"," 150.0"," 202.7","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","98.309"," 395.5"," 270.5","  25.0","  88.0"," 113.0"," 157.5"," 500.0"," 375.0"," 100.0","  50.0"," 150.0"," 225.0","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","99.246"," 371.0"," 246.0","  25.0","  88.0"," 113.0"," 133.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","100.184","N/A","N/A","N/A","N/A","N/A","N/A"," 482.6"," 357.6"," 100.0","  50.0"," 150.0"," 207.6","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","101.121"," 386.8"," 261.8","  25.0","  88.0"," 113.0"," 148.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","102.059","N/A","N/A","N/A","N/A","N/A","N/A"," 505.8"," 380.8"," 100.0","  50.0"," 150.0"," 230.8","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","102.996"," 357.4"," 232.4","  25.0","  88.0"," 113.0"," 119.4"," 477.7"," 352.7"," 100.0","  50.0"," 150.0"," 202.7","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","103.934"," 395.5"," 270.5","  25.0","  88.0"," 113.0"," 157.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","105.809","N/A","N/A","N/A","N/A","N/A","N/A"," 506.1"," 381.1"," 100.0","  50.0"," 150.0"," 231.1","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","106.746"," 357.6"," 232.6","  25.0","  88.0"," 113.0"," 119.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","107.684","N/A","N/A","N/A","N/A","N/A","N/A"," 482.5"," 357.5"," 100.0","  50.0"," 150.0"," 207.5","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","108.621"," 387.0"," 262.0","  25.0","  88.0"," 113.0"," 149.0"," 500.2"," 375.2"," 100.0","  50.0"," 150.0"," 225.2","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","109.559"," 370.2"," 245.2","  25.0","  88.0"," 113.0"," 132.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","110.496","N/A","N/A","N/A","N/A","N/A","N/A"," 482.5"," 357.5"," 100.0","  50.0"," 150.0"," 207.5","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","111.434"," 386.7"," 261.7","  25.0","  88.0"," 113.0"," 148.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","112.371","N/A","N/A","N/A","N/A","N/A","N/A"," 505.8"," 380.8"," 100.0","  50.0"," 150.0"," 230.8","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","113.309"," 357.3"," 232.3","  25.0","  88.0"," 113.0"," 119.3"," 477.8"," 352.8"," 100.0","  50.0"," 150.0"," 202.8","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","114.246"," 395.6"," 270.6","  25.0","  88.0"," 113.0"," 157.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","116.121","N/A","N/A","N/A","N/A","N/A","N/A"," 506.0"," 381.0"," 100.0","  50.0"," 150.0"," 231.0","-0.469"
"/Principal/BANK_502/DDR_DQ21","Pass","Write rank(1,2)","U1.T25","U3.D7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","117.059"," 357.5"," 232.5","  25.0","  88.0"," 113.0"," 119.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 2.387","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 3.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 4.262","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 5.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 6.137","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 7.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.012","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 9.887","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","10.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","11.762","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","12.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","13.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","14.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","15.512","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","16.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","17.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","18.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","19.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","20.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","21.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","22.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","24.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","25.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","26.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","27.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","28.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","29.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","30.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","31.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","32.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","33.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","34.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","35.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","36.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","37.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","39.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","40.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","41.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","42.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","43.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","44.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","45.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","46.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","47.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","48.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","49.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","50.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","51.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","52.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","54.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","55.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","56.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","57.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","58.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","59.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","60.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","61.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","62.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","63.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","64.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","65.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","66.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","67.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","69.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","70.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","71.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","72.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","73.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","74.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","75.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","76.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","77.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","78.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","79.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","80.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","81.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","82.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","84.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","85.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","86.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","87.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","88.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","89.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","90.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","91.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","92.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","93.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","94.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","95.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","96.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","97.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","99.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","100.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","101.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","102.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","103.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","104.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","105.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","106.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","107.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","108.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","109.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","110.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","111.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","112.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","114.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","115.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","116.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","117.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","118.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","119.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","120.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","121.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,1)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","122.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 2.387","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 3.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 4.262","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 5.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 6.137","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 7.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.012","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 9.887","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","10.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","11.762","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","12.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","13.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","14.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","15.512","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","16.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","17.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","18.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","19.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","20.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","21.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","22.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","24.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","25.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","26.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","27.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","28.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","29.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","30.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","31.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","32.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","33.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","34.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","35.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","36.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","37.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","39.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","40.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","41.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","42.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","43.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","44.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","45.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","46.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","47.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","48.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","49.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","50.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","51.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","52.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","54.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","55.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","56.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","57.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","58.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","59.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","60.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","61.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","62.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","63.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","64.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","65.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","66.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","67.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","69.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","70.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","71.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","72.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","73.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","74.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","75.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","76.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","77.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","78.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","79.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","80.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","81.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","82.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","84.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","85.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","86.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","87.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","88.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","89.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","90.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","91.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","92.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","93.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","94.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","95.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","96.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","97.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","99.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","100.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","101.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","102.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","103.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","104.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","105.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","106.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","107.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","108.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","109.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","110.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","111.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","112.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","114.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","115.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","116.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","117.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","118.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","119.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","120.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","121.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ21","Fail","Read rank(1,2)","U1.T25","U1.T25","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","122.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 3.622","N/A","N/A","N/A","N/A","N/A","N/A"," 408.0"," 283.0"," 100.0","  50.0"," 150.0"," 133.0","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 4.558"," 454.8"," 329.8","  25.0","  88.0"," 113.0"," 216.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 5.496","N/A","N/A","N/A","N/A","N/A","N/A"," 436.5"," 311.5"," 100.0","  50.0"," 150.0"," 161.5","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 6.434"," 424.0"," 299.0","  25.0","  88.0"," 113.0"," 186.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","12.059","N/A","N/A","N/A","N/A","N/A","N/A"," 409.1"," 284.1"," 100.0","  50.0"," 150.0"," 134.1","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","12.996"," 454.8"," 329.8","  25.0","  88.0"," 113.0"," 216.8"," 428.2"," 303.2"," 100.0","  50.0"," 150.0"," 153.2","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","13.934"," 436.4"," 311.4","  25.0","  88.0"," 113.0"," 198.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","14.871","N/A","N/A","N/A","N/A","N/A","N/A"," 408.8"," 283.8"," 100.0","  50.0"," 150.0"," 133.8","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","15.809"," 454.5"," 329.5","  25.0","  88.0"," 113.0"," 216.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","18.621","N/A","N/A","N/A","N/A","N/A","N/A"," 436.4"," 311.4"," 100.0","  50.0"," 150.0"," 161.4","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","19.559"," 424.3"," 299.3","  25.0","  88.0"," 113.0"," 186.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","21.434","N/A","N/A","N/A","N/A","N/A","N/A"," 408.8"," 283.8"," 100.0","  50.0"," 150.0"," 133.8","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","22.371"," 455.0"," 330.0","  25.0","  88.0"," 113.0"," 217.0"," 428.1"," 303.1"," 100.0","  50.0"," 150.0"," 153.1","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","23.309"," 436.5"," 311.5","  25.0","  88.0"," 113.0"," 198.5"," 397.1"," 272.1"," 100.0","  50.0"," 150.0"," 122.1","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","24.246"," 466.0"," 341.0","  25.0","  88.0"," 113.0"," 228.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","26.121","N/A","N/A","N/A","N/A","N/A","N/A"," 436.4"," 311.4"," 100.0","  50.0"," 150.0"," 161.4","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","27.059"," 424.2"," 299.2","  25.0","  88.0"," 113.0"," 186.2"," 397.0"," 272.0"," 100.0","  50.0"," 150.0"," 122.0","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","27.996"," 466.2"," 341.2","  25.0","  88.0"," 113.0"," 228.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","28.934","N/A","N/A","N/A","N/A","N/A","N/A"," 436.9"," 311.9"," 100.0","  50.0"," 150.0"," 161.9","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","29.871"," 424.6"," 299.6","  25.0","  88.0"," 113.0"," 186.6"," 396.8"," 271.8"," 100.0","  50.0"," 150.0"," 121.8","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","30.809"," 466.0"," 341.0","  25.0","  88.0"," 113.0"," 228.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","36.434","N/A","N/A","N/A","N/A","N/A","N/A"," 436.8"," 311.8"," 100.0","  50.0"," 150.0"," 161.8","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","37.371"," 424.1"," 299.1","  25.0","  88.0"," 113.0"," 186.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","38.309","N/A","N/A","N/A","N/A","N/A","N/A"," 408.6"," 283.6"," 100.0","  50.0"," 150.0"," 133.6","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","39.246"," 455.0"," 330.0","  25.0","  88.0"," 113.0"," 217.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","40.184","N/A","N/A","N/A","N/A","N/A","N/A"," 436.9"," 311.9"," 100.0","  50.0"," 150.0"," 161.9","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","41.121"," 424.4"," 299.4","  25.0","  88.0"," 113.0"," 186.4"," 396.8"," 271.8"," 100.0","  50.0"," 150.0"," 121.8","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","42.059"," 465.9"," 340.9","  25.0","  88.0"," 113.0"," 227.9"," 429.0"," 304.0"," 100.0","  50.0"," 150.0"," 154.0","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","42.996"," 435.9"," 310.9","  25.0","  88.0"," 113.0"," 197.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","43.934","N/A","N/A","N/A","N/A","N/A","N/A"," 408.8"," 283.8"," 100.0","  50.0"," 150.0"," 133.8","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","44.871"," 454.9"," 329.9","  25.0","  88.0"," 113.0"," 216.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","45.809","N/A","N/A","N/A","N/A","N/A","N/A"," 436.8"," 311.8"," 100.0","  50.0"," 150.0"," 161.8","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","46.746"," 424.5"," 299.5","  25.0","  88.0"," 113.0"," 186.5"," 396.9"," 271.9"," 100.0","  50.0"," 150.0"," 121.9","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","47.684"," 465.9"," 340.9","  25.0","  88.0"," 113.0"," 227.9"," 429.0"," 304.0"," 100.0","  50.0"," 150.0"," 154.0","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","48.621"," 436.0"," 311.0","  25.0","  88.0"," 113.0"," 198.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","49.559","N/A","N/A","N/A","N/A","N/A","N/A"," 408.8"," 283.8"," 100.0","  50.0"," 150.0"," 133.8","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","50.496"," 454.9"," 329.9","  25.0","  88.0"," 113.0"," 216.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","52.371","N/A","N/A","N/A","N/A","N/A","N/A"," 436.6"," 311.6"," 100.0","  50.0"," 150.0"," 161.6","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","53.309"," 424.2"," 299.2","  25.0","  88.0"," 113.0"," 186.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","54.246","N/A","N/A","N/A","N/A","N/A","N/A"," 408.6"," 283.6"," 100.0","  50.0"," 150.0"," 133.6","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","55.184"," 454.7"," 329.7","  25.0","  88.0"," 113.0"," 216.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","56.121","N/A","N/A","N/A","N/A","N/A","N/A"," 436.6"," 311.6"," 100.0","  50.0"," 150.0"," 161.6","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","57.059"," 424.3"," 299.3","  25.0","  88.0"," 113.0"," 186.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","57.996","N/A","N/A","N/A","N/A","N/A","N/A"," 408.6"," 283.6"," 100.0","  50.0"," 150.0"," 133.6","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","58.934"," 454.7"," 329.7","  25.0","  88.0"," 113.0"," 216.7"," 428.4"," 303.4"," 100.0","  50.0"," 150.0"," 153.4","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","59.871"," 436.7"," 311.7","  25.0","  88.0"," 113.0"," 198.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","64.559","N/A","N/A","N/A","N/A","N/A","N/A"," 409.1"," 284.1"," 100.0","  50.0"," 150.0"," 134.1","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","65.496"," 454.7"," 329.7","  25.0","  88.0"," 113.0"," 216.7"," 428.0"," 303.0"," 100.0","  50.0"," 150.0"," 153.0","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","66.434"," 436.8"," 311.8","  25.0","  88.0"," 113.0"," 198.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","67.371","N/A","N/A","N/A","N/A","N/A","N/A"," 408.9"," 283.9"," 100.0","  50.0"," 150.0"," 133.9","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","68.309"," 454.5"," 329.5","  25.0","  88.0"," 113.0"," 216.5"," 428.3"," 303.3"," 100.0","  50.0"," 150.0"," 153.3","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","69.246"," 436.9"," 311.9","  25.0","  88.0"," 113.0"," 198.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","70.184","N/A","N/A","N/A","N/A","N/A","N/A"," 409.0"," 284.0"," 100.0","  50.0"," 150.0"," 134.0","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","71.121"," 454.6"," 329.6","  25.0","  88.0"," 113.0"," 216.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","72.059","N/A","N/A","N/A","N/A","N/A","N/A"," 436.6"," 311.6"," 100.0","  50.0"," 150.0"," 161.6","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","72.996"," 424.8"," 299.8","  25.0","  88.0"," 113.0"," 186.8"," 397.0"," 272.0"," 100.0","  50.0"," 150.0"," 122.0","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","73.934"," 465.8"," 340.8","  25.0","  88.0"," 113.0"," 227.8"," 428.7"," 303.7"," 100.0","  50.0"," 150.0"," 153.7","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","74.871"," 436.3"," 311.3","  25.0","  88.0"," 113.0"," 198.3"," 396.8"," 271.8"," 100.0","  50.0"," 150.0"," 121.8","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","75.809"," 466.0"," 341.0","  25.0","  88.0"," 113.0"," 228.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","76.746","N/A","N/A","N/A","N/A","N/A","N/A"," 436.6"," 311.6"," 100.0","  50.0"," 150.0"," 161.6","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","77.684"," 424.6"," 299.6","  25.0","  88.0"," 113.0"," 186.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","78.621","N/A","N/A","N/A","N/A","N/A","N/A"," 408.7"," 283.7"," 100.0","  50.0"," 150.0"," 133.7","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","79.559"," 454.7"," 329.7","  25.0","  88.0"," 113.0"," 216.7"," 428.4"," 303.4"," 100.0","  50.0"," 150.0"," 153.4","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","80.496"," 436.6"," 311.6","  25.0","  88.0"," 113.0"," 198.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","81.434","N/A","N/A","N/A","N/A","N/A","N/A"," 409.0"," 284.0"," 100.0","  50.0"," 150.0"," 134.0","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","82.371"," 454.7"," 329.7","  25.0","  88.0"," 113.0"," 216.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","83.309","N/A","N/A","N/A","N/A","N/A","N/A"," 436.7"," 311.7"," 100.0","  50.0"," 150.0"," 161.7","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","84.246"," 424.6"," 299.6","  25.0","  88.0"," 113.0"," 186.6"," 397.0"," 272.0"," 100.0","  50.0"," 150.0"," 122.0","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","85.184"," 465.8"," 340.8","  25.0","  88.0"," 113.0"," 227.8"," 428.9"," 303.9"," 100.0","  50.0"," 150.0"," 153.9","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","86.121"," 436.1"," 311.1","  25.0","  88.0"," 113.0"," 198.1"," 396.8"," 271.8"," 100.0","  50.0"," 150.0"," 121.8","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","87.059"," 465.9"," 340.9","  25.0","  88.0"," 113.0"," 227.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","89.871","N/A","N/A","N/A","N/A","N/A","N/A"," 436.6"," 311.6"," 100.0","  50.0"," 150.0"," 161.6","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","90.809"," 424.2"," 299.2","  25.0","  88.0"," 113.0"," 186.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","92.684","N/A","N/A","N/A","N/A","N/A","N/A"," 408.7"," 283.7"," 100.0","  50.0"," 150.0"," 133.7","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","93.621"," 454.9"," 329.9","  25.0","  88.0"," 113.0"," 216.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","94.559","N/A","N/A","N/A","N/A","N/A","N/A"," 436.7"," 311.7"," 100.0","  50.0"," 150.0"," 161.7","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","95.496"," 424.5"," 299.5","  25.0","  88.0"," 113.0"," 186.5"," 396.9"," 271.9"," 100.0","  50.0"," 150.0"," 121.9","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","96.434"," 465.9"," 340.9","  25.0","  88.0"," 113.0"," 227.9"," 428.9"," 303.9"," 100.0","  50.0"," 150.0"," 153.9","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","97.371"," 436.0"," 311.0","  25.0","  88.0"," 113.0"," 198.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","98.309","N/A","N/A","N/A","N/A","N/A","N/A"," 408.8"," 283.8"," 100.0","  50.0"," 150.0"," 133.8","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","99.246"," 454.8"," 329.8","  25.0","  88.0"," 113.0"," 216.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","100.184","N/A","N/A","N/A","N/A","N/A","N/A"," 436.7"," 311.7"," 100.0","  50.0"," 150.0"," 161.7","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","101.121"," 424.5"," 299.5","  25.0","  88.0"," 113.0"," 186.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","102.059","N/A","N/A","N/A","N/A","N/A","N/A"," 408.8"," 283.8"," 100.0","  50.0"," 150.0"," 133.8","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","102.996"," 454.8"," 329.8","  25.0","  88.0"," 113.0"," 216.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","103.934","N/A","N/A","N/A","N/A","N/A","N/A"," 436.6"," 311.6"," 100.0","  50.0"," 150.0"," 161.6","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","104.871"," 424.7"," 299.7","  25.0","  88.0"," 113.0"," 186.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","105.809","N/A","N/A","N/A","N/A","N/A","N/A"," 408.8"," 283.8"," 100.0","  50.0"," 150.0"," 133.8","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","106.746"," 454.8"," 329.8","  25.0","  88.0"," 113.0"," 216.8"," 428.2"," 303.2"," 100.0","  50.0"," 150.0"," 153.2","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","107.684"," 436.6"," 311.6","  25.0","  88.0"," 113.0"," 198.6"," 397.0"," 272.0"," 100.0","  50.0"," 150.0"," 122.0","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","108.621"," 465.9"," 340.9","  25.0","  88.0"," 113.0"," 227.9"," 428.5"," 303.5"," 100.0","  50.0"," 150.0"," 153.5","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","109.559"," 436.1"," 311.1","  25.0","  88.0"," 113.0"," 198.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","110.496","N/A","N/A","N/A","N/A","N/A","N/A"," 408.8"," 283.8"," 100.0","  50.0"," 150.0"," 133.8","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","111.434"," 454.7"," 329.7","  25.0","  88.0"," 113.0"," 216.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","115.184","N/A","N/A","N/A","N/A","N/A","N/A"," 436.7"," 311.7"," 100.0","  50.0"," 150.0"," 161.7","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","116.121"," 424.4"," 299.4","  25.0","  88.0"," 113.0"," 186.4"," 396.8"," 271.8"," 100.0","  50.0"," 150.0"," 121.8","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","117.059"," 466.1"," 341.1","  25.0","  88.0"," 113.0"," 228.1"," 428.9"," 303.9"," 100.0","  50.0"," 150.0"," 153.9","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","117.996"," 436.0"," 311.0","  25.0","  88.0"," 113.0"," 198.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","118.934","N/A","N/A","N/A","N/A","N/A","N/A"," 408.7"," 283.7"," 100.0","  50.0"," 150.0"," 133.7","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","119.871"," 454.9"," 329.9","  25.0","  88.0"," 113.0"," 216.9"," 428.3"," 303.3"," 100.0","  50.0"," 150.0"," 153.3","-0.469"
"/Principal/BANK_502/DDR_DQ22","Pass","Write rank(1,2)","U1.T23","U3.C8","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","120.809"," 436.6"," 311.6","  25.0","  88.0"," 113.0"," 198.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 2.387","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 3.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 4.262","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 5.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 6.137","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 7.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.012","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 9.887","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","10.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","11.762","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","12.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","13.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","14.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","15.512","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","16.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","17.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","18.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","19.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","20.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","21.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","22.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","24.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","25.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","26.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","27.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","28.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","29.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","30.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","31.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","32.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","33.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","34.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","35.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","36.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","37.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","39.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","40.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","41.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","42.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","43.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","44.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","45.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","46.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","47.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","48.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","49.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","50.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","51.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","52.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","54.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","55.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","56.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","57.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","58.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","59.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","60.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","61.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","62.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","63.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","64.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","65.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","66.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","67.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","69.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","70.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","71.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","72.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","73.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","74.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","75.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","76.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","77.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","78.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","79.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","80.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","81.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","82.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","84.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","85.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","86.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","87.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","88.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","89.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","90.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","91.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","92.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","93.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","94.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","95.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","96.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","97.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","99.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","100.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","101.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","102.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","103.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","104.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","105.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","106.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","107.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","108.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","109.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","110.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","111.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","112.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","114.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","115.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","116.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","117.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","118.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","119.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","120.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","121.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,1)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","122.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 2.387","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 3.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 4.262","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 5.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 6.137","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 7.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.012","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 9.887","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","10.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","11.762","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","12.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","13.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","14.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","15.512","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","16.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","17.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","18.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","19.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","20.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","21.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","22.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","24.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","25.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","26.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","27.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","28.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","29.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","30.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","31.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","32.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","33.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","34.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","35.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","36.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","37.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","39.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","40.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","41.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","42.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","43.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","44.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","45.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","46.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","47.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","48.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","49.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","50.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","51.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","52.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","54.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","55.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","56.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","57.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","58.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","59.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","60.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","61.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","62.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","63.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","64.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","65.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","66.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","67.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","69.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","70.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","71.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","72.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","73.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","74.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","75.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","76.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","77.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","78.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","79.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","80.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","81.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","82.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","84.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","85.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","86.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","87.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","88.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","89.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","90.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","91.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","92.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","93.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","94.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","95.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","96.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","97.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","99.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","100.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","101.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","102.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","103.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","104.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","105.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","106.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","107.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","108.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","109.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","110.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","111.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","112.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","114.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","115.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","116.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","117.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","118.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","119.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","120.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","121.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ22","Fail","Read rank(1,2)","U1.T23","U1.T23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","122.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 2.684"," 432.2"," 307.2","  25.0","  88.0"," 113.0"," 194.2"," 402.8"," 277.8"," 100.0","  50.0"," 150.0"," 127.8","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 3.622"," 460.4"," 335.4","  25.0","  88.0"," 113.0"," 222.4"," 433.6"," 308.6"," 100.0","  50.0"," 150.0"," 158.6","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 4.558"," 431.0"," 306.0","  25.0","  88.0"," 113.0"," 193.0"," 403.4"," 278.4"," 100.0","  50.0"," 150.0"," 128.4","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 5.496"," 460.3"," 335.3","  25.0","  88.0"," 113.0"," 222.3"," 433.9"," 308.9"," 100.0","  50.0"," 150.0"," 158.9","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 6.434"," 430.9"," 305.9","  25.0","  88.0"," 113.0"," 192.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7"," 9.246","N/A","N/A","N/A","N/A","N/A","N/A"," 415.8"," 290.8"," 100.0","  50.0"," 150.0"," 140.8","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","10.184"," 448.2"," 323.2","  25.0","  88.0"," 113.0"," 210.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","11.121","N/A","N/A","N/A","N/A","N/A","N/A"," 442.2"," 317.2"," 100.0","  50.0"," 150.0"," 167.2","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","12.059"," 418.8"," 293.8","  25.0","  88.0"," 113.0"," 180.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","16.746","N/A","N/A","N/A","N/A","N/A","N/A"," 415.9"," 290.9"," 100.0","  50.0"," 150.0"," 140.9","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","17.684"," 448.3"," 323.3","  25.0","  88.0"," 113.0"," 210.3"," 433.6"," 308.6"," 100.0","  50.0"," 150.0"," 158.6","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","18.621"," 432.0"," 307.0","  25.0","  88.0"," 113.0"," 194.0"," 403.0"," 278.0"," 100.0","  50.0"," 150.0"," 128.0","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","19.559"," 459.9"," 334.9","  25.0","  88.0"," 113.0"," 221.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","20.496","N/A","N/A","N/A","N/A","N/A","N/A"," 442.2"," 317.2"," 100.0","  50.0"," 150.0"," 167.2","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","21.434"," 418.9"," 293.9","  25.0","  88.0"," 113.0"," 180.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","23.309","N/A","N/A","N/A","N/A","N/A","N/A"," 415.9"," 290.9"," 100.0","  50.0"," 150.0"," 140.9","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","24.246"," 448.7"," 323.7","  25.0","  88.0"," 113.0"," 210.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","27.059","N/A","N/A","N/A","N/A","N/A","N/A"," 442.5"," 317.5"," 100.0","  50.0"," 150.0"," 167.5","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","27.996"," 419.0"," 294.0","  25.0","  88.0"," 113.0"," 181.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","29.871","N/A","N/A","N/A","N/A","N/A","N/A"," 415.6"," 290.6"," 100.0","  50.0"," 150.0"," 140.6","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","30.809"," 448.6"," 323.6","  25.0","  88.0"," 113.0"," 210.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","33.621","N/A","N/A","N/A","N/A","N/A","N/A"," 442.3"," 317.3"," 100.0","  50.0"," 150.0"," 167.3","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","34.559"," 418.7"," 293.7","  25.0","  88.0"," 113.0"," 180.7"," 403.1"," 278.1"," 100.0","  50.0"," 150.0"," 128.1","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","35.496"," 460.7"," 335.7","  25.0","  88.0"," 113.0"," 222.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","37.371","N/A","N/A","N/A","N/A","N/A","N/A"," 442.5"," 317.5"," 100.0","  50.0"," 150.0"," 167.5","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","38.309"," 418.6"," 293.6","  25.0","  88.0"," 113.0"," 180.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","39.246","N/A","N/A","N/A","N/A","N/A","N/A"," 415.6"," 290.6"," 100.0","  50.0"," 150.0"," 140.6","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","40.184"," 448.6"," 323.6","  25.0","  88.0"," 113.0"," 210.6"," 434.0"," 309.0"," 100.0","  50.0"," 150.0"," 159.0","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","41.121"," 431.3"," 306.3","  25.0","  88.0"," 113.0"," 193.3"," 402.8"," 277.8"," 100.0","  50.0"," 150.0"," 127.8","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","42.059"," 460.2"," 335.2","  25.0","  88.0"," 113.0"," 222.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","44.871","N/A","N/A","N/A","N/A","N/A","N/A"," 442.5"," 317.5"," 100.0","  50.0"," 150.0"," 167.5","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","45.809"," 418.5"," 293.5","  25.0","  88.0"," 113.0"," 180.5"," 403.1"," 278.1"," 100.0","  50.0"," 150.0"," 128.1","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","46.746"," 460.7"," 335.7","  25.0","  88.0"," 113.0"," 222.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","47.684","N/A","N/A","N/A","N/A","N/A","N/A"," 442.8"," 317.8"," 100.0","  50.0"," 150.0"," 167.8","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","48.621"," 418.5"," 293.5","  25.0","  88.0"," 113.0"," 180.5"," 403.0"," 278.0"," 100.0","  50.0"," 150.0"," 128.0","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","49.559"," 460.5"," 335.5","  25.0","  88.0"," 113.0"," 222.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","53.309","N/A","N/A","N/A","N/A","N/A","N/A"," 442.8"," 317.8"," 100.0","  50.0"," 150.0"," 167.8","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","54.246"," 418.5"," 293.5","  25.0","  88.0"," 113.0"," 180.5"," 402.8"," 277.8"," 100.0","  50.0"," 150.0"," 127.8","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","55.184"," 460.6"," 335.6","  25.0","  88.0"," 113.0"," 222.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","57.059","N/A","N/A","N/A","N/A","N/A","N/A"," 442.7"," 317.7"," 100.0","  50.0"," 150.0"," 167.7","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","57.996"," 418.6"," 293.6","  25.0","  88.0"," 113.0"," 180.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","58.934","N/A","N/A","N/A","N/A","N/A","N/A"," 415.7"," 290.7"," 100.0","  50.0"," 150.0"," 140.7","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","59.871"," 448.9"," 323.9","  25.0","  88.0"," 113.0"," 210.9"," 433.8"," 308.8"," 100.0","  50.0"," 150.0"," 158.8","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","60.809"," 431.2"," 306.2","  25.0","  88.0"," 113.0"," 193.2"," 402.8"," 277.8"," 100.0","  50.0"," 150.0"," 127.8","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","61.746"," 460.4"," 335.4","  25.0","  88.0"," 113.0"," 222.4"," 434.1"," 309.1"," 100.0","  50.0"," 150.0"," 159.1","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","62.684"," 430.9"," 305.9","  25.0","  88.0"," 113.0"," 192.9"," 402.8"," 277.8"," 100.0","  50.0"," 150.0"," 127.8","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","63.621"," 460.4"," 335.4","  25.0","  88.0"," 113.0"," 222.4"," 434.1"," 309.1"," 100.0","  50.0"," 150.0"," 159.1","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","64.559"," 430.8"," 305.8","  25.0","  88.0"," 113.0"," 192.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","67.371","N/A","N/A","N/A","N/A","N/A","N/A"," 415.8"," 290.8"," 100.0","  50.0"," 150.0"," 140.8","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","68.309"," 448.6"," 323.6","  25.0","  88.0"," 113.0"," 210.6"," 433.7"," 308.7"," 100.0","  50.0"," 150.0"," 158.7","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","69.246"," 431.6"," 306.6","  25.0","  88.0"," 113.0"," 193.6"," 402.9"," 277.9"," 100.0","  50.0"," 150.0"," 127.9","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","70.184"," 460.1"," 335.1","  25.0","  88.0"," 113.0"," 222.1"," 434.1"," 309.1"," 100.0","  50.0"," 150.0"," 159.1","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","71.121"," 431.1"," 306.1","  25.0","  88.0"," 113.0"," 193.1"," 402.8"," 277.8"," 100.0","  50.0"," 150.0"," 127.8","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","72.059"," 460.2"," 335.2","  25.0","  88.0"," 113.0"," 222.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","72.996","N/A","N/A","N/A","N/A","N/A","N/A"," 442.4"," 317.4"," 100.0","  50.0"," 150.0"," 167.4","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","73.934"," 418.7"," 293.7","  25.0","  88.0"," 113.0"," 180.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","75.809","N/A","N/A","N/A","N/A","N/A","N/A"," 415.7"," 290.7"," 100.0","  50.0"," 150.0"," 140.7","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","76.746"," 448.8"," 323.8","  25.0","  88.0"," 113.0"," 210.8"," 433.7"," 308.7"," 100.0","  50.0"," 150.0"," 158.7","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","77.684"," 431.4"," 306.4","  25.0","  88.0"," 113.0"," 193.4"," 402.9"," 277.9"," 100.0","  50.0"," 150.0"," 127.9","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","78.621"," 460.3"," 335.3","  25.0","  88.0"," 113.0"," 222.3"," 434.0"," 309.0"," 100.0","  50.0"," 150.0"," 159.0","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","79.559"," 431.0"," 306.0","  25.0","  88.0"," 113.0"," 193.0"," 402.9"," 277.9"," 100.0","  50.0"," 150.0"," 127.9","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","80.496"," 460.3"," 335.3","  25.0","  88.0"," 113.0"," 222.3"," 434.2"," 309.2"," 100.0","  50.0"," 150.0"," 159.2","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","81.434"," 430.8"," 305.8","  25.0","  88.0"," 113.0"," 192.8"," 403.0"," 278.0"," 100.0","  50.0"," 150.0"," 128.0","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","82.371"," 460.3"," 335.3","  25.0","  88.0"," 113.0"," 222.3"," 434.2"," 309.2"," 100.0","  50.0"," 150.0"," 159.2","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","83.309"," 430.8"," 305.8","  25.0","  88.0"," 113.0"," 192.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","84.246","N/A","N/A","N/A","N/A","N/A","N/A"," 415.8"," 290.8"," 100.0","  50.0"," 150.0"," 140.8","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","85.184"," 448.6"," 323.6","  25.0","  88.0"," 113.0"," 210.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","86.121","N/A","N/A","N/A","N/A","N/A","N/A"," 442.4"," 317.4"," 100.0","  50.0"," 150.0"," 167.4","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","87.059"," 418.6"," 293.6","  25.0","  88.0"," 113.0"," 180.6"," 403.3"," 278.3"," 100.0","  50.0"," 150.0"," 128.3","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","87.996"," 460.5"," 335.5","  25.0","  88.0"," 113.0"," 222.5"," 434.3"," 309.3"," 100.0","  50.0"," 150.0"," 159.3","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","88.934"," 430.7"," 305.7","  25.0","  88.0"," 113.0"," 192.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","91.746","N/A","N/A","N/A","N/A","N/A","N/A"," 415.8"," 290.8"," 100.0","  50.0"," 150.0"," 140.8","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","92.684"," 448.5"," 323.5","  25.0","  88.0"," 113.0"," 210.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","93.621","N/A","N/A","N/A","N/A","N/A","N/A"," 442.4"," 317.4"," 100.0","  50.0"," 150.0"," 167.4","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","94.559"," 418.7"," 293.7","  25.0","  88.0"," 113.0"," 180.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","95.496","N/A","N/A","N/A","N/A","N/A","N/A"," 415.7"," 290.7"," 100.0","  50.0"," 150.0"," 140.7","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","96.434"," 448.5"," 323.5","  25.0","  88.0"," 113.0"," 210.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","97.371","N/A","N/A","N/A","N/A","N/A","N/A"," 442.4"," 317.4"," 100.0","  50.0"," 150.0"," 167.4","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","98.309"," 418.6"," 293.6","  25.0","  88.0"," 113.0"," 180.6"," 403.2"," 278.2"," 100.0","  50.0"," 150.0"," 128.2","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","99.246"," 460.5"," 335.5","  25.0","  88.0"," 113.0"," 222.5"," 434.3"," 309.3"," 100.0","  50.0"," 150.0"," 159.3","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","100.184"," 430.7"," 305.7","  25.0","  88.0"," 113.0"," 192.7"," 402.8"," 277.8"," 100.0","  50.0"," 150.0"," 127.8","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","101.121"," 460.5"," 335.5","  25.0","  88.0"," 113.0"," 222.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","103.934","N/A","N/A","N/A","N/A","N/A","N/A"," 442.5"," 317.5"," 100.0","  50.0"," 150.0"," 167.5","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","104.871"," 418.8"," 293.8","  25.0","  88.0"," 113.0"," 180.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","107.684","N/A","N/A","N/A","N/A","N/A","N/A"," 415.8"," 290.8"," 100.0","  50.0"," 150.0"," 140.8","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","108.621"," 448.7"," 323.7","  25.0","  88.0"," 113.0"," 210.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","109.559","N/A","N/A","N/A","N/A","N/A","N/A"," 442.4"," 317.4"," 100.0","  50.0"," 150.0"," 167.4","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","110.496"," 418.9"," 293.9","  25.0","  88.0"," 113.0"," 180.9"," 403.1"," 278.1"," 100.0","  50.0"," 150.0"," 128.1","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","111.434"," 460.4"," 335.4","  25.0","  88.0"," 113.0"," 222.4"," 434.2"," 309.2"," 100.0","  50.0"," 150.0"," 159.2","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","112.371"," 431.0"," 306.0","  25.0","  88.0"," 113.0"," 193.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","113.309","N/A","N/A","N/A","N/A","N/A","N/A"," 415.9"," 290.9"," 100.0","  50.0"," 150.0"," 140.9","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","114.246"," 448.7"," 323.7","  25.0","  88.0"," 113.0"," 210.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","115.184","N/A","N/A","N/A","N/A","N/A","N/A"," 442.5"," 317.5"," 100.0","  50.0"," 150.0"," 167.5","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","116.121"," 418.8"," 293.8","  25.0","  88.0"," 113.0"," 180.8"," 403.1"," 278.1"," 100.0","  50.0"," 150.0"," 128.1","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","117.059"," 460.5"," 335.5","  25.0","  88.0"," 113.0"," 222.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","117.996","N/A","N/A","N/A","N/A","N/A","N/A"," 442.5"," 317.5"," 100.0","  50.0"," 150.0"," 167.5","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","118.934"," 418.6"," 293.6","  25.0","  88.0"," 113.0"," 180.6"," 403.1"," 278.1"," 100.0","  50.0"," 150.0"," 128.1","-0.469"
"/Principal/BANK_502/DDR_DQ23","Pass","Write rank(1,2)","U1.R23","U3.A7","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U3.C7&B7","119.871"," 460.7"," 335.7","  25.0","  88.0"," 113.0"," 222.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 2.387","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 3.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 4.262","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 5.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 6.137","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 7.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.012","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 9.887","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","10.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","11.762","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","12.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","13.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","14.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","15.512","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","16.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","17.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","18.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","19.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","20.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","21.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","22.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","24.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","25.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","26.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","27.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","28.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","29.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","30.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","31.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","32.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","33.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","34.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","35.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","36.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","37.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","39.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","40.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","41.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","42.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","43.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","44.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","45.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","46.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","47.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","48.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","49.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","50.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","51.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","52.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","54.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","55.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","56.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","57.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","58.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","59.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","60.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","61.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","62.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","63.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","64.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","65.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","66.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","67.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","69.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","70.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","71.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","72.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","73.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","74.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","75.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","76.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","77.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","78.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","79.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","80.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","81.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","82.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","84.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","85.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","86.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","87.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","88.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","89.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","90.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","91.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","92.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","93.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","94.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","95.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","96.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","97.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","99.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","100.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","101.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","102.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","103.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","104.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","105.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","106.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","107.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","108.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","109.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","110.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","111.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","112.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","114.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","115.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","116.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","117.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","118.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","119.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","120.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","121.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,1)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","122.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 2.387","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 3.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 4.262","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 5.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 6.137","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 7.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.012","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 8.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25"," 9.887","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","10.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","11.762","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","12.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","13.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","14.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","15.512","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","16.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","17.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","18.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","19.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","20.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","21.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","22.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","23.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","24.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","25.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","26.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","27.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","28.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","29.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","30.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","31.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","32.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","33.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","34.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","35.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","36.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","37.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","38.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","39.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","40.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","41.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","42.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","43.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","44.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","45.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","46.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","47.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","48.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","49.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","50.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","51.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","52.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","53.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","54.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","55.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","56.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","57.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","58.637","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","59.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","60.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","61.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","62.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","63.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","64.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","65.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","66.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","67.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","68.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","69.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","70.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","71.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","72.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","73.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","74.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","75.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","76.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","77.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","78.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","79.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","80.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","81.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","82.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","83.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","84.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","85.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","86.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","87.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","88.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","89.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","90.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","91.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","92.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","93.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","94.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","95.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","96.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","97.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","98.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","99.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","100.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","101.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","102.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","103.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","104.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","105.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","106.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","107.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","108.324","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","109.261","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","110.199","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","111.136","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","112.074","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.011","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","113.949","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","114.886","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","115.824","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","116.761","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","117.699","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","118.636","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","119.574","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","120.511","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","121.449","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ23","Fail","Read rank(1,2)","U1.R23","U1.R23","/Principal/BANK_502/DDR_DQS2_P","U1.P25&R25","U1.P25&R25","122.386","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 3.620","N/A","N/A","N/A","N/A","N/A","N/A"," 464.8"," 339.8"," 100.0","  50.0"," 150.0"," 189.8","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 4.557"," 398.9"," 273.9","  25.0","  88.0"," 113.0"," 160.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","10.182","N/A","N/A","N/A","N/A","N/A","N/A"," 442.1"," 317.1"," 100.0","  50.0"," 150.0"," 167.1","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","11.120"," 428.4"," 303.4","  25.0","  88.0"," 113.0"," 190.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","12.995","N/A","N/A","N/A","N/A","N/A","N/A"," 464.9"," 339.9"," 100.0","  50.0"," 150.0"," 189.9","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","13.932"," 399.0"," 274.0","  25.0","  88.0"," 113.0"," 161.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","14.870","N/A","N/A","N/A","N/A","N/A","N/A"," 441.7"," 316.7"," 100.0","  50.0"," 150.0"," 166.7","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","15.807"," 428.1"," 303.1","  25.0","  88.0"," 113.0"," 190.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","18.620","N/A","N/A","N/A","N/A","N/A","N/A"," 465.0"," 340.0"," 100.0","  50.0"," 150.0"," 190.0","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","19.557"," 398.9"," 273.9","  25.0","  88.0"," 113.0"," 160.9"," 431.2"," 306.2"," 100.0","  50.0"," 150.0"," 156.2","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","20.495"," 439.2"," 314.2","  25.0","  88.0"," 113.0"," 201.2"," 456.6"," 331.6"," 100.0","  50.0"," 150.0"," 181.6","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","21.432"," 409.9"," 284.9","  25.0","  88.0"," 113.0"," 171.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","23.307","N/A","N/A","N/A","N/A","N/A","N/A"," 441.6"," 316.6"," 100.0","  50.0"," 150.0"," 166.6","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","24.245"," 428.7"," 303.7","  25.0","  88.0"," 113.0"," 190.7"," 456.8"," 331.8"," 100.0","  50.0"," 150.0"," 181.8","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","25.182"," 410.2"," 285.2","  25.0","  88.0"," 113.0"," 172.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","26.120","N/A","N/A","N/A","N/A","N/A","N/A"," 441.8"," 316.8"," 100.0","  50.0"," 150.0"," 166.8","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","27.057"," 428.0"," 303.0","  25.0","  88.0"," 113.0"," 190.0"," 457.2"," 332.2"," 100.0","  50.0"," 150.0"," 182.2","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","27.995"," 410.5"," 285.5","  25.0","  88.0"," 113.0"," 172.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","28.932","N/A","N/A","N/A","N/A","N/A","N/A"," 442.1"," 317.1"," 100.0","  50.0"," 150.0"," 167.1","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","29.870"," 428.3"," 303.3","  25.0","  88.0"," 113.0"," 190.3"," 456.9"," 331.9"," 100.0","  50.0"," 150.0"," 181.9","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","30.807"," 410.2"," 285.2","  25.0","  88.0"," 113.0"," 172.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","31.745","N/A","N/A","N/A","N/A","N/A","N/A"," 441.8"," 316.8"," 100.0","  50.0"," 150.0"," 166.8","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","32.682"," 428.1"," 303.1","  25.0","  88.0"," 113.0"," 190.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","37.370","N/A","N/A","N/A","N/A","N/A","N/A"," 465.3"," 340.3"," 100.0","  50.0"," 150.0"," 190.3","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","38.307"," 398.6"," 273.6","  25.0","  88.0"," 113.0"," 160.6"," 431.1"," 306.1"," 100.0","  50.0"," 150.0"," 156.1","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","39.245"," 439.2"," 314.2","  25.0","  88.0"," 113.0"," 201.2"," 456.9"," 331.9"," 100.0","  50.0"," 150.0"," 181.9","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","40.182"," 409.7"," 284.7","  25.0","  88.0"," 113.0"," 171.7"," 430.2"," 305.2"," 100.0","  50.0"," 150.0"," 155.2","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","41.120"," 439.6"," 314.6","  25.0","  88.0"," 113.0"," 201.6"," 456.8"," 331.8"," 100.0","  50.0"," 150.0"," 181.8","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","42.057"," 409.7"," 284.7","  25.0","  88.0"," 113.0"," 171.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","42.995","N/A","N/A","N/A","N/A","N/A","N/A"," 441.7"," 316.7"," 100.0","  50.0"," 150.0"," 166.7","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","43.932"," 428.2"," 303.2","  25.0","  88.0"," 113.0"," 190.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","44.870","N/A","N/A","N/A","N/A","N/A","N/A"," 465.3"," 340.3"," 100.0","  50.0"," 150.0"," 190.3","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","45.807"," 398.6"," 273.6","  25.0","  88.0"," 113.0"," 160.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","47.682","N/A","N/A","N/A","N/A","N/A","N/A"," 441.6"," 316.6"," 100.0","  50.0"," 150.0"," 166.6","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","48.620"," 428.7"," 303.7","  25.0","  88.0"," 113.0"," 190.7"," 457.1"," 332.1"," 100.0","  50.0"," 150.0"," 182.1","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","49.557"," 410.0"," 285.0","  25.0","  88.0"," 113.0"," 172.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","51.432","N/A","N/A","N/A","N/A","N/A","N/A"," 441.7"," 316.7"," 100.0","  50.0"," 150.0"," 166.7","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","52.370"," 428.6"," 303.6","  25.0","  88.0"," 113.0"," 190.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","54.245","N/A","N/A","N/A","N/A","N/A","N/A"," 465.1"," 340.1"," 100.0","  50.0"," 150.0"," 190.1","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","55.182"," 398.9"," 273.9","  25.0","  88.0"," 113.0"," 160.9"," 431.2"," 306.2"," 100.0","  50.0"," 150.0"," 156.2","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","56.120"," 439.1"," 314.1","  25.0","  88.0"," 113.0"," 201.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","57.995","N/A","N/A","N/A","N/A","N/A","N/A"," 465.2"," 340.2"," 100.0","  50.0"," 150.0"," 190.2","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","58.932"," 398.7"," 273.7","  25.0","  88.0"," 113.0"," 160.7"," 431.0"," 306.0"," 100.0","  50.0"," 150.0"," 156.0","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","59.870"," 439.2"," 314.2","  25.0","  88.0"," 113.0"," 201.2"," 456.7"," 331.7"," 100.0","  50.0"," 150.0"," 181.7","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","60.807"," 409.9"," 284.9","  25.0","  88.0"," 113.0"," 171.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","61.745","N/A","N/A","N/A","N/A","N/A","N/A"," 441.6"," 316.6"," 100.0","  50.0"," 150.0"," 166.6","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","62.682"," 428.3"," 303.3","  25.0","  88.0"," 113.0"," 190.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","67.370","N/A","N/A","N/A","N/A","N/A","N/A"," 465.2"," 340.2"," 100.0","  50.0"," 150.0"," 190.2","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","68.307"," 398.7"," 273.7","  25.0","  88.0"," 113.0"," 160.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","72.057","N/A","N/A","N/A","N/A","N/A","N/A"," 441.6"," 316.6"," 100.0","  50.0"," 150.0"," 166.6","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","72.995"," 428.6"," 303.6","  25.0","  88.0"," 113.0"," 190.6"," 456.9"," 331.9"," 100.0","  50.0"," 150.0"," 181.9","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","73.932"," 410.3"," 285.3","  25.0","  88.0"," 113.0"," 172.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","74.870","N/A","N/A","N/A","N/A","N/A","N/A"," 441.8"," 316.8"," 100.0","  50.0"," 150.0"," 166.8","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","75.807"," 428.1"," 303.1","  25.0","  88.0"," 113.0"," 190.1"," 457.2"," 332.2"," 100.0","  50.0"," 150.0"," 182.2","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","76.745"," 410.4"," 285.4","  25.0","  88.0"," 113.0"," 172.4"," 430.1"," 305.1"," 100.0","  50.0"," 150.0"," 155.1","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","77.682"," 439.3"," 314.3","  25.0","  88.0"," 113.0"," 201.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","78.620","N/A","N/A","N/A","N/A","N/A","N/A"," 465.2"," 340.2"," 100.0","  50.0"," 150.0"," 190.2","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","79.557"," 398.8"," 273.8","  25.0","  88.0"," 113.0"," 160.8"," 431.2"," 306.2"," 100.0","  50.0"," 150.0"," 156.2","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","80.495"," 439.0"," 314.0","  25.0","  88.0"," 113.0"," 201.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","82.370","N/A","N/A","N/A","N/A","N/A","N/A"," 465.2"," 340.2"," 100.0","  50.0"," 150.0"," 190.2","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","83.307"," 398.7"," 273.7","  25.0","  88.0"," 113.0"," 160.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","84.245","N/A","N/A","N/A","N/A","N/A","N/A"," 441.6"," 316.6"," 100.0","  50.0"," 150.0"," 166.6","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","85.182"," 428.3"," 303.3","  25.0","  88.0"," 113.0"," 190.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","87.995","N/A","N/A","N/A","N/A","N/A","N/A"," 465.3"," 340.3"," 100.0","  50.0"," 150.0"," 190.3","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","88.932"," 398.7"," 273.7","  25.0","  88.0"," 113.0"," 160.7"," 431.1"," 306.1"," 100.0","  50.0"," 150.0"," 156.1","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","89.870"," 439.2"," 314.2","  25.0","  88.0"," 113.0"," 201.2"," 456.9"," 331.9"," 100.0","  50.0"," 150.0"," 181.9","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","90.807"," 409.6"," 284.6","  25.0","  88.0"," 113.0"," 171.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","92.682","N/A","N/A","N/A","N/A","N/A","N/A"," 441.5"," 316.5"," 100.0","  50.0"," 150.0"," 166.5","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","93.620"," 428.7"," 303.7","  25.0","  88.0"," 113.0"," 190.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","95.495","N/A","N/A","N/A","N/A","N/A","N/A"," 465.2"," 340.2"," 100.0","  50.0"," 150.0"," 190.2","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","96.432"," 398.8"," 273.8","  25.0","  88.0"," 113.0"," 160.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","97.370","N/A","N/A","N/A","N/A","N/A","N/A"," 441.6"," 316.6"," 100.0","  50.0"," 150.0"," 166.6","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","98.307"," 428.3"," 303.3","  25.0","  88.0"," 113.0"," 190.3"," 457.5"," 332.5"," 100.0","  50.0"," 150.0"," 182.5","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","99.245"," 410.1"," 285.1","  25.0","  88.0"," 113.0"," 172.1"," 430.0"," 305.0"," 100.0","  50.0"," 150.0"," 155.0","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","100.182"," 439.4"," 314.4","  25.0","  88.0"," 113.0"," 201.4"," 457.0"," 332.0"," 100.0","  50.0"," 150.0"," 182.0","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","101.120"," 410.0"," 285.0","  25.0","  88.0"," 113.0"," 172.0"," 430.0"," 305.0"," 100.0","  50.0"," 150.0"," 155.0","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","102.057"," 439.3"," 314.3","  25.0","  88.0"," 113.0"," 201.3"," 456.8"," 331.8"," 100.0","  50.0"," 150.0"," 181.8","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","102.995"," 410.2"," 285.2","  25.0","  88.0"," 113.0"," 172.2"," 430.0"," 305.0"," 100.0","  50.0"," 150.0"," 155.0","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","103.932"," 439.3"," 314.3","  25.0","  88.0"," 113.0"," 201.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","104.870","N/A","N/A","N/A","N/A","N/A","N/A"," 465.2"," 340.2"," 100.0","  50.0"," 150.0"," 190.2","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","105.807"," 398.7"," 273.7","  25.0","  88.0"," 113.0"," 160.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","108.620","N/A","N/A","N/A","N/A","N/A","N/A"," 441.4"," 316.4"," 100.0","  50.0"," 150.0"," 166.4","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","109.557"," 428.4"," 303.4","  25.0","  88.0"," 113.0"," 190.4"," 457.1"," 332.1"," 100.0","  50.0"," 150.0"," 182.1","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","110.495"," 410.5"," 285.5","  25.0","  88.0"," 113.0"," 172.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","111.432","N/A","N/A","N/A","N/A","N/A","N/A"," 442.0"," 317.0"," 100.0","  50.0"," 150.0"," 167.0","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","112.370"," 428.3"," 303.3","  25.0","  88.0"," 113.0"," 190.3"," 456.9"," 331.9"," 100.0","  50.0"," 150.0"," 181.9","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","113.307"," 410.2"," 285.2","  25.0","  88.0"," 113.0"," 172.2"," 430.3"," 305.3"," 100.0","  50.0"," 150.0"," 155.3","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","114.245"," 439.5"," 314.5","  25.0","  88.0"," 113.0"," 201.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","116.120","N/A","N/A","N/A","N/A","N/A","N/A"," 465.0"," 340.0"," 100.0","  50.0"," 150.0"," 190.0","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","117.057"," 398.9"," 273.9","  25.0","  88.0"," 113.0"," 160.9"," 431.1"," 306.1"," 100.0","  50.0"," 150.0"," 156.1","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","117.995"," 439.2"," 314.2","  25.0","  88.0"," 113.0"," 201.2"," 456.7"," 331.7"," 100.0","  50.0"," 150.0"," 181.7","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","118.932"," 409.9"," 284.9","  25.0","  88.0"," 113.0"," 171.9"," 430.1"," 305.1"," 100.0","  50.0"," 150.0"," 155.1","-0.469"
"/Principal/BANK_502/DDR_DQ24","Pass","Write rank(1,2)","U1.V24","U3.H3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","119.870"," 439.7"," 314.7","  25.0","  88.0"," 113.0"," 201.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 2.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 3.336","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 4.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 5.211","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 6.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 7.086","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 9.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","10.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","11.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","12.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","13.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","14.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","15.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","16.461","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","17.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","18.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","19.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","20.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","21.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","22.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","24.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","25.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","26.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","27.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","28.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","29.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","30.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","31.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","32.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","33.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","34.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","35.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","36.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","37.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","39.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","40.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","41.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","42.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","43.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","44.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","45.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","46.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","47.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","48.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","49.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","50.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","51.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","52.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","54.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","55.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","56.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","57.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","58.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","59.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","60.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","61.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","62.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","63.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","64.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","65.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","66.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","67.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","69.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","70.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","71.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","72.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","73.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","74.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","75.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","76.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","77.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","78.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","79.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","80.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","81.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","82.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","84.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","85.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","86.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","87.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","88.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","89.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","90.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","91.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","92.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","93.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","94.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","95.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","96.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","97.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","99.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","100.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","101.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","102.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","103.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","104.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","105.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","106.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","107.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","108.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","109.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","110.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","111.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","112.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","114.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","115.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","116.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","117.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","118.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","119.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","120.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","121.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,1)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","122.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 2.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 3.336","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 4.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 5.211","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 6.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 7.086","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 9.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","10.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","11.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","12.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","13.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","14.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","15.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","16.461","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","17.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","18.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","19.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","20.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","21.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","22.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","24.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","25.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","26.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","27.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","28.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","29.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","30.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","31.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","32.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","33.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","34.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","35.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","36.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","37.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","39.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","40.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","41.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","42.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","43.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","44.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","45.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","46.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","47.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","48.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","49.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","50.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","51.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","52.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","54.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","55.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","56.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","57.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","58.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","59.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","60.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","61.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","62.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","63.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","64.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","65.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","66.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","67.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","69.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","70.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","71.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","72.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","73.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","74.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","75.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","76.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","77.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","78.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","79.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","80.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","81.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","82.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","84.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","85.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","86.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","87.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","88.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","89.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","90.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","91.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","92.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","93.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","94.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","95.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","96.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","97.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","99.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","100.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","101.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","102.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","103.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","104.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","105.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","106.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","107.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","108.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","109.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","110.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","111.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","112.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","114.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","115.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","116.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","117.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","118.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","119.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","120.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","121.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ24","Fail","Read rank(1,2)","U1.V24","U1.V24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","122.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 2.682","N/A","N/A","N/A","N/A","N/A","N/A"," 463.0"," 338.0"," 100.0","  50.0"," 150.0"," 188.0","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 3.620"," 409.3"," 284.3","  25.0","  88.0"," 113.0"," 171.3"," 477.6"," 352.6"," 100.0","  50.0"," 150.0"," 202.6","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 4.557"," 391.5"," 266.5","  25.0","  88.0"," 113.0"," 153.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 5.495","N/A","N/A","N/A","N/A","N/A","N/A"," 462.7"," 337.7"," 100.0","  50.0"," 150.0"," 187.7","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 6.432"," 408.5"," 283.5","  25.0","  88.0"," 113.0"," 170.5"," 478.0"," 353.0"," 100.0","  50.0"," 150.0"," 203.0","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 7.370"," 392.2"," 267.2","  25.0","  88.0"," 113.0"," 154.2"," 452.8"," 327.8"," 100.0","  50.0"," 150.0"," 177.8","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 8.307"," 420.9"," 295.9","  25.0","  88.0"," 113.0"," 182.9"," 476.9"," 351.9"," 100.0","  50.0"," 150.0"," 201.9","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 9.245"," 393.0"," 268.0","  25.0","  88.0"," 113.0"," 155.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","10.182","N/A","N/A","N/A","N/A","N/A","N/A"," 463.3"," 338.3"," 100.0","  50.0"," 150.0"," 188.3","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","11.120"," 408.9"," 283.9","  25.0","  88.0"," 113.0"," 170.9"," 477.5"," 352.5"," 100.0","  50.0"," 150.0"," 202.5","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","12.057"," 391.8"," 266.8","  25.0","  88.0"," 113.0"," 153.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","16.745","N/A","N/A","N/A","N/A","N/A","N/A"," 462.5"," 337.5"," 100.0","  50.0"," 150.0"," 187.5","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","17.682"," 408.9"," 283.9","  25.0","  88.0"," 113.0"," 170.9"," 477.4"," 352.4"," 100.0","  50.0"," 150.0"," 202.4","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","18.620"," 392.6"," 267.6","  25.0","  88.0"," 113.0"," 154.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","19.557","N/A","N/A","N/A","N/A","N/A","N/A"," 463.3"," 338.3"," 100.0","  50.0"," 150.0"," 188.3","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","20.495"," 408.7"," 283.7","  25.0","  88.0"," 113.0"," 170.7"," 477.3"," 352.3"," 100.0","  50.0"," 150.0"," 202.3","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","21.432"," 392.2"," 267.2","  25.0","  88.0"," 113.0"," 154.2"," 453.3"," 328.3"," 100.0","  50.0"," 150.0"," 178.3","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","22.370"," 421.1"," 296.1","  25.0","  88.0"," 113.0"," 183.1"," 476.2"," 351.2"," 100.0","  50.0"," 150.0"," 201.2","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","23.307"," 393.0"," 268.0","  25.0","  88.0"," 113.0"," 155.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","25.182","N/A","N/A","N/A","N/A","N/A","N/A"," 462.6"," 337.6"," 100.0","  50.0"," 150.0"," 187.6","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","26.120"," 409.4"," 284.4","  25.0","  88.0"," 113.0"," 171.4"," 477.2"," 352.2"," 100.0","  50.0"," 150.0"," 202.2","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","27.057"," 392.3"," 267.3","  25.0","  88.0"," 113.0"," 154.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","28.932","N/A","N/A","N/A","N/A","N/A","N/A"," 462.6"," 337.6"," 100.0","  50.0"," 150.0"," 187.6","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","29.870"," 409.3"," 284.3","  25.0","  88.0"," 113.0"," 171.3"," 477.2"," 352.2"," 100.0","  50.0"," 150.0"," 202.2","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","30.807"," 392.3"," 267.3","  25.0","  88.0"," 113.0"," 154.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","31.745","N/A","N/A","N/A","N/A","N/A","N/A"," 463.0"," 338.0"," 100.0","  50.0"," 150.0"," 188.0","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","32.682"," 408.4"," 283.4","  25.0","  88.0"," 113.0"," 170.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","33.620","N/A","N/A","N/A","N/A","N/A","N/A"," 485.1"," 360.1"," 100.0","  50.0"," 150.0"," 210.1","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","34.557"," 378.9"," 253.9","  25.0","  88.0"," 113.0"," 140.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","35.495","N/A","N/A","N/A","N/A","N/A","N/A"," 462.6"," 337.6"," 100.0","  50.0"," 150.0"," 187.6","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","36.432"," 408.6"," 283.6","  25.0","  88.0"," 113.0"," 170.6"," 477.6"," 352.6"," 100.0","  50.0"," 150.0"," 202.6","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","37.370"," 392.3"," 267.3","  25.0","  88.0"," 113.0"," 154.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","40.182","N/A","N/A","N/A","N/A","N/A","N/A"," 462.9"," 337.9"," 100.0","  50.0"," 150.0"," 187.9","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","41.120"," 409.1"," 284.1","  25.0","  88.0"," 113.0"," 171.1"," 477.3"," 352.3"," 100.0","  50.0"," 150.0"," 202.3","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","42.057"," 392.2"," 267.2","  25.0","  88.0"," 113.0"," 154.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","43.932","N/A","N/A","N/A","N/A","N/A","N/A"," 462.7"," 337.7"," 100.0","  50.0"," 150.0"," 187.7","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","44.870"," 409.2"," 284.2","  25.0","  88.0"," 113.0"," 171.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","46.745","N/A","N/A","N/A","N/A","N/A","N/A"," 484.8"," 359.8"," 100.0","  50.0"," 150.0"," 209.8","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","47.682"," 379.2"," 254.2","  25.0","  88.0"," 113.0"," 141.2"," 454.5"," 329.5"," 100.0","  50.0"," 150.0"," 179.5","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","48.620"," 420.1"," 295.1","  25.0","  88.0"," 113.0"," 182.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","49.557","N/A","N/A","N/A","N/A","N/A","N/A"," 485.7"," 360.7"," 100.0","  50.0"," 150.0"," 210.7","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","50.495"," 378.8"," 253.8","  25.0","  88.0"," 113.0"," 140.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","51.432","N/A","N/A","N/A","N/A","N/A","N/A"," 462.9"," 337.9"," 100.0","  50.0"," 150.0"," 187.9","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","52.370"," 408.8"," 283.8","  25.0","  88.0"," 113.0"," 170.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","54.245","N/A","N/A","N/A","N/A","N/A","N/A"," 484.9"," 359.9"," 100.0","  50.0"," 150.0"," 209.9","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","55.182"," 379.1"," 254.1","  25.0","  88.0"," 113.0"," 141.1"," 454.4"," 329.4"," 100.0","  50.0"," 150.0"," 179.4","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","56.120"," 420.2"," 295.2","  25.0","  88.0"," 113.0"," 182.2"," 476.7"," 351.7"," 100.0","  50.0"," 150.0"," 201.7","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","57.057"," 392.6"," 267.6","  25.0","  88.0"," 113.0"," 154.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","57.995","N/A","N/A","N/A","N/A","N/A","N/A"," 463.0"," 338.0"," 100.0","  50.0"," 150.0"," 188.0","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","58.932"," 408.5"," 283.5","  25.0","  88.0"," 113.0"," 170.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","59.870","N/A","N/A","N/A","N/A","N/A","N/A"," 485.2"," 360.2"," 100.0","  50.0"," 150.0"," 210.2","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","60.807"," 378.8"," 253.8","  25.0","  88.0"," 113.0"," 140.8"," 454.6"," 329.6"," 100.0","  50.0"," 150.0"," 179.6","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","61.745"," 420.0"," 295.0","  25.0","  88.0"," 113.0"," 182.0"," 476.5"," 351.5"," 100.0","  50.0"," 150.0"," 201.5","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","62.682"," 392.8"," 267.8","  25.0","  88.0"," 113.0"," 154.8"," 452.9"," 327.9"," 100.0","  50.0"," 150.0"," 177.9","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","63.620"," 421.4"," 296.4","  25.0","  88.0"," 113.0"," 183.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","64.557","N/A","N/A","N/A","N/A","N/A","N/A"," 485.6"," 360.6"," 100.0","  50.0"," 150.0"," 210.6","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","65.495"," 378.9"," 253.9","  25.0","  88.0"," 113.0"," 140.9"," 454.4"," 329.4"," 100.0","  50.0"," 150.0"," 179.4","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","66.432"," 419.9"," 294.9","  25.0","  88.0"," 113.0"," 181.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","69.245","N/A","N/A","N/A","N/A","N/A","N/A"," 484.9"," 359.9"," 100.0","  50.0"," 150.0"," 209.9","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","70.182"," 379.0"," 254.0","  25.0","  88.0"," 113.0"," 141.0"," 454.3"," 329.3"," 100.0","  50.0"," 150.0"," 179.3","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","71.120"," 420.2"," 295.2","  25.0","  88.0"," 113.0"," 182.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","72.057","N/A","N/A","N/A","N/A","N/A","N/A"," 485.7"," 360.7"," 100.0","  50.0"," 150.0"," 210.7","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","72.995"," 378.8"," 253.8","  25.0","  88.0"," 113.0"," 140.8"," 454.3"," 329.3"," 100.0","  50.0"," 150.0"," 179.3","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","73.932"," 419.9"," 294.9","  25.0","  88.0"," 113.0"," 181.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","74.870","N/A","N/A","N/A","N/A","N/A","N/A"," 485.4"," 360.4"," 100.0","  50.0"," 150.0"," 210.4","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","75.807"," 378.6"," 253.6","  25.0","  88.0"," 113.0"," 140.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","78.620","N/A","N/A","N/A","N/A","N/A","N/A"," 462.4"," 337.4"," 100.0","  50.0"," 150.0"," 187.4","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","79.557"," 409.1"," 284.1","  25.0","  88.0"," 113.0"," 171.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","85.182","N/A","N/A","N/A","N/A","N/A","N/A"," 485.3"," 360.3"," 100.0","  50.0"," 150.0"," 210.3","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","86.120"," 379.1"," 254.1","  25.0","  88.0"," 113.0"," 141.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","87.057","N/A","N/A","N/A","N/A","N/A","N/A"," 462.8"," 337.8"," 100.0","  50.0"," 150.0"," 187.8","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","87.995"," 408.9"," 283.9","  25.0","  88.0"," 113.0"," 170.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","88.932","N/A","N/A","N/A","N/A","N/A","N/A"," 485.6"," 360.6"," 100.0","  50.0"," 150.0"," 210.6","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","89.870"," 378.8"," 253.8","  25.0","  88.0"," 113.0"," 140.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","91.745","N/A","N/A","N/A","N/A","N/A","N/A"," 462.4"," 337.4"," 100.0","  50.0"," 150.0"," 187.4","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","92.682"," 409.2"," 284.2","  25.0","  88.0"," 113.0"," 171.2"," 477.6"," 352.6"," 100.0","  50.0"," 150.0"," 202.6","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","93.620"," 392.3"," 267.3","  25.0","  88.0"," 113.0"," 154.3"," 453.1"," 328.1"," 100.0","  50.0"," 150.0"," 178.1","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","94.557"," 420.9"," 295.9","  25.0","  88.0"," 113.0"," 182.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","95.495","N/A","N/A","N/A","N/A","N/A","N/A"," 485.5"," 360.5"," 100.0","  50.0"," 150.0"," 210.5","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","96.432"," 378.6"," 253.6","  25.0","  88.0"," 113.0"," 140.6"," 454.6"," 329.6"," 100.0","  50.0"," 150.0"," 179.6","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","97.370"," 420.0"," 295.0","  25.0","  88.0"," 113.0"," 182.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","99.245","N/A","N/A","N/A","N/A","N/A","N/A"," 485.0"," 360.0"," 100.0","  50.0"," 150.0"," 210.0","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","100.182"," 379.1"," 254.1","  25.0","  88.0"," 113.0"," 141.1"," 454.3"," 329.3"," 100.0","  50.0"," 150.0"," 179.3","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","101.120"," 420.2"," 295.2","  25.0","  88.0"," 113.0"," 182.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","102.995","N/A","N/A","N/A","N/A","N/A","N/A"," 484.8"," 359.8"," 100.0","  50.0"," 150.0"," 209.8","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","103.932"," 379.2"," 254.2","  25.0","  88.0"," 113.0"," 141.2"," 454.3"," 329.3"," 100.0","  50.0"," 150.0"," 179.3","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","104.870"," 420.2"," 295.2","  25.0","  88.0"," 113.0"," 182.2"," 476.6"," 351.6"," 100.0","  50.0"," 150.0"," 201.6","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","105.807"," 392.7"," 267.7","  25.0","  88.0"," 113.0"," 154.7"," 452.8"," 327.8"," 100.0","  50.0"," 150.0"," 177.8","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","106.745"," 421.4"," 296.4","  25.0","  88.0"," 113.0"," 183.4"," 476.3"," 351.3"," 100.0","  50.0"," 150.0"," 201.3","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","107.682"," 392.8"," 267.8","  25.0","  88.0"," 113.0"," 154.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","108.620","N/A","N/A","N/A","N/A","N/A","N/A"," 463.0"," 338.0"," 100.0","  50.0"," 150.0"," 188.0","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","109.557"," 408.6"," 283.6","  25.0","  88.0"," 113.0"," 170.6"," 477.6"," 352.6"," 100.0","  50.0"," 150.0"," 202.6","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","110.495"," 392.3"," 267.3","  25.0","  88.0"," 113.0"," 154.3"," 453.0"," 328.0"," 100.0","  50.0"," 150.0"," 178.0","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","111.432"," 421.0"," 296.0","  25.0","  88.0"," 113.0"," 183.0"," 476.4"," 351.4"," 100.0","  50.0"," 150.0"," 201.4","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","112.370"," 393.2"," 268.2","  25.0","  88.0"," 113.0"," 155.2"," 452.6"," 327.6"," 100.0","  50.0"," 150.0"," 177.6","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","113.307"," 421.1"," 296.1","  25.0","  88.0"," 113.0"," 183.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","115.182","N/A","N/A","N/A","N/A","N/A","N/A"," 485.0"," 360.0"," 100.0","  50.0"," 150.0"," 210.0","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","116.120"," 379.4"," 254.4","  25.0","  88.0"," 113.0"," 141.4"," 454.1"," 329.1"," 100.0","  50.0"," 150.0"," 179.1","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","117.057"," 420.0"," 295.0","  25.0","  88.0"," 113.0"," 182.0"," 476.8"," 351.8"," 100.0","  50.0"," 150.0"," 201.8","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","117.995"," 393.0"," 268.0","  25.0","  88.0"," 113.0"," 155.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","118.932","N/A","N/A","N/A","N/A","N/A","N/A"," 463.1"," 338.1"," 100.0","  50.0"," 150.0"," 188.1","-0.469"
"/Principal/BANK_502/DDR_DQ25","Pass","Write rank(1,2)","U1.U26","U3.H8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","119.870"," 408.8"," 283.8","  25.0","  88.0"," 113.0"," 170.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 2.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 3.336","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 4.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 5.211","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 6.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 7.086","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 9.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","10.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","11.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","12.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","13.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","14.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","15.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","16.461","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","17.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","18.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","19.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","20.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","21.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","22.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","24.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","25.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","26.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","27.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","28.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","29.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","30.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","31.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","32.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","33.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","34.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","35.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","36.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","37.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","39.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","40.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","41.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","42.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","43.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","44.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","45.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","46.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","47.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","48.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","49.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","50.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","51.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","52.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","54.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","55.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","56.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","57.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","58.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","59.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","60.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","61.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","62.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","63.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","64.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","65.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","66.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","67.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","69.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","70.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","71.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","72.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","73.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","74.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","75.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","76.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","77.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","78.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","79.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","80.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","81.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","82.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","84.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","85.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","86.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","87.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","88.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","89.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","90.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","91.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","92.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","93.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","94.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","95.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","96.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","97.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","99.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","100.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","101.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","102.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","103.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","104.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","105.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","106.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","107.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","108.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","109.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","110.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","111.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","112.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","114.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","115.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","116.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","117.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","118.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","119.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","120.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","121.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,1)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","122.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 2.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 3.336","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 4.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 5.211","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 6.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 7.086","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 9.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","10.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","11.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","12.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","13.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","14.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","15.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","16.461","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","17.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","18.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","19.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","20.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","21.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","22.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","24.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","25.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","26.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","27.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","28.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","29.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","30.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","31.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","32.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","33.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","34.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","35.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","36.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","37.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","39.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","40.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","41.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","42.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","43.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","44.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","45.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","46.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","47.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","48.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","49.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","50.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","51.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","52.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","54.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","55.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","56.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","57.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","58.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","59.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","60.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","61.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","62.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","63.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","64.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","65.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","66.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","67.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","69.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","70.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","71.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","72.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","73.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","74.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","75.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","76.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","77.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","78.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","79.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","80.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","81.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","82.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","84.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","85.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","86.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","87.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","88.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","89.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","90.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","91.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","92.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","93.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","94.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","95.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","96.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","97.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","99.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","100.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","101.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","102.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","103.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","104.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","105.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","106.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","107.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","108.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","109.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","110.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","111.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","112.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","114.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","115.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","116.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","117.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","118.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","119.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","120.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","121.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ25","Fail","Read rank(1,2)","U1.U26","U1.U26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","122.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 2.682"," 445.2"," 320.2","  25.0","  88.0"," 113.0"," 207.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 3.620","N/A","N/A","N/A","N/A","N/A","N/A"," 460.3"," 335.3"," 100.0","  50.0"," 150.0"," 185.3","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 4.557"," 403.1"," 278.1","  25.0","  88.0"," 113.0"," 165.1"," 426.2"," 301.2"," 100.0","  50.0"," 150.0"," 151.2","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 5.495"," 445.9"," 320.9","  25.0","  88.0"," 113.0"," 207.9"," 452.1"," 327.1"," 100.0","  50.0"," 150.0"," 177.1","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 6.432"," 414.9"," 289.9","  25.0","  88.0"," 113.0"," 176.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 8.307","N/A","N/A","N/A","N/A","N/A","N/A"," 437.5"," 312.5"," 100.0","  50.0"," 150.0"," 162.5","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 9.245"," 434.1"," 309.1","  25.0","  88.0"," 113.0"," 196.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","12.995","N/A","N/A","N/A","N/A","N/A","N/A"," 460.3"," 335.3"," 100.0","  50.0"," 150.0"," 185.3","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","13.932"," 403.4"," 278.4","  25.0","  88.0"," 113.0"," 165.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","15.807","N/A","N/A","N/A","N/A","N/A","N/A"," 437.4"," 312.4"," 100.0","  50.0"," 150.0"," 162.4","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","16.745"," 434.1"," 309.1","  25.0","  88.0"," 113.0"," 196.1"," 451.8"," 326.8"," 100.0","  50.0"," 150.0"," 176.8","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","17.682"," 415.8"," 290.8","  25.0","  88.0"," 113.0"," 177.8"," 425.5"," 300.5"," 100.0","  50.0"," 150.0"," 150.5","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","18.620"," 445.7"," 320.7","  25.0","  88.0"," 113.0"," 207.7"," 451.9"," 326.9"," 100.0","  50.0"," 150.0"," 176.9","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","19.557"," 415.4"," 290.4","  25.0","  88.0"," 113.0"," 177.4"," 425.5"," 300.5"," 100.0","  50.0"," 150.0"," 150.5","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","20.495"," 445.6"," 320.6","  25.0","  88.0"," 113.0"," 207.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","21.432","N/A","N/A","N/A","N/A","N/A","N/A"," 460.4"," 335.4"," 100.0","  50.0"," 150.0"," 185.4","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","22.370"," 403.9"," 278.9","  25.0","  88.0"," 113.0"," 165.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","23.307","N/A","N/A","N/A","N/A","N/A","N/A"," 437.7"," 312.7"," 100.0","  50.0"," 150.0"," 162.7","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","24.245"," 433.9"," 308.9","  25.0","  88.0"," 113.0"," 195.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","25.182","N/A","N/A","N/A","N/A","N/A","N/A"," 460.4"," 335.4"," 100.0","  50.0"," 150.0"," 185.4","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","26.120"," 403.9"," 278.9","  25.0","  88.0"," 113.0"," 165.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","29.870","N/A","N/A","N/A","N/A","N/A","N/A"," 437.3"," 312.3"," 100.0","  50.0"," 150.0"," 162.3","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","30.807"," 433.6"," 308.6","  25.0","  88.0"," 113.0"," 195.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","31.745","N/A","N/A","N/A","N/A","N/A","N/A"," 460.0"," 335.0"," 100.0","  50.0"," 150.0"," 185.0","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","32.682"," 403.8"," 278.8","  25.0","  88.0"," 113.0"," 165.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","33.620","N/A","N/A","N/A","N/A","N/A","N/A"," 437.5"," 312.5"," 100.0","  50.0"," 150.0"," 162.5","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","34.557"," 433.6"," 308.6","  25.0","  88.0"," 113.0"," 195.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","35.495","N/A","N/A","N/A","N/A","N/A","N/A"," 460.1"," 335.1"," 100.0","  50.0"," 150.0"," 185.1","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","36.432"," 403.7"," 278.7","  25.0","  88.0"," 113.0"," 165.7"," 426.3"," 301.3"," 100.0","  50.0"," 150.0"," 151.3","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","37.370"," 445.5"," 320.5","  25.0","  88.0"," 113.0"," 207.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","38.307","N/A","N/A","N/A","N/A","N/A","N/A"," 460.5"," 335.5"," 100.0","  50.0"," 150.0"," 185.5","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","39.245"," 403.8"," 278.8","  25.0","  88.0"," 113.0"," 165.8"," 426.1"," 301.1"," 100.0","  50.0"," 150.0"," 151.1","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","40.182"," 445.3"," 320.3","  25.0","  88.0"," 113.0"," 207.3"," 452.3"," 327.3"," 100.0","  50.0"," 150.0"," 177.3","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","41.120"," 415.5"," 290.5","  25.0","  88.0"," 113.0"," 177.5"," 425.2"," 300.2"," 100.0","  50.0"," 150.0"," 150.2","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","42.057"," 445.3"," 320.3","  25.0","  88.0"," 113.0"," 207.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","45.807","N/A","N/A","N/A","N/A","N/A","N/A"," 460.6"," 335.6"," 100.0","  50.0"," 150.0"," 185.6","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","46.745"," 403.7"," 278.7","  25.0","  88.0"," 113.0"," 165.7"," 425.8"," 300.8"," 100.0","  50.0"," 150.0"," 150.8","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","47.682"," 445.4"," 320.4","  25.0","  88.0"," 113.0"," 207.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","50.495","N/A","N/A","N/A","N/A","N/A","N/A"," 460.3"," 335.3"," 100.0","  50.0"," 150.0"," 185.3","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","51.432"," 403.5"," 278.5","  25.0","  88.0"," 113.0"," 165.5"," 426.0"," 301.0"," 100.0","  50.0"," 150.0"," 151.0","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","52.370"," 445.7"," 320.7","  25.0","  88.0"," 113.0"," 207.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","53.307","N/A","N/A","N/A","N/A","N/A","N/A"," 460.6"," 335.6"," 100.0","  50.0"," 150.0"," 185.6","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","54.245"," 403.6"," 278.6","  25.0","  88.0"," 113.0"," 165.6"," 425.9"," 300.9"," 100.0","  50.0"," 150.0"," 150.9","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","55.182"," 445.5"," 320.5","  25.0","  88.0"," 113.0"," 207.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","64.557","N/A","N/A","N/A","N/A","N/A","N/A"," 460.5"," 335.5"," 100.0","  50.0"," 150.0"," 185.5","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","65.495"," 403.7"," 278.7","  25.0","  88.0"," 113.0"," 165.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","69.245","N/A","N/A","N/A","N/A","N/A","N/A"," 437.3"," 312.3"," 100.0","  50.0"," 150.0"," 162.3","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","70.182"," 433.7"," 308.7","  25.0","  88.0"," 113.0"," 195.7"," 452.0"," 327.0"," 100.0","  50.0"," 150.0"," 177.0","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","71.120"," 416.1"," 291.1","  25.0","  88.0"," 113.0"," 178.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","72.995","N/A","N/A","N/A","N/A","N/A","N/A"," 437.3"," 312.3"," 100.0","  50.0"," 150.0"," 162.3","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","73.932"," 433.6"," 308.6","  25.0","  88.0"," 113.0"," 195.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","74.870","N/A","N/A","N/A","N/A","N/A","N/A"," 460.0"," 335.0"," 100.0","  50.0"," 150.0"," 185.0","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","75.807"," 403.8"," 278.8","  25.0","  88.0"," 113.0"," 165.8"," 426.3"," 301.3"," 100.0","  50.0"," 150.0"," 151.3","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","76.745"," 445.6"," 320.6","  25.0","  88.0"," 113.0"," 207.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","77.682","N/A","N/A","N/A","N/A","N/A","N/A"," 460.3"," 335.3"," 100.0","  50.0"," 150.0"," 185.3","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","78.620"," 403.9"," 278.9","  25.0","  88.0"," 113.0"," 165.9"," 426.0"," 301.0"," 100.0","  50.0"," 150.0"," 151.0","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","79.557"," 445.4"," 320.4","  25.0","  88.0"," 113.0"," 207.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","80.495","N/A","N/A","N/A","N/A","N/A","N/A"," 460.3"," 335.3"," 100.0","  50.0"," 150.0"," 185.3","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","81.432"," 403.5"," 278.5","  25.0","  88.0"," 113.0"," 165.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","82.370","N/A","N/A","N/A","N/A","N/A","N/A"," 437.5"," 312.5"," 100.0","  50.0"," 150.0"," 162.5","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","83.307"," 433.6"," 308.6","  25.0","  88.0"," 113.0"," 195.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","85.182","N/A","N/A","N/A","N/A","N/A","N/A"," 460.4"," 335.4"," 100.0","  50.0"," 150.0"," 185.4","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","86.120"," 403.8"," 278.8","  25.0","  88.0"," 113.0"," 165.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","87.995","N/A","N/A","N/A","N/A","N/A","N/A"," 437.3"," 312.3"," 100.0","  50.0"," 150.0"," 162.3","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","88.932"," 433.7"," 308.7","  25.0","  88.0"," 113.0"," 195.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","89.870","N/A","N/A","N/A","N/A","N/A","N/A"," 460.2"," 335.2"," 100.0","  50.0"," 150.0"," 185.2","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","90.807"," 403.7"," 278.7","  25.0","  88.0"," 113.0"," 165.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","92.682","N/A","N/A","N/A","N/A","N/A","N/A"," 437.5"," 312.5"," 100.0","  50.0"," 150.0"," 162.5","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","93.620"," 433.8"," 308.8","  25.0","  88.0"," 113.0"," 195.8"," 452.0"," 327.0"," 100.0","  50.0"," 150.0"," 177.0","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","94.557"," 415.8"," 290.8","  25.0","  88.0"," 113.0"," 177.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","95.495","N/A","N/A","N/A","N/A","N/A","N/A"," 437.7"," 312.7"," 100.0","  50.0"," 150.0"," 162.7","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","96.432"," 433.5"," 308.5","  25.0","  88.0"," 113.0"," 195.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","97.370","N/A","N/A","N/A","N/A","N/A","N/A"," 460.2"," 335.2"," 100.0","  50.0"," 150.0"," 185.2","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","98.307"," 403.7"," 278.7","  25.0","  88.0"," 113.0"," 165.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","99.245","N/A","N/A","N/A","N/A","N/A","N/A"," 437.6"," 312.6"," 100.0","  50.0"," 150.0"," 162.6","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","100.182"," 433.6"," 308.6","  25.0","  88.0"," 113.0"," 195.6"," 452.3"," 327.3"," 100.0","  50.0"," 150.0"," 177.3","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","101.120"," 416.0"," 291.0","  25.0","  88.0"," 113.0"," 178.0"," 425.3"," 300.3"," 100.0","  50.0"," 150.0"," 150.3","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","102.057"," 445.3"," 320.3","  25.0","  88.0"," 113.0"," 207.3"," 452.0"," 327.0"," 100.0","  50.0"," 150.0"," 177.0","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","102.995"," 415.7"," 290.7","  25.0","  88.0"," 113.0"," 177.7"," 425.4"," 300.4"," 100.0","  50.0"," 150.0"," 150.4","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","103.932"," 445.3"," 320.3","  25.0","  88.0"," 113.0"," 207.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","104.870","N/A","N/A","N/A","N/A","N/A","N/A"," 460.1"," 335.1"," 100.0","  50.0"," 150.0"," 185.1","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","105.807"," 403.8"," 278.8","  25.0","  88.0"," 113.0"," 165.8"," 426.3"," 301.3"," 100.0","  50.0"," 150.0"," 151.3","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","106.745"," 445.6"," 320.6","  25.0","  88.0"," 113.0"," 207.6"," 451.9"," 326.9"," 100.0","  50.0"," 150.0"," 176.9","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","107.682"," 415.5"," 290.5","  25.0","  88.0"," 113.0"," 177.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","108.620","N/A","N/A","N/A","N/A","N/A","N/A"," 437.6"," 312.6"," 100.0","  50.0"," 150.0"," 162.6","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","109.557"," 433.7"," 308.7","  25.0","  88.0"," 113.0"," 195.7"," 452.1"," 327.1"," 100.0","  50.0"," 150.0"," 177.1","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","110.495"," 416.1"," 291.1","  25.0","  88.0"," 113.0"," 178.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","112.370","N/A","N/A","N/A","N/A","N/A","N/A"," 437.3"," 312.3"," 100.0","  50.0"," 150.0"," 162.3","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","113.307"," 433.6"," 308.6","  25.0","  88.0"," 113.0"," 195.6"," 452.0"," 327.0"," 100.0","  50.0"," 150.0"," 177.0","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","114.245"," 416.2"," 291.2","  25.0","  88.0"," 113.0"," 178.2"," 425.4"," 300.4"," 100.0","  50.0"," 150.0"," 150.4","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","115.182"," 445.3"," 320.3","  25.0","  88.0"," 113.0"," 207.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","116.120","N/A","N/A","N/A","N/A","N/A","N/A"," 460.0"," 335.0"," 100.0","  50.0"," 150.0"," 185.0","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","117.057"," 403.8"," 278.8","  25.0","  88.0"," 113.0"," 165.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","119.870","N/A","N/A","N/A","N/A","N/A","N/A"," 437.4"," 312.4"," 100.0","  50.0"," 150.0"," 162.4","-0.469"
"/Principal/BANK_502/DDR_DQ26","Pass","Write rank(1,2)","U1.U24","U3.G2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","120.807"," 433.6"," 308.6","  25.0","  88.0"," 113.0"," 195.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 2.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 3.336","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 4.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 5.211","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 6.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 7.086","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 9.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","10.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","11.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","12.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","13.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","14.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","15.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","16.461","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","17.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","18.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","19.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","20.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","21.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","22.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","24.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","25.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","26.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","27.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","28.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","29.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","30.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","31.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","32.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","33.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","34.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","35.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","36.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","37.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","39.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","40.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","41.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","42.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","43.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","44.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","45.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","46.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","47.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","48.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","49.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","50.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","51.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","52.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","54.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","55.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","56.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","57.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","58.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","59.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","60.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","61.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","62.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","63.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","64.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","65.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","66.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","67.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","69.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","70.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","71.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","72.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","73.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","74.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","75.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","76.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","77.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","78.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","79.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","80.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","81.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","82.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","84.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","85.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","86.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","87.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","88.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","89.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","90.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","91.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","92.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","93.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","94.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","95.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","96.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","97.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","99.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","100.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","101.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","102.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","103.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","104.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","105.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","106.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","107.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","108.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","109.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","110.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","111.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","112.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","114.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","115.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","116.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","117.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","118.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","119.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","120.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","121.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,1)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","122.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 2.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 3.336","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 4.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 5.211","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 6.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 7.086","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 9.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","10.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","11.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","12.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","13.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","14.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","15.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","16.461","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","17.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","18.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","19.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","20.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","21.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","22.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","24.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","25.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","26.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","27.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","28.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","29.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","30.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","31.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","32.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","33.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","34.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","35.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","36.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","37.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","39.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","40.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","41.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","42.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","43.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","44.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","45.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","46.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","47.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","48.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","49.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","50.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","51.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","52.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","54.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","55.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","56.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","57.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","58.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","59.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","60.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","61.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","62.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","63.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","64.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","65.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","66.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","67.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","69.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","70.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","71.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","72.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","73.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","74.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","75.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","76.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","77.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","78.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","79.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","80.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","81.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","82.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","84.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","85.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","86.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","87.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","88.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","89.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","90.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","91.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","92.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","93.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","94.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","95.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","96.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","97.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","99.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","100.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","101.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","102.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","103.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","104.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","105.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","106.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","107.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","108.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","109.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","110.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","111.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","112.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","114.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","115.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","116.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","117.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","118.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","119.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","120.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","121.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ26","Fail","Read rank(1,2)","U1.U24","U1.U24","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","122.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 2.682"," 427.1"," 302.1","  25.0","  88.0"," 113.0"," 189.1"," 470.0"," 345.0"," 100.0","  50.0"," 150.0"," 195.0","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 3.620"," 400.7"," 275.7","  25.0","  88.0"," 113.0"," 162.7"," 442.4"," 317.4"," 100.0","  50.0"," 150.0"," 167.4","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 4.557"," 428.1"," 303.1","  25.0","  88.0"," 113.0"," 190.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 6.432","N/A","N/A","N/A","N/A","N/A","N/A"," 477.3"," 352.3"," 100.0","  50.0"," 150.0"," 202.3","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 7.370"," 387.8"," 262.8","  25.0","  88.0"," 113.0"," 149.8"," 443.7"," 318.7"," 100.0","  50.0"," 150.0"," 168.7","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 8.307"," 427.4"," 302.4","  25.0","  88.0"," 113.0"," 189.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 9.245","N/A","N/A","N/A","N/A","N/A","N/A"," 477.3"," 352.3"," 100.0","  50.0"," 150.0"," 202.3","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","10.182"," 386.6"," 261.6","  25.0","  88.0"," 113.0"," 148.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","11.120","N/A","N/A","N/A","N/A","N/A","N/A"," 452.4"," 327.4"," 100.0","  50.0"," 150.0"," 177.4","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","12.057"," 416.9"," 291.9","  25.0","  88.0"," 113.0"," 178.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","12.995","N/A","N/A","N/A","N/A","N/A","N/A"," 477.1"," 352.1"," 100.0","  50.0"," 150.0"," 202.1","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","13.932"," 387.0"," 262.0","  25.0","  88.0"," 113.0"," 149.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","14.870","N/A","N/A","N/A","N/A","N/A","N/A"," 452.5"," 327.5"," 100.0","  50.0"," 150.0"," 177.5","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","15.807"," 416.8"," 291.8","  25.0","  88.0"," 113.0"," 178.8"," 470.0"," 345.0"," 100.0","  50.0"," 150.0"," 195.0","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","16.745"," 400.4"," 275.4","  25.0","  88.0"," 113.0"," 162.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","21.432","N/A","N/A","N/A","N/A","N/A","N/A"," 452.8"," 327.8"," 100.0","  50.0"," 150.0"," 177.8","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","22.370"," 417.2"," 292.2","  25.0","  88.0"," 113.0"," 179.2"," 469.5"," 344.5"," 100.0","  50.0"," 150.0"," 194.5","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","23.307"," 400.5"," 275.5","  25.0","  88.0"," 113.0"," 162.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","24.245","N/A","N/A","N/A","N/A","N/A","N/A"," 452.9"," 327.9"," 100.0","  50.0"," 150.0"," 177.9","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","25.182"," 416.5"," 291.5","  25.0","  88.0"," 113.0"," 178.5"," 469.9"," 344.9"," 100.0","  50.0"," 150.0"," 194.9","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","26.120"," 400.6"," 275.6","  25.0","  88.0"," 113.0"," 162.6"," 443.0"," 318.0"," 100.0","  50.0"," 150.0"," 168.0","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","27.057"," 427.9"," 302.9","  25.0","  88.0"," 113.0"," 189.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","28.932","N/A","N/A","N/A","N/A","N/A","N/A"," 476.9"," 351.9"," 100.0","  50.0"," 150.0"," 201.9","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","29.870"," 388.1"," 263.1","  25.0","  88.0"," 113.0"," 150.1"," 444.0"," 319.0"," 100.0","  50.0"," 150.0"," 169.0","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","30.807"," 427.4"," 302.4","  25.0","  88.0"," 113.0"," 189.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","31.745","N/A","N/A","N/A","N/A","N/A","N/A"," 477.1"," 352.1"," 100.0","  50.0"," 150.0"," 202.1","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","32.682"," 387.0"," 262.0","  25.0","  88.0"," 113.0"," 149.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","35.495","N/A","N/A","N/A","N/A","N/A","N/A"," 452.4"," 327.4"," 100.0","  50.0"," 150.0"," 177.4","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","36.432"," 417.0"," 292.0","  25.0","  88.0"," 113.0"," 179.0"," 469.9"," 344.9"," 100.0","  50.0"," 150.0"," 194.9","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","37.370"," 400.6"," 275.6","  25.0","  88.0"," 113.0"," 162.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","39.245","N/A","N/A","N/A","N/A","N/A","N/A"," 452.6"," 327.6"," 100.0","  50.0"," 150.0"," 177.6","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","40.182"," 417.0"," 292.0","  25.0","  88.0"," 113.0"," 179.0"," 470.0"," 345.0"," 100.0","  50.0"," 150.0"," 195.0","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","41.120"," 400.7"," 275.7","  25.0","  88.0"," 113.0"," 162.7"," 443.2"," 318.2"," 100.0","  50.0"," 150.0"," 168.2","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","42.057"," 427.9"," 302.9","  25.0","  88.0"," 113.0"," 189.9"," 469.2"," 344.2"," 100.0","  50.0"," 150.0"," 194.2","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","42.995"," 401.2"," 276.2","  25.0","  88.0"," 113.0"," 163.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","43.932","N/A","N/A","N/A","N/A","N/A","N/A"," 453.2"," 328.2"," 100.0","  50.0"," 150.0"," 178.2","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","44.870"," 416.7"," 291.7","  25.0","  88.0"," 113.0"," 178.7"," 469.8"," 344.8"," 100.0","  50.0"," 150.0"," 194.8","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","45.807"," 400.1"," 275.1","  25.0","  88.0"," 113.0"," 162.1"," 443.4"," 318.4"," 100.0","  50.0"," 150.0"," 168.4","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","46.745"," 428.1"," 303.1","  25.0","  88.0"," 113.0"," 190.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","50.495","N/A","N/A","N/A","N/A","N/A","N/A"," 476.9"," 351.9"," 100.0","  50.0"," 150.0"," 201.9","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","51.432"," 387.3"," 262.3","  25.0","  88.0"," 113.0"," 149.3"," 444.1"," 319.1"," 100.0","  50.0"," 150.0"," 169.1","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","52.370"," 427.6"," 302.6","  25.0","  88.0"," 113.0"," 189.6"," 469.3"," 344.3"," 100.0","  50.0"," 150.0"," 194.3","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","53.307"," 400.5"," 275.5","  25.0","  88.0"," 113.0"," 162.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","54.245","N/A","N/A","N/A","N/A","N/A","N/A"," 452.8"," 327.8"," 100.0","  50.0"," 150.0"," 177.8","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","55.182"," 416.6"," 291.6","  25.0","  88.0"," 113.0"," 178.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","56.120","N/A","N/A","N/A","N/A","N/A","N/A"," 477.1"," 352.1"," 100.0","  50.0"," 150.0"," 202.1","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","57.057"," 387.2"," 262.2","  25.0","  88.0"," 113.0"," 149.2"," 444.3"," 319.3"," 100.0","  50.0"," 150.0"," 169.3","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","57.995"," 427.4"," 302.4","  25.0","  88.0"," 113.0"," 189.4"," 469.2"," 344.2"," 100.0","  50.0"," 150.0"," 194.2","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","58.932"," 400.5"," 275.5","  25.0","  88.0"," 113.0"," 162.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","59.870","N/A","N/A","N/A","N/A","N/A","N/A"," 452.8"," 327.8"," 100.0","  50.0"," 150.0"," 177.8","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","60.807"," 416.6"," 291.6","  25.0","  88.0"," 113.0"," 178.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","64.557","N/A","N/A","N/A","N/A","N/A","N/A"," 477.0"," 352.0"," 100.0","  50.0"," 150.0"," 202.0","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","65.495"," 387.7"," 262.7","  25.0","  88.0"," 113.0"," 149.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","66.432","N/A","N/A","N/A","N/A","N/A","N/A"," 452.7"," 327.7"," 100.0","  50.0"," 150.0"," 177.7","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","67.370"," 417.1"," 292.1","  25.0","  88.0"," 113.0"," 179.1"," 469.8"," 344.8"," 100.0","  50.0"," 150.0"," 194.8","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","68.307"," 400.2"," 275.2","  25.0","  88.0"," 113.0"," 162.2"," 443.2"," 318.2"," 100.0","  50.0"," 150.0"," 168.2","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","69.245"," 428.3"," 303.3","  25.0","  88.0"," 113.0"," 190.3"," 468.9"," 343.9"," 100.0","  50.0"," 150.0"," 193.9","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","70.182"," 401.0"," 276.0","  25.0","  88.0"," 113.0"," 163.0"," 443.0"," 318.0"," 100.0","  50.0"," 150.0"," 168.0","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","71.120"," 428.4"," 303.4","  25.0","  88.0"," 113.0"," 190.4"," 468.9"," 343.9"," 100.0","  50.0"," 150.0"," 193.9","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","72.057"," 401.0"," 276.0","  25.0","  88.0"," 113.0"," 163.0"," 443.0"," 318.0"," 100.0","  50.0"," 150.0"," 168.0","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","72.995"," 428.5"," 303.5","  25.0","  88.0"," 113.0"," 190.5"," 468.9"," 343.9"," 100.0","  50.0"," 150.0"," 193.9","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","73.932"," 401.0"," 276.0","  25.0","  88.0"," 113.0"," 163.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","75.807","N/A","N/A","N/A","N/A","N/A","N/A"," 452.6"," 327.6"," 100.0","  50.0"," 150.0"," 177.6","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","76.745"," 417.4"," 292.4","  25.0","  88.0"," 113.0"," 179.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","78.620","N/A","N/A","N/A","N/A","N/A","N/A"," 476.6"," 351.6"," 100.0","  50.0"," 150.0"," 201.6","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","79.557"," 387.8"," 262.8","  25.0","  88.0"," 113.0"," 149.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","81.432","N/A","N/A","N/A","N/A","N/A","N/A"," 452.7"," 327.7"," 100.0","  50.0"," 150.0"," 177.7","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","82.370"," 417.3"," 292.3","  25.0","  88.0"," 113.0"," 179.3"," 469.8"," 344.8"," 100.0","  50.0"," 150.0"," 194.8","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","83.307"," 400.3"," 275.3","  25.0","  88.0"," 113.0"," 162.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","84.245","N/A","N/A","N/A","N/A","N/A","N/A"," 453.0"," 328.0"," 100.0","  50.0"," 150.0"," 178.0","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","85.182"," 416.5"," 291.5","  25.0","  88.0"," 113.0"," 178.5"," 470.0"," 345.0"," 100.0","  50.0"," 150.0"," 195.0","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","86.120"," 400.4"," 275.4","  25.0","  88.0"," 113.0"," 162.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","87.057","N/A","N/A","N/A","N/A","N/A","N/A"," 453.2"," 328.2"," 100.0","  50.0"," 150.0"," 178.2","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","87.995"," 416.7"," 291.7","  25.0","  88.0"," 113.0"," 178.7"," 469.8"," 344.8"," 100.0","  50.0"," 150.0"," 194.8","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","88.932"," 400.2"," 275.2","  25.0","  88.0"," 113.0"," 162.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","91.745","N/A","N/A","N/A","N/A","N/A","N/A"," 452.6"," 327.6"," 100.0","  50.0"," 150.0"," 177.6","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","92.682"," 416.8"," 291.8","  25.0","  88.0"," 113.0"," 178.8"," 469.9"," 344.9"," 100.0","  50.0"," 150.0"," 194.9","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","93.620"," 400.7"," 275.7","  25.0","  88.0"," 113.0"," 162.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","96.432","N/A","N/A","N/A","N/A","N/A","N/A"," 452.9"," 327.9"," 100.0","  50.0"," 150.0"," 177.9","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","97.370"," 417.0"," 292.0","  25.0","  88.0"," 113.0"," 179.0"," 469.7"," 344.7"," 100.0","  50.0"," 150.0"," 194.7","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","98.307"," 400.5"," 275.5","  25.0","  88.0"," 113.0"," 162.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","100.182","N/A","N/A","N/A","N/A","N/A","N/A"," 452.8"," 327.8"," 100.0","  50.0"," 150.0"," 177.8","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","101.120"," 417.2"," 292.2","  25.0","  88.0"," 113.0"," 179.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","102.057","N/A","N/A","N/A","N/A","N/A","N/A"," 477.0"," 352.0"," 100.0","  50.0"," 150.0"," 202.0","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","102.995"," 387.7"," 262.7","  25.0","  88.0"," 113.0"," 149.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","103.932","N/A","N/A","N/A","N/A","N/A","N/A"," 453.0"," 328.0"," 100.0","  50.0"," 150.0"," 178.0","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","104.870"," 416.9"," 291.9","  25.0","  88.0"," 113.0"," 178.9"," 469.6"," 344.6"," 100.0","  50.0"," 150.0"," 194.6","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","105.807"," 400.4"," 275.4","  25.0","  88.0"," 113.0"," 162.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","110.495","N/A","N/A","N/A","N/A","N/A","N/A"," 452.7"," 327.7"," 100.0","  50.0"," 150.0"," 177.7","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","111.432"," 416.8"," 291.8","  25.0","  88.0"," 113.0"," 178.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","112.370","N/A","N/A","N/A","N/A","N/A","N/A"," 476.8"," 351.8"," 100.0","  50.0"," 150.0"," 201.8","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","113.307"," 387.5"," 262.5","  25.0","  88.0"," 113.0"," 149.5"," 444.5"," 319.5"," 100.0","  50.0"," 150.0"," 169.5","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","114.245"," 427.3"," 302.3","  25.0","  88.0"," 113.0"," 189.3"," 468.9"," 343.9"," 100.0","  50.0"," 150.0"," 193.9","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","115.182"," 400.9"," 275.9","  25.0","  88.0"," 113.0"," 162.9"," 443.1"," 318.1"," 100.0","  50.0"," 150.0"," 168.1","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","116.120"," 428.3"," 303.3","  25.0","  88.0"," 113.0"," 190.3"," 468.9"," 343.9"," 100.0","  50.0"," 150.0"," 193.9","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","117.057"," 401.2"," 276.2","  25.0","  88.0"," 113.0"," 163.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","117.995","N/A","N/A","N/A","N/A","N/A","N/A"," 452.9"," 327.9"," 100.0","  50.0"," 150.0"," 177.9","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","118.932"," 416.5"," 291.5","  25.0","  88.0"," 113.0"," 178.5"," 469.9"," 344.9"," 100.0","  50.0"," 150.0"," 194.9","-0.469"
"/Principal/BANK_502/DDR_DQ27","Pass","Write rank(1,2)","U1.U25","U3.H7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","119.870"," 400.5"," 275.5","  25.0","  88.0"," 113.0"," 162.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 2.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 3.336","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 4.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 5.211","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 6.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 7.086","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 9.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","10.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","11.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","12.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","13.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","14.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","15.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","16.461","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","17.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","18.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","19.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","20.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","21.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","22.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","24.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","25.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","26.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","27.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","28.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","29.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","30.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","31.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","32.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","33.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","34.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","35.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","36.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","37.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","39.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","40.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","41.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","42.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","43.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","44.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","45.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","46.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","47.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","48.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","49.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","50.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","51.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","52.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","54.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","55.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","56.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","57.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","58.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","59.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","60.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","61.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","62.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","63.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","64.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","65.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","66.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","67.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","69.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","70.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","71.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","72.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","73.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","74.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","75.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","76.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","77.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","78.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","79.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","80.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","81.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","82.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","84.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","85.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","86.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","87.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","88.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","89.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","90.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","91.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","92.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","93.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","94.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","95.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","96.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","97.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","99.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","100.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","101.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","102.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","103.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","104.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","105.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","106.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","107.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","108.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","109.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","110.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","111.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","112.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","114.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","115.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","116.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","117.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","118.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","119.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","120.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","121.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,1)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","122.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 2.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 3.336","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 4.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 5.211","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 6.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 7.086","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 9.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","10.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","11.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","12.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","13.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","14.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","15.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","16.461","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","17.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","18.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","19.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","20.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","21.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","22.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","24.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","25.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","26.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","27.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","28.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","29.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","30.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","31.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","32.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","33.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","34.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","35.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","36.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","37.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","39.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","40.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","41.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","42.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","43.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","44.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","45.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","46.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","47.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","48.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","49.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","50.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","51.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","52.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","54.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","55.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","56.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","57.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","58.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","59.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","60.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","61.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","62.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","63.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","64.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","65.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","66.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","67.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","69.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","70.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","71.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","72.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","73.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","74.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","75.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","76.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","77.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","78.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","79.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","80.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","81.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","82.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","84.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","85.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","86.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","87.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","88.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","89.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","90.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","91.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","92.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","93.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","94.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","95.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","96.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","97.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","99.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","100.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","101.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","102.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","103.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","104.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","105.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","106.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","107.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","108.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","109.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","110.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","111.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","112.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","114.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","115.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","116.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","117.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","118.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","119.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","120.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","121.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ27","Fail","Read rank(1,2)","U1.U25","U1.U25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","122.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 2.682"," 410.5"," 285.5","  25.0","  88.0"," 113.0"," 172.5"," 484.4"," 359.4"," 100.0","  50.0"," 150.0"," 209.4","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 3.620"," 384.1"," 259.1","  25.0","  88.0"," 113.0"," 146.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 4.557","N/A","N/A","N/A","N/A","N/A","N/A"," 468.5"," 343.5"," 100.0","  50.0"," 150.0"," 193.5","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 5.495"," 401.1"," 276.1","  25.0","  88.0"," 113.0"," 163.1"," 484.6"," 359.6"," 100.0","  50.0"," 150.0"," 209.6","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 6.432"," 383.2"," 258.2","  25.0","  88.0"," 113.0"," 145.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 7.370","N/A","N/A","N/A","N/A","N/A","N/A"," 468.0"," 343.0"," 100.0","  50.0"," 150.0"," 193.0","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 8.307"," 400.4"," 275.4","  25.0","  88.0"," 113.0"," 162.4"," 485.0"," 360.0"," 100.0","  50.0"," 150.0"," 210.0","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 9.245"," 383.8"," 258.8","  25.0","  88.0"," 113.0"," 145.8"," 459.0"," 334.0"," 100.0","  50.0"," 150.0"," 184.0","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","10.182"," 411.6"," 286.6","  25.0","  88.0"," 113.0"," 173.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","11.120","N/A","N/A","N/A","N/A","N/A","N/A"," 492.0"," 367.0"," 100.0","  50.0"," 150.0"," 217.0","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","12.057"," 370.8"," 245.8","  25.0","  88.0"," 113.0"," 132.8"," 460.7"," 335.7"," 100.0","  50.0"," 150.0"," 185.7","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","12.995"," 410.9"," 285.9","  25.0","  88.0"," 113.0"," 172.9"," 483.6"," 358.6"," 100.0","  50.0"," 150.0"," 208.6","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","13.932"," 383.9"," 258.9","  25.0","  88.0"," 113.0"," 145.9"," 459.0"," 334.0"," 100.0","  50.0"," 150.0"," 184.0","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","14.870"," 412.2"," 287.2","  25.0","  88.0"," 113.0"," 174.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","15.807","N/A","N/A","N/A","N/A","N/A","N/A"," 492.2"," 367.2"," 100.0","  50.0"," 150.0"," 217.2","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","16.745"," 371.3"," 246.3","  25.0","  88.0"," 113.0"," 133.3"," 460.3"," 335.3"," 100.0","  50.0"," 150.0"," 185.3","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","17.682"," 410.6"," 285.6","  25.0","  88.0"," 113.0"," 172.6"," 483.7"," 358.7"," 100.0","  50.0"," 150.0"," 208.7","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","18.620"," 384.4"," 259.4","  25.0","  88.0"," 113.0"," 146.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","20.495","N/A","N/A","N/A","N/A","N/A","N/A"," 467.4"," 342.4"," 100.0","  50.0"," 150.0"," 192.4","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","21.432"," 401.0"," 276.0","  25.0","  88.0"," 113.0"," 163.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","22.370","N/A","N/A","N/A","N/A","N/A","N/A"," 491.6"," 366.6"," 100.0","  50.0"," 150.0"," 216.6","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","23.307"," 371.0"," 246.0","  25.0","  88.0"," 113.0"," 133.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","26.120","N/A","N/A","N/A","N/A","N/A","N/A"," 467.7"," 342.7"," 100.0","  50.0"," 150.0"," 192.7","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","27.057"," 400.9"," 275.9","  25.0","  88.0"," 113.0"," 162.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","27.995","N/A","N/A","N/A","N/A","N/A","N/A"," 491.5"," 366.5"," 100.0","  50.0"," 150.0"," 216.5","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","28.932"," 371.1"," 246.1","  25.0","  88.0"," 113.0"," 133.1"," 460.6"," 335.6"," 100.0","  50.0"," 150.0"," 185.6","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","29.870"," 410.7"," 285.7","  25.0","  88.0"," 113.0"," 172.7"," 483.4"," 358.4"," 100.0","  50.0"," 150.0"," 208.4","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","30.807"," 384.2"," 259.2","  25.0","  88.0"," 113.0"," 146.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","31.745","N/A","N/A","N/A","N/A","N/A","N/A"," 468.2"," 343.2"," 100.0","  50.0"," 150.0"," 193.2","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","32.682"," 400.5"," 275.5","  25.0","  88.0"," 113.0"," 162.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","35.495","N/A","N/A","N/A","N/A","N/A","N/A"," 491.4"," 366.4"," 100.0","  50.0"," 150.0"," 216.4","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","36.432"," 371.1"," 246.1","  25.0","  88.0"," 113.0"," 133.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","37.370","N/A","N/A","N/A","N/A","N/A","N/A"," 467.9"," 342.9"," 100.0","  50.0"," 150.0"," 192.9","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","38.307"," 400.6"," 275.6","  25.0","  88.0"," 113.0"," 162.6"," 484.9"," 359.9"," 100.0","  50.0"," 150.0"," 209.9","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","39.245"," 383.7"," 258.7","  25.0","  88.0"," 113.0"," 145.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","40.182","N/A","N/A","N/A","N/A","N/A","N/A"," 468.5"," 343.5"," 100.0","  50.0"," 150.0"," 193.5","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","41.120"," 400.7"," 275.7","  25.0","  88.0"," 113.0"," 162.7"," 484.6"," 359.6"," 100.0","  50.0"," 150.0"," 209.6","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","42.057"," 383.6"," 258.6","  25.0","  88.0"," 113.0"," 145.6"," 459.5"," 334.5"," 100.0","  50.0"," 150.0"," 184.5","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","42.995"," 411.8"," 286.8","  25.0","  88.0"," 113.0"," 173.8"," 483.3"," 358.3"," 100.0","  50.0"," 150.0"," 208.3","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","43.932"," 384.0"," 259.0","  25.0","  88.0"," 113.0"," 146.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","45.807","N/A","N/A","N/A","N/A","N/A","N/A"," 467.8"," 342.8"," 100.0","  50.0"," 150.0"," 192.8","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","46.745"," 401.1"," 276.1","  25.0","  88.0"," 113.0"," 163.1"," 484.3"," 359.3"," 100.0","  50.0"," 150.0"," 209.3","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","47.682"," 383.6"," 258.6","  25.0","  88.0"," 113.0"," 145.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","48.620","N/A","N/A","N/A","N/A","N/A","N/A"," 468.3"," 343.3"," 100.0","  50.0"," 150.0"," 193.3","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","49.557"," 400.3"," 275.3","  25.0","  88.0"," 113.0"," 162.3"," 484.8"," 359.8"," 100.0","  50.0"," 150.0"," 209.8","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","50.495"," 383.9"," 258.9","  25.0","  88.0"," 113.0"," 145.9"," 459.3"," 334.3"," 100.0","  50.0"," 150.0"," 184.3","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","51.432"," 411.6"," 286.6","  25.0","  88.0"," 113.0"," 173.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","54.245","N/A","N/A","N/A","N/A","N/A","N/A"," 491.5"," 366.5"," 100.0","  50.0"," 150.0"," 216.5","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","55.182"," 371.0"," 246.0","  25.0","  88.0"," 113.0"," 133.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","57.057","N/A","N/A","N/A","N/A","N/A","N/A"," 467.8"," 342.8"," 100.0","  50.0"," 150.0"," 192.8","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","57.995"," 401.3"," 276.3","  25.0","  88.0"," 113.0"," 163.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","58.932","N/A","N/A","N/A","N/A","N/A","N/A"," 491.8"," 366.8"," 100.0","  50.0"," 150.0"," 216.8","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","59.870"," 371.3"," 246.3","  25.0","  88.0"," 113.0"," 133.3"," 460.4"," 335.4"," 100.0","  50.0"," 150.0"," 185.4","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","60.807"," 410.5"," 285.5","  25.0","  88.0"," 113.0"," 172.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","61.745","N/A","N/A","N/A","N/A","N/A","N/A"," 491.9"," 366.9"," 100.0","  50.0"," 150.0"," 216.9","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","62.682"," 371.0"," 246.0","  25.0","  88.0"," 113.0"," 133.0"," 460.6"," 335.6"," 100.0","  50.0"," 150.0"," 185.6","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","63.620"," 410.8"," 285.8","  25.0","  88.0"," 113.0"," 172.8"," 483.4"," 358.4"," 100.0","  50.0"," 150.0"," 208.4","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","64.557"," 384.2"," 259.2","  25.0","  88.0"," 113.0"," 146.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","65.495","N/A","N/A","N/A","N/A","N/A","N/A"," 468.3"," 343.3"," 100.0","  50.0"," 150.0"," 193.3","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","66.432"," 400.5"," 275.5","  25.0","  88.0"," 113.0"," 162.5"," 484.6"," 359.6"," 100.0","  50.0"," 150.0"," 209.6","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","67.370"," 384.0"," 259.0","  25.0","  88.0"," 113.0"," 146.0"," 459.2"," 334.2"," 100.0","  50.0"," 150.0"," 184.2","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","68.307"," 411.7"," 286.7","  25.0","  88.0"," 113.0"," 173.7"," 483.3"," 358.3"," 100.0","  50.0"," 150.0"," 208.3","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","69.245"," 384.4"," 259.4","  25.0","  88.0"," 113.0"," 146.4"," 458.7"," 333.7"," 100.0","  50.0"," 150.0"," 183.7","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","70.182"," 411.8"," 286.8","  25.0","  88.0"," 113.0"," 173.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","71.120","N/A","N/A","N/A","N/A","N/A","N/A"," 491.9"," 366.9"," 100.0","  50.0"," 150.0"," 216.9","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","72.057"," 371.1"," 246.1","  25.0","  88.0"," 113.0"," 133.1"," 460.6"," 335.6"," 100.0","  50.0"," 150.0"," 185.6","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","72.995"," 410.8"," 285.8","  25.0","  88.0"," 113.0"," 172.8"," 483.4"," 358.4"," 100.0","  50.0"," 150.0"," 208.4","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","73.932"," 384.2"," 259.2","  25.0","  88.0"," 113.0"," 146.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","75.807","N/A","N/A","N/A","N/A","N/A","N/A"," 467.7"," 342.7"," 100.0","  50.0"," 150.0"," 192.7","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","76.745"," 401.2"," 276.2","  25.0","  88.0"," 113.0"," 163.2"," 484.2"," 359.2"," 100.0","  50.0"," 150.0"," 209.2","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","77.682"," 383.8"," 258.8","  25.0","  88.0"," 113.0"," 145.8"," 459.4"," 334.4"," 100.0","  50.0"," 150.0"," 184.4","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","78.620"," 411.8"," 286.8","  25.0","  88.0"," 113.0"," 173.8"," 483.1"," 358.1"," 100.0","  50.0"," 150.0"," 208.1","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","79.557"," 384.2"," 259.2","  25.0","  88.0"," 113.0"," 146.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","80.495","N/A","N/A","N/A","N/A","N/A","N/A"," 468.5"," 343.5"," 100.0","  50.0"," 150.0"," 193.5","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","81.432"," 400.4"," 275.4","  25.0","  88.0"," 113.0"," 162.4"," 484.8"," 359.8"," 100.0","  50.0"," 150.0"," 209.8","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","82.370"," 383.9"," 258.9","  25.0","  88.0"," 113.0"," 145.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","83.307","N/A","N/A","N/A","N/A","N/A","N/A"," 468.6"," 343.6"," 100.0","  50.0"," 150.0"," 193.6","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","84.245"," 400.6"," 275.6","  25.0","  88.0"," 113.0"," 162.6"," 484.5"," 359.5"," 100.0","  50.0"," 150.0"," 209.5","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","85.182"," 383.7"," 258.7","  25.0","  88.0"," 113.0"," 145.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","87.995","N/A","N/A","N/A","N/A","N/A","N/A"," 468.0"," 343.0"," 100.0","  50.0"," 150.0"," 193.0","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","88.932"," 400.8"," 275.8","  25.0","  88.0"," 113.0"," 162.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","89.870","N/A","N/A","N/A","N/A","N/A","N/A"," 491.7"," 366.7"," 100.0","  50.0"," 150.0"," 216.7","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","90.807"," 371.1"," 246.1","  25.0","  88.0"," 113.0"," 133.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","93.620","N/A","N/A","N/A","N/A","N/A","N/A"," 467.9"," 342.9"," 100.0","  50.0"," 150.0"," 192.9","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","94.557"," 400.8"," 275.8","  25.0","  88.0"," 113.0"," 162.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","100.182","N/A","N/A","N/A","N/A","N/A","N/A"," 491.8"," 366.8"," 100.0","  50.0"," 150.0"," 216.8","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","101.120"," 371.1"," 246.1","  25.0","  88.0"," 113.0"," 133.1"," 460.0"," 335.0"," 100.0","  50.0"," 150.0"," 185.0","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","102.057"," 410.7"," 285.7","  25.0","  88.0"," 113.0"," 172.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","102.995","N/A","N/A","N/A","N/A","N/A","N/A"," 491.9"," 366.9"," 100.0","  50.0"," 150.0"," 216.9","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","103.932"," 371.0"," 246.0","  25.0","  88.0"," 113.0"," 133.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","104.870","N/A","N/A","N/A","N/A","N/A","N/A"," 467.8"," 342.8"," 100.0","  50.0"," 150.0"," 192.8","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","105.807"," 400.6"," 275.6","  25.0","  88.0"," 113.0"," 162.6"," 484.6"," 359.6"," 100.0","  50.0"," 150.0"," 209.6","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","106.745"," 383.9"," 258.9","  25.0","  88.0"," 113.0"," 145.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","107.682","N/A","N/A","N/A","N/A","N/A","N/A"," 468.5"," 343.5"," 100.0","  50.0"," 150.0"," 193.5","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","108.620"," 400.7"," 275.7","  25.0","  88.0"," 113.0"," 162.7"," 484.4"," 359.4"," 100.0","  50.0"," 150.0"," 209.4","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","109.557"," 383.8"," 258.8","  25.0","  88.0"," 113.0"," 145.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","111.432","N/A","N/A","N/A","N/A","N/A","N/A"," 467.8"," 342.8"," 100.0","  50.0"," 150.0"," 192.8","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","112.370"," 401.2"," 276.2","  25.0","  88.0"," 113.0"," 163.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","113.307","N/A","N/A","N/A","N/A","N/A","N/A"," 491.8"," 366.8"," 100.0","  50.0"," 150.0"," 216.8","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","114.245"," 371.4"," 246.4","  25.0","  88.0"," 113.0"," 133.4"," 460.4"," 335.4"," 100.0","  50.0"," 150.0"," 185.4","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","115.182"," 410.4"," 285.4","  25.0","  88.0"," 113.0"," 172.4"," 483.6"," 358.6"," 100.0","  50.0"," 150.0"," 208.6","-0.469"
"/Principal/BANK_502/DDR_DQ28","Pass","Write rank(1,2)","U1.W26","U3.F8","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","116.120"," 384.5"," 259.5","  25.0","  88.0"," 113.0"," 146.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 2.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 3.336","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 4.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 5.211","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 6.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 7.086","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 9.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","10.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","11.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","12.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","13.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","14.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","15.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","16.461","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","17.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","18.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","19.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","20.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","21.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","22.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","24.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","25.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","26.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","27.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","28.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","29.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","30.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","31.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","32.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","33.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","34.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","35.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","36.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","37.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","39.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","40.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","41.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","42.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","43.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","44.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","45.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","46.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","47.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","48.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","49.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","50.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","51.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","52.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","54.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","55.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","56.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","57.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","58.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","59.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","60.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","61.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","62.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","63.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","64.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","65.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","66.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","67.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","69.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","70.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","71.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","72.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","73.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","74.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","75.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","76.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","77.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","78.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","79.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","80.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","81.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","82.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","84.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","85.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","86.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","87.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","88.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","89.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","90.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","91.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","92.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","93.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","94.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","95.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","96.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","97.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","99.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","100.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","101.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","102.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","103.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","104.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","105.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","106.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","107.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","108.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","109.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","110.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","111.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","112.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","114.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","115.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","116.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","117.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","118.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","119.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","120.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","121.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,1)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","122.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 2.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 3.336","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 4.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 5.211","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 6.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 7.086","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 9.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","10.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","11.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","12.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","13.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","14.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","15.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","16.461","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","17.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","18.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","19.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","20.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","21.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","22.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","24.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","25.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","26.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","27.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","28.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","29.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","30.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","31.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","32.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","33.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","34.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","35.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","36.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","37.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","39.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","40.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","41.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","42.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","43.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","44.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","45.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","46.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","47.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","48.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","49.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","50.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","51.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","52.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","54.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","55.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","56.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","57.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","58.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","59.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","60.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","61.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","62.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","63.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","64.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","65.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","66.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","67.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","69.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","70.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","71.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","72.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","73.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","74.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","75.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","76.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","77.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","78.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","79.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","80.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","81.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","82.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","84.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","85.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","86.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","87.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","88.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","89.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","90.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","91.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","92.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","93.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","94.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","95.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","96.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","97.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","99.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","100.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","101.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","102.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","103.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","104.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","105.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","106.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","107.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","108.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","109.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","110.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","111.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","112.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","114.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","115.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","116.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","117.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","118.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","119.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","120.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","121.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ28","Fail","Read rank(1,2)","U1.W26","U1.W26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","122.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 6.432","N/A","N/A","N/A","N/A","N/A","N/A"," 498.5"," 373.5"," 100.0","  50.0"," 150.0"," 223.5","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 7.370"," 366.1"," 241.1","  25.0","  88.0"," 113.0"," 128.1"," 464.9"," 339.9"," 100.0","  50.0"," 150.0"," 189.9","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 8.307"," 404.8"," 279.8","  25.0","  88.0"," 113.0"," 166.8"," 488.1"," 363.1"," 100.0","  50.0"," 150.0"," 213.1","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 9.245"," 381.9"," 256.9","  25.0","  88.0"," 113.0"," 143.9"," 462.9"," 337.9"," 100.0","  50.0"," 150.0"," 187.9","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","10.182"," 406.6"," 281.6","  25.0","  88.0"," 113.0"," 168.6"," 487.9"," 362.9"," 100.0","  50.0"," 150.0"," 212.9","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","11.120"," 382.0"," 257.0","  25.0","  88.0"," 113.0"," 144.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","12.057","N/A","N/A","N/A","N/A","N/A","N/A"," 474.6"," 349.6"," 100.0","  50.0"," 150.0"," 199.6","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","12.995"," 392.9"," 267.9","  25.0","  88.0"," 113.0"," 154.9"," 489.0"," 364.0"," 100.0","  50.0"," 150.0"," 214.0","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","13.932"," 380.5"," 255.5","  25.0","  88.0"," 113.0"," 142.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","16.745","N/A","N/A","N/A","N/A","N/A","N/A"," 473.6"," 348.6"," 100.0","  50.0"," 150.0"," 198.6","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","17.682"," 393.3"," 268.3","  25.0","  88.0"," 113.0"," 155.3"," 488.9"," 363.9"," 100.0","  50.0"," 150.0"," 213.9","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","18.620"," 381.3"," 256.3","  25.0","  88.0"," 113.0"," 143.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","19.557","N/A","N/A","N/A","N/A","N/A","N/A"," 474.7"," 349.7"," 100.0","  50.0"," 150.0"," 199.7","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","20.495"," 392.8"," 267.8","  25.0","  88.0"," 113.0"," 154.8"," 488.8"," 363.8"," 100.0","  50.0"," 150.0"," 213.8","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","21.432"," 380.8"," 255.8","  25.0","  88.0"," 113.0"," 142.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","23.307","N/A","N/A","N/A","N/A","N/A","N/A"," 473.7"," 348.7"," 100.0","  50.0"," 150.0"," 198.7","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","24.245"," 393.8"," 268.8","  25.0","  88.0"," 113.0"," 155.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","25.182","N/A","N/A","N/A","N/A","N/A","N/A"," 498.6"," 373.6"," 100.0","  50.0"," 150.0"," 223.6","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","26.120"," 365.4"," 240.4","  25.0","  88.0"," 113.0"," 127.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","27.995","N/A","N/A","N/A","N/A","N/A","N/A"," 473.4"," 348.4"," 100.0","  50.0"," 150.0"," 198.4","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","28.932"," 393.6"," 268.6","  25.0","  88.0"," 113.0"," 155.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","29.870","N/A","N/A","N/A","N/A","N/A","N/A"," 498.4"," 373.4"," 100.0","  50.0"," 150.0"," 223.4","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","30.807"," 365.1"," 240.1","  25.0","  88.0"," 113.0"," 127.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","31.745","N/A","N/A","N/A","N/A","N/A","N/A"," 473.9"," 348.9"," 100.0","  50.0"," 150.0"," 198.9","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","32.682"," 392.8"," 267.8","  25.0","  88.0"," 113.0"," 154.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","34.557","N/A","N/A","N/A","N/A","N/A","N/A"," 498.1"," 373.1"," 100.0","  50.0"," 150.0"," 223.1","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","35.495"," 366.2"," 241.2","  25.0","  88.0"," 113.0"," 128.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","36.432","N/A","N/A","N/A","N/A","N/A","N/A"," 474.1"," 349.1"," 100.0","  50.0"," 150.0"," 199.1","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","37.370"," 393.0"," 268.0","  25.0","  88.0"," 113.0"," 155.0"," 489.1"," 364.1"," 100.0","  50.0"," 150.0"," 214.1","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","38.307"," 380.5"," 255.5","  25.0","  88.0"," 113.0"," 142.5"," 463.7"," 338.7"," 100.0","  50.0"," 150.0"," 188.7","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","39.245"," 406.7"," 281.7","  25.0","  88.0"," 113.0"," 168.7"," 487.4"," 362.4"," 100.0","  50.0"," 150.0"," 212.4","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","40.182"," 381.8"," 256.8","  25.0","  88.0"," 113.0"," 143.8"," 463.3"," 338.3"," 100.0","  50.0"," 150.0"," 188.3","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","41.120"," 406.8"," 281.8","  25.0","  88.0"," 113.0"," 168.8"," 487.5"," 362.5"," 100.0","  50.0"," 150.0"," 212.5","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","42.057"," 381.7"," 256.7","  25.0","  88.0"," 113.0"," 143.7"," 463.3"," 338.3"," 100.0","  50.0"," 150.0"," 188.3","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","42.995"," 406.8"," 281.8","  25.0","  88.0"," 113.0"," 168.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","46.745","N/A","N/A","N/A","N/A","N/A","N/A"," 498.2"," 373.2"," 100.0","  50.0"," 150.0"," 223.2","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","47.682"," 365.6"," 240.6","  25.0","  88.0"," 113.0"," 127.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","48.620","N/A","N/A","N/A","N/A","N/A","N/A"," 473.9"," 348.9"," 100.0","  50.0"," 150.0"," 198.9","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","49.557"," 392.9"," 267.9","  25.0","  88.0"," 113.0"," 154.9"," 489.5"," 364.5"," 100.0","  50.0"," 150.0"," 214.5","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","50.495"," 380.6"," 255.6","  25.0","  88.0"," 113.0"," 142.6"," 463.3"," 338.3"," 100.0","  50.0"," 150.0"," 188.3","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","51.432"," 406.5"," 281.5","  25.0","  88.0"," 113.0"," 168.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","52.370","N/A","N/A","N/A","N/A","N/A","N/A"," 498.9"," 373.9"," 100.0","  50.0"," 150.0"," 223.9","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","53.307"," 364.7"," 239.7","  25.0","  88.0"," 113.0"," 126.7"," 465.4"," 340.4"," 100.0","  50.0"," 150.0"," 190.4","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","54.245"," 405.0"," 280.0","  25.0","  88.0"," 113.0"," 167.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","57.995","N/A","N/A","N/A","N/A","N/A","N/A"," 498.3"," 373.3"," 100.0","  50.0"," 150.0"," 223.3","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","58.932"," 365.5"," 240.5","  25.0","  88.0"," 113.0"," 127.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","59.870","N/A","N/A","N/A","N/A","N/A","N/A"," 473.8"," 348.8"," 100.0","  50.0"," 150.0"," 198.8","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","60.807"," 393.0"," 268.0","  25.0","  88.0"," 113.0"," 155.0"," 489.3"," 364.3"," 100.0","  50.0"," 150.0"," 214.3","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","61.745"," 380.8"," 255.8","  25.0","  88.0"," 113.0"," 142.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","64.557","N/A","N/A","N/A","N/A","N/A","N/A"," 473.8"," 348.8"," 100.0","  50.0"," 150.0"," 198.8","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","65.495"," 393.7"," 268.7","  25.0","  88.0"," 113.0"," 155.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","66.432","N/A","N/A","N/A","N/A","N/A","N/A"," 498.7"," 373.7"," 100.0","  50.0"," 150.0"," 223.7","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","67.370"," 365.3"," 240.3","  25.0","  88.0"," 113.0"," 127.3"," 465.2"," 340.2"," 100.0","  50.0"," 150.0"," 190.2","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","68.307"," 404.8"," 279.8","  25.0","  88.0"," 113.0"," 166.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","70.182","N/A","N/A","N/A","N/A","N/A","N/A"," 498.2"," 373.2"," 100.0","  50.0"," 150.0"," 223.2","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","71.120"," 366.1"," 241.1","  25.0","  88.0"," 113.0"," 128.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","72.995","N/A","N/A","N/A","N/A","N/A","N/A"," 473.3"," 348.3"," 100.0","  50.0"," 150.0"," 198.3","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","73.932"," 393.8"," 268.8","  25.0","  88.0"," 113.0"," 155.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","74.870","N/A","N/A","N/A","N/A","N/A","N/A"," 498.5"," 373.5"," 100.0","  50.0"," 150.0"," 223.5","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","75.807"," 365.0"," 240.0","  25.0","  88.0"," 113.0"," 127.0"," 465.4"," 340.4"," 100.0","  50.0"," 150.0"," 190.4","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","76.745"," 405.0"," 280.0","  25.0","  88.0"," 113.0"," 167.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","77.682","N/A","N/A","N/A","N/A","N/A","N/A"," 499.0"," 374.0"," 100.0","  50.0"," 150.0"," 224.0","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","78.620"," 365.0"," 240.0","  25.0","  88.0"," 113.0"," 127.0"," 465.1"," 340.1"," 100.0","  50.0"," 150.0"," 190.1","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","79.557"," 404.9"," 279.9","  25.0","  88.0"," 113.0"," 166.9"," 487.9"," 362.9"," 100.0","  50.0"," 150.0"," 212.9","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","80.495"," 381.7"," 256.7","  25.0","  88.0"," 113.0"," 143.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","82.370","N/A","N/A","N/A","N/A","N/A","N/A"," 473.4"," 348.4"," 100.0","  50.0"," 150.0"," 198.4","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","83.307"," 393.6"," 268.6","  25.0","  88.0"," 113.0"," 155.6"," 489.1"," 364.1"," 100.0","  50.0"," 150.0"," 214.1","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","84.245"," 380.9"," 255.9","  25.0","  88.0"," 113.0"," 142.9"," 463.4"," 338.4"," 100.0","  50.0"," 150.0"," 188.4","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","85.182"," 406.4"," 281.4","  25.0","  88.0"," 113.0"," 168.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","86.120","N/A","N/A","N/A","N/A","N/A","N/A"," 498.8"," 373.8"," 100.0","  50.0"," 150.0"," 223.8","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","87.057"," 364.8"," 239.8","  25.0","  88.0"," 113.0"," 126.8"," 465.5"," 340.5"," 100.0","  50.0"," 150.0"," 190.5","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","87.995"," 405.0"," 280.0","  25.0","  88.0"," 113.0"," 167.0"," 487.8"," 362.8"," 100.0","  50.0"," 150.0"," 212.8","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","88.932"," 381.5"," 256.5","  25.0","  88.0"," 113.0"," 143.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","91.745","N/A","N/A","N/A","N/A","N/A","N/A"," 473.6"," 348.6"," 100.0","  50.0"," 150.0"," 198.6","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","92.682"," 393.4"," 268.4","  25.0","  88.0"," 113.0"," 155.4"," 489.1"," 364.1"," 100.0","  50.0"," 150.0"," 214.1","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","93.620"," 381.0"," 256.0","  25.0","  88.0"," 113.0"," 143.0"," 463.4"," 338.4"," 100.0","  50.0"," 150.0"," 188.4","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","94.557"," 406.4"," 281.4","  25.0","  88.0"," 113.0"," 168.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","96.432","N/A","N/A","N/A","N/A","N/A","N/A"," 498.3"," 373.3"," 100.0","  50.0"," 150.0"," 223.3","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","97.370"," 366.0"," 241.0","  25.0","  88.0"," 113.0"," 128.0"," 465.0"," 340.0"," 100.0","  50.0"," 150.0"," 190.0","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","98.307"," 405.0"," 280.0","  25.0","  88.0"," 113.0"," 167.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","99.245","N/A","N/A","N/A","N/A","N/A","N/A"," 498.9"," 373.9"," 100.0","  50.0"," 150.0"," 223.9","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","100.182"," 364.7"," 239.7","  25.0","  88.0"," 113.0"," 126.7"," 465.3"," 340.3"," 100.0","  50.0"," 150.0"," 190.3","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","101.120"," 405.1"," 280.1","  25.0","  88.0"," 113.0"," 167.1"," 487.6"," 362.6"," 100.0","  50.0"," 150.0"," 212.6","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","102.057"," 381.7"," 256.7","  25.0","  88.0"," 113.0"," 143.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","102.995","N/A","N/A","N/A","N/A","N/A","N/A"," 474.3"," 349.3"," 100.0","  50.0"," 150.0"," 199.3","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","103.932"," 392.7"," 267.7","  25.0","  88.0"," 113.0"," 154.7"," 489.2"," 364.2"," 100.0","  50.0"," 150.0"," 214.2","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","104.870"," 380.9"," 255.9","  25.0","  88.0"," 113.0"," 142.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","106.745","N/A","N/A","N/A","N/A","N/A","N/A"," 473.4"," 348.4"," 100.0","  50.0"," 150.0"," 198.4","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","107.682"," 393.7"," 268.7","  25.0","  88.0"," 113.0"," 155.7"," 488.9"," 363.9"," 100.0","  50.0"," 150.0"," 213.9","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","108.620"," 381.1"," 256.1","  25.0","  88.0"," 113.0"," 143.1"," 463.4"," 338.4"," 100.0","  50.0"," 150.0"," 188.4","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","109.557"," 406.5"," 281.5","  25.0","  88.0"," 113.0"," 168.5"," 487.5"," 362.5"," 100.0","  50.0"," 150.0"," 212.5","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","110.495"," 382.2"," 257.2","  25.0","  88.0"," 113.0"," 144.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","113.307","N/A","N/A","N/A","N/A","N/A","N/A"," 473.8"," 348.8"," 100.0","  50.0"," 150.0"," 198.8","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","114.245"," 393.7"," 268.7","  25.0","  88.0"," 113.0"," 155.7"," 488.7"," 363.7"," 100.0","  50.0"," 150.0"," 213.7","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","115.182"," 380.9"," 255.9","  25.0","  88.0"," 113.0"," 142.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","117.057","N/A","N/A","N/A","N/A","N/A","N/A"," 473.6"," 348.6"," 100.0","  50.0"," 150.0"," 198.6","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","117.995"," 393.8"," 268.8","  25.0","  88.0"," 113.0"," 155.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","118.932","N/A","N/A","N/A","N/A","N/A","N/A"," 498.6"," 373.6"," 100.0","  50.0"," 150.0"," 223.6","-0.469"
"/Principal/BANK_502/DDR_DQ29","Pass","Write rank(1,2)","U1.Y25","U3.E3","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","119.870"," 365.3"," 240.3","  25.0","  88.0"," 113.0"," 127.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 2.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 3.336","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 4.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 5.211","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 6.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 7.086","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 9.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","10.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","11.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","12.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","13.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","14.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","15.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","16.461","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","17.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","18.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","19.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","20.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","21.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","22.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","24.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","25.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","26.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","27.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","28.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","29.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","30.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","31.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","32.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","33.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","34.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","35.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","36.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","37.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","39.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","40.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","41.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","42.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","43.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","44.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","45.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","46.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","47.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","48.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","49.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","50.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","51.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","52.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","54.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","55.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","56.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","57.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","58.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","59.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","60.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","61.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","62.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","63.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","64.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","65.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","66.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","67.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","69.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","70.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","71.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","72.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","73.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","74.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","75.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","76.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","77.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","78.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","79.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","80.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","81.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","82.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","84.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","85.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","86.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","87.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","88.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","89.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","90.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","91.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","92.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","93.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","94.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","95.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","96.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","97.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","99.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","100.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","101.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","102.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","103.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","104.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","105.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","106.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","107.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","108.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","109.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","110.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","111.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","112.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","114.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","115.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","116.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","117.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","118.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","119.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","120.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","121.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,1)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","122.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 2.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 3.336","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 4.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 5.211","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 6.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 7.086","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 9.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","10.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","11.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","12.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","13.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","14.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","15.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","16.461","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","17.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","18.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","19.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","20.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","21.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","22.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","24.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","25.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","26.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","27.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","28.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","29.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","30.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","31.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","32.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","33.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","34.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","35.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","36.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","37.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","39.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","40.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","41.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","42.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","43.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","44.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","45.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","46.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","47.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","48.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","49.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","50.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","51.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","52.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","54.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","55.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","56.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","57.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","58.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","59.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","60.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","61.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","62.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","63.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","64.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","65.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","66.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","67.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","69.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","70.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","71.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","72.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","73.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","74.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","75.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","76.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","77.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","78.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","79.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","80.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","81.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","82.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","84.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","85.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","86.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","87.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","88.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","89.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","90.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","91.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","92.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","93.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","94.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","95.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","96.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","97.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","99.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","100.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","101.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","102.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","103.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","104.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","105.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","106.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","107.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","108.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","109.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","110.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","111.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","112.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","114.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","115.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","116.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","117.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","118.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","119.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","120.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","121.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ29","Fail","Read rank(1,2)","U1.Y25","U1.Y25","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","122.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 3.600","N/A","N/A","N/A","N/A","N/A","N/A"," 469.9"," 344.9"," 100.0","  50.0"," 150.0"," 194.9","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 4.537"," 395.9"," 270.9","  25.0","  88.0"," 113.0"," 157.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 5.475","N/A","N/A","N/A","N/A","N/A","N/A"," 497.4"," 372.4"," 100.0","  50.0"," 150.0"," 222.4","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 6.412"," 364.9"," 239.9","  25.0","  88.0"," 113.0"," 126.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 8.287","N/A","N/A","N/A","N/A","N/A","N/A"," 470.5"," 345.5"," 100.0","  50.0"," 150.0"," 195.5","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 9.225"," 396.1"," 271.1","  25.0","  88.0"," 113.0"," 158.1"," 490.0"," 365.0"," 100.0","  50.0"," 150.0"," 215.0","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","10.162"," 379.0"," 254.0","  25.0","  88.0"," 113.0"," 141.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","11.100","N/A","N/A","N/A","N/A","N/A","N/A"," 470.2"," 345.2"," 100.0","  50.0"," 150.0"," 195.2","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","12.037"," 395.0"," 270.0","  25.0","  88.0"," 113.0"," 157.0"," 490.4"," 365.4"," 100.0","  50.0"," 150.0"," 215.4","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","12.975"," 379.1"," 254.1","  25.0","  88.0"," 113.0"," 141.1"," 461.0"," 336.0"," 100.0","  50.0"," 150.0"," 186.0","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","13.912"," 405.7"," 280.7","  25.0","  88.0"," 113.0"," 167.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","14.850","N/A","N/A","N/A","N/A","N/A","N/A"," 497.7"," 372.7"," 100.0","  50.0"," 150.0"," 222.7","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","15.787"," 364.7"," 239.7","  25.0","  88.0"," 113.0"," 126.7"," 462.3"," 337.3"," 100.0","  50.0"," 150.0"," 187.3","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","16.725"," 405.1"," 280.1","  25.0","  88.0"," 113.0"," 167.1"," 489.2"," 364.2"," 100.0","  50.0"," 150.0"," 214.2","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","17.662"," 379.8"," 254.8","  25.0","  88.0"," 113.0"," 141.8"," 460.9"," 335.9"," 100.0","  50.0"," 150.0"," 185.9","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","18.600"," 406.4"," 281.4","  25.0","  88.0"," 113.0"," 168.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","20.475","N/A","N/A","N/A","N/A","N/A","N/A"," 497.2"," 372.2"," 100.0","  50.0"," 150.0"," 222.2","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","21.412"," 366.2"," 241.2","  25.0","  88.0"," 113.0"," 128.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","23.287","N/A","N/A","N/A","N/A","N/A","N/A"," 470.6"," 345.6"," 100.0","  50.0"," 150.0"," 195.6","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","24.225"," 396.0"," 271.0","  25.0","  88.0"," 113.0"," 158.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","25.162","N/A","N/A","N/A","N/A","N/A","N/A"," 497.5"," 372.5"," 100.0","  50.0"," 150.0"," 222.5","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","26.100"," 365.5"," 240.5","  25.0","  88.0"," 113.0"," 127.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","27.975","N/A","N/A","N/A","N/A","N/A","N/A"," 470.3"," 345.3"," 100.0","  50.0"," 150.0"," 195.3","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","28.912"," 395.8"," 270.8","  25.0","  88.0"," 113.0"," 157.8"," 490.1"," 365.1"," 100.0","  50.0"," 150.0"," 215.1","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","29.849"," 379.3"," 254.3","  25.0","  88.0"," 113.0"," 141.3"," 461.3"," 336.3"," 100.0","  50.0"," 150.0"," 186.3","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","30.787"," 405.6"," 280.6","  25.0","  88.0"," 113.0"," 167.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","31.725","N/A","N/A","N/A","N/A","N/A","N/A"," 497.5"," 372.5"," 100.0","  50.0"," 150.0"," 222.5","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","32.662"," 365.1"," 240.1","  25.0","  88.0"," 113.0"," 127.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","36.412","N/A","N/A","N/A","N/A","N/A","N/A"," 470.7"," 345.7"," 100.0","  50.0"," 150.0"," 195.7","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","37.350"," 395.6"," 270.6","  25.0","  88.0"," 113.0"," 157.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","38.287","N/A","N/A","N/A","N/A","N/A","N/A"," 497.5"," 372.5"," 100.0","  50.0"," 150.0"," 222.5","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","39.224"," 365.4"," 240.4","  25.0","  88.0"," 113.0"," 127.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","40.162","N/A","N/A","N/A","N/A","N/A","N/A"," 470.4"," 345.4"," 100.0","  50.0"," 150.0"," 195.4","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","41.100"," 395.7"," 270.7","  25.0","  88.0"," 113.0"," 157.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","43.912","N/A","N/A","N/A","N/A","N/A","N/A"," 497.7"," 372.7"," 100.0","  50.0"," 150.0"," 222.7","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","44.850"," 366.3"," 241.3","  25.0","  88.0"," 113.0"," 128.3"," 461.8"," 336.8"," 100.0","  50.0"," 150.0"," 186.8","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","45.787"," 405.2"," 280.2","  25.0","  88.0"," 113.0"," 167.2"," 489.6"," 364.6"," 100.0","  50.0"," 150.0"," 214.6","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","46.724"," 379.5"," 254.5","  25.0","  88.0"," 113.0"," 141.5"," 461.1"," 336.1"," 100.0","  50.0"," 150.0"," 186.1","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","47.662"," 405.8"," 280.8","  25.0","  88.0"," 113.0"," 167.8"," 489.6"," 364.6"," 100.0","  50.0"," 150.0"," 214.6","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","48.599"," 380.0"," 255.0","  25.0","  88.0"," 113.0"," 142.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","51.412","N/A","N/A","N/A","N/A","N/A","N/A"," 470.7"," 345.7"," 100.0","  50.0"," 150.0"," 195.7","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","52.349"," 395.5"," 270.5","  25.0","  88.0"," 113.0"," 157.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","54.225","N/A","N/A","N/A","N/A","N/A","N/A"," 497.4"," 372.4"," 100.0","  50.0"," 150.0"," 222.4","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","55.162"," 366.5"," 241.5","  25.0","  88.0"," 113.0"," 128.5"," 461.9"," 336.9"," 100.0","  50.0"," 150.0"," 186.9","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","56.100"," 405.3"," 280.3","  25.0","  88.0"," 113.0"," 167.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","57.975","N/A","N/A","N/A","N/A","N/A","N/A"," 497.5"," 372.5"," 100.0","  50.0"," 150.0"," 222.5","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","58.912"," 366.2"," 241.2","  25.0","  88.0"," 113.0"," 128.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","62.662","N/A","N/A","N/A","N/A","N/A","N/A"," 470.7"," 345.7"," 100.0","  50.0"," 150.0"," 195.7","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","63.600"," 395.7"," 270.7","  25.0","  88.0"," 113.0"," 157.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","64.537","N/A","N/A","N/A","N/A","N/A","N/A"," 497.2"," 372.2"," 100.0","  50.0"," 150.0"," 222.2","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","65.475"," 365.6"," 240.6","  25.0","  88.0"," 113.0"," 127.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","66.412","N/A","N/A","N/A","N/A","N/A","N/A"," 470.4"," 345.4"," 100.0","  50.0"," 150.0"," 195.4","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","67.350"," 395.7"," 270.7","  25.0","  88.0"," 113.0"," 157.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","70.162","N/A","N/A","N/A","N/A","N/A","N/A"," 497.5"," 372.5"," 100.0","  50.0"," 150.0"," 222.5","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","71.100"," 366.3"," 241.3","  25.0","  88.0"," 113.0"," 128.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","72.037","N/A","N/A","N/A","N/A","N/A","N/A"," 470.2"," 345.2"," 100.0","  50.0"," 150.0"," 195.2","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","72.974"," 395.4"," 270.4","  25.0","  88.0"," 113.0"," 157.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","77.662","N/A","N/A","N/A","N/A","N/A","N/A"," 497.4"," 372.4"," 100.0","  50.0"," 150.0"," 222.4","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","78.600"," 366.2"," 241.2","  25.0","  88.0"," 113.0"," 128.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","79.537","N/A","N/A","N/A","N/A","N/A","N/A"," 470.1"," 345.1"," 100.0","  50.0"," 150.0"," 195.1","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","80.475"," 395.6"," 270.6","  25.0","  88.0"," 113.0"," 157.6"," 490.2"," 365.2"," 100.0","  50.0"," 150.0"," 215.2","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","81.412"," 379.1"," 254.1","  25.0","  88.0"," 113.0"," 141.1"," 461.1"," 336.1"," 100.0","  50.0"," 150.0"," 186.1","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","82.350"," 405.9"," 280.9","  25.0","  88.0"," 113.0"," 167.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","84.225","N/A","N/A","N/A","N/A","N/A","N/A"," 497.3"," 372.3"," 100.0","  50.0"," 150.0"," 222.3","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","85.162"," 366.2"," 241.2","  25.0","  88.0"," 113.0"," 128.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","86.100","N/A","N/A","N/A","N/A","N/A","N/A"," 470.1"," 345.1"," 100.0","  50.0"," 150.0"," 195.1","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","87.037"," 395.5"," 270.5","  25.0","  88.0"," 113.0"," 157.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","87.975","N/A","N/A","N/A","N/A","N/A","N/A"," 497.5"," 372.5"," 100.0","  50.0"," 150.0"," 222.5","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","88.912"," 365.5"," 240.5","  25.0","  88.0"," 113.0"," 127.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","89.850","N/A","N/A","N/A","N/A","N/A","N/A"," 470.0"," 345.0"," 100.0","  50.0"," 150.0"," 195.0","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","90.787"," 395.7"," 270.7","  25.0","  88.0"," 113.0"," 157.7"," 490.0"," 365.0"," 100.0","  50.0"," 150.0"," 215.0","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","91.725"," 379.2"," 254.2","  25.0","  88.0"," 113.0"," 141.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","93.599","N/A","N/A","N/A","N/A","N/A","N/A"," 470.6"," 345.6"," 100.0","  50.0"," 150.0"," 195.6","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","94.537"," 395.6"," 270.6","  25.0","  88.0"," 113.0"," 157.6"," 490.3"," 365.3"," 100.0","  50.0"," 150.0"," 215.3","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","95.475"," 379.4"," 254.4","  25.0","  88.0"," 113.0"," 141.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","96.412","N/A","N/A","N/A","N/A","N/A","N/A"," 470.5"," 345.5"," 100.0","  50.0"," 150.0"," 195.5","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","97.350"," 395.1"," 270.1","  25.0","  88.0"," 113.0"," 157.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","98.287","N/A","N/A","N/A","N/A","N/A","N/A"," 497.5"," 372.5"," 100.0","  50.0"," 150.0"," 222.5","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","99.224"," 365.3"," 240.3","  25.0","  88.0"," 113.0"," 127.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","100.162","N/A","N/A","N/A","N/A","N/A","N/A"," 470.6"," 345.6"," 100.0","  50.0"," 150.0"," 195.6","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","101.100"," 395.5"," 270.5","  25.0","  88.0"," 113.0"," 157.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","102.037","N/A","N/A","N/A","N/A","N/A","N/A"," 497.4"," 372.4"," 100.0","  50.0"," 150.0"," 222.4","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","102.975"," 365.6"," 240.6","  25.0","  88.0"," 113.0"," 127.6"," 462.0"," 337.0"," 100.0","  50.0"," 150.0"," 187.0","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","103.912"," 404.9"," 279.9","  25.0","  88.0"," 113.0"," 166.9"," 489.3"," 364.3"," 100.0","  50.0"," 150.0"," 214.3","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","104.849"," 379.8"," 254.8","  25.0","  88.0"," 113.0"," 141.8"," 461.1"," 336.1"," 100.0","  50.0"," 150.0"," 186.1","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","105.787"," 406.0"," 281.0","  25.0","  88.0"," 113.0"," 168.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","108.600","N/A","N/A","N/A","N/A","N/A","N/A"," 497.5"," 372.5"," 100.0","  50.0"," 150.0"," 222.5","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","109.537"," 366.0"," 241.0","  25.0","  88.0"," 113.0"," 128.0"," 462.0"," 337.0"," 100.0","  50.0"," 150.0"," 187.0","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","110.475"," 405.5"," 280.5","  25.0","  88.0"," 113.0"," 167.5"," 489.1"," 364.1"," 100.0","  50.0"," 150.0"," 214.1","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","111.412"," 379.7"," 254.7","  25.0","  88.0"," 113.0"," 141.7"," 461.0"," 336.0"," 100.0","  50.0"," 150.0"," 186.0","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","112.349"," 406.0"," 281.0","  25.0","  88.0"," 113.0"," 168.0"," 489.3"," 364.3"," 100.0","  50.0"," 150.0"," 214.3","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","113.287"," 380.1"," 255.1","  25.0","  88.0"," 113.0"," 142.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","116.100","N/A","N/A","N/A","N/A","N/A","N/A"," 470.2"," 345.2"," 100.0","  50.0"," 150.0"," 195.2","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","117.037"," 395.8"," 270.8","  25.0","  88.0"," 113.0"," 157.8"," 489.8"," 364.8"," 100.0","  50.0"," 150.0"," 214.8","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","117.975"," 379.5"," 254.5","  25.0","  88.0"," 113.0"," 141.5"," 461.3"," 336.3"," 100.0","  50.0"," 150.0"," 186.3","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","118.912"," 405.8"," 280.8","  25.0","  88.0"," 113.0"," 167.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","119.850","N/A","N/A","N/A","N/A","N/A","N/A"," 497.4"," 372.4"," 100.0","  50.0"," 150.0"," 222.4","-0.469"
"/Principal/BANK_502/DDR_DQ3","Pass","Write rank(1,1)","U1.G26","U2.C2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","120.787"," 365.4"," 240.4","  25.0","  88.0"," 113.0"," 127.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 2.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 3.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 4.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 5.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 6.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 8.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 9.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","10.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","11.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","12.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","13.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","14.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","15.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","16.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","17.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","18.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","19.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","20.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","21.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","23.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","24.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","25.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","26.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","27.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","28.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","29.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","30.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","31.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","32.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","33.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","34.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","35.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","36.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","38.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","39.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","40.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","41.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","42.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","43.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","44.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","45.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","46.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","47.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","48.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","49.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","50.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","51.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","53.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","54.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","55.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","56.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","57.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","58.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","59.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","60.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","61.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","62.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","63.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","64.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","65.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","66.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","68.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","69.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","70.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","71.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","72.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","73.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","74.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","75.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","76.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","77.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","78.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","79.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","80.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","81.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","83.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","84.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","85.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","86.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","87.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","88.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","89.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","90.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","91.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","92.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","93.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","94.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","95.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","96.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","98.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","99.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","100.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","101.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","102.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","103.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","104.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","105.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","106.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","107.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","108.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","109.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","110.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","111.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","113.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","114.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","115.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","116.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","117.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","118.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","119.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","120.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","121.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,1)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","122.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 2.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 3.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 4.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 5.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 6.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 8.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 9.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","10.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","11.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","12.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","13.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","14.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","15.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","16.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","17.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","18.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","19.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","20.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","21.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","23.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","24.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","25.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","26.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","27.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","28.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","29.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","30.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","31.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","32.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","33.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","34.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","35.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","36.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","38.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","39.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","40.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","41.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","42.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","43.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","44.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","45.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","46.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","47.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","48.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","49.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","50.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","51.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","53.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","54.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","55.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","56.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","57.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","58.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","59.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","60.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","61.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","62.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","63.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","64.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","65.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","66.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","68.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","69.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","70.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","71.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","72.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","73.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","74.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","75.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","76.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","77.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","78.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","79.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","80.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","81.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","83.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","84.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","85.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","86.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","87.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","88.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","89.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","90.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","91.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","92.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","93.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","94.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","95.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","96.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","98.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","99.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","100.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","101.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","102.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","103.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","104.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","105.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","106.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","107.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","108.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","109.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","110.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","111.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","113.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","114.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","115.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","116.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","117.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","118.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","119.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","120.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","121.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ3","Fail","Read rank(1,2)","U1.G26","U1.G26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","122.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 2.682"," 379.2"," 254.2","  25.0","  88.0"," 113.0"," 141.2"," 461.7"," 336.7"," 100.0","  50.0"," 150.0"," 186.7","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 3.620"," 404.4"," 279.4","  25.0","  88.0"," 113.0"," 166.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 4.557","N/A","N/A","N/A","N/A","N/A","N/A"," 496.1"," 371.1"," 100.0","  50.0"," 150.0"," 221.1","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 5.495"," 366.9"," 241.9","  25.0","  88.0"," 113.0"," 128.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 6.432","N/A","N/A","N/A","N/A","N/A","N/A"," 469.5"," 344.5"," 100.0","  50.0"," 150.0"," 194.5","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 7.370"," 393.8"," 268.8","  25.0","  88.0"," 113.0"," 155.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 9.245","N/A","N/A","N/A","N/A","N/A","N/A"," 495.0"," 370.0"," 100.0","  50.0"," 150.0"," 220.0","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","10.182"," 367.0"," 242.0","  25.0","  88.0"," 113.0"," 129.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","11.120","N/A","N/A","N/A","N/A","N/A","N/A"," 469.0"," 344.0"," 100.0","  50.0"," 150.0"," 194.0","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","12.057"," 393.5"," 268.5","  25.0","  88.0"," 113.0"," 155.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","12.995","N/A","N/A","N/A","N/A","N/A","N/A"," 495.5"," 370.5"," 100.0","  50.0"," 150.0"," 220.5","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","13.932"," 366.4"," 241.4","  25.0","  88.0"," 113.0"," 128.4"," 462.5"," 337.5"," 100.0","  50.0"," 150.0"," 187.5","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","14.870"," 403.3"," 278.3","  25.0","  88.0"," 113.0"," 165.3"," 485.8"," 360.8"," 100.0","  50.0"," 150.0"," 210.8","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","15.807"," 379.9"," 254.9","  25.0","  88.0"," 113.0"," 141.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","16.745","N/A","N/A","N/A","N/A","N/A","N/A"," 469.3"," 344.3"," 100.0","  50.0"," 150.0"," 194.3","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","17.682"," 393.4"," 268.4","  25.0","  88.0"," 113.0"," 155.4"," 487.0"," 362.0"," 100.0","  50.0"," 150.0"," 212.0","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","18.620"," 379.6"," 254.6","  25.0","  88.0"," 113.0"," 141.6"," 460.8"," 335.8"," 100.0","  50.0"," 150.0"," 185.8","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","19.557"," 404.2"," 279.2","  25.0","  88.0"," 113.0"," 166.2"," 485.5"," 360.5"," 100.0","  50.0"," 150.0"," 210.5","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","20.495"," 380.6"," 255.6","  25.0","  88.0"," 113.0"," 142.6"," 460.5"," 335.5"," 100.0","  50.0"," 150.0"," 185.5","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","21.432"," 404.4"," 279.4","  25.0","  88.0"," 113.0"," 166.4"," 485.5"," 360.5"," 100.0","  50.0"," 150.0"," 210.5","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","22.370"," 380.6"," 255.6","  25.0","  88.0"," 113.0"," 142.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","25.182","N/A","N/A","N/A","N/A","N/A","N/A"," 469.4"," 344.4"," 100.0","  50.0"," 150.0"," 194.4","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","26.120"," 394.1"," 269.1","  25.0","  88.0"," 113.0"," 156.1"," 486.5"," 361.5"," 100.0","  50.0"," 150.0"," 211.5","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","27.057"," 379.5"," 254.5","  25.0","  88.0"," 113.0"," 141.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","27.995","N/A","N/A","N/A","N/A","N/A","N/A"," 469.4"," 344.4"," 100.0","  50.0"," 150.0"," 194.4","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","28.932"," 393.3"," 268.3","  25.0","  88.0"," 113.0"," 155.3"," 487.0"," 362.0"," 100.0","  50.0"," 150.0"," 212.0","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","29.870"," 379.7"," 254.7","  25.0","  88.0"," 113.0"," 141.7"," 460.9"," 335.9"," 100.0","  50.0"," 150.0"," 185.9","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","30.807"," 404.2"," 279.2","  25.0","  88.0"," 113.0"," 166.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","31.745","N/A","N/A","N/A","N/A","N/A","N/A"," 495.6"," 370.6"," 100.0","  50.0"," 150.0"," 220.6","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","32.682"," 366.5"," 241.5","  25.0","  88.0"," 113.0"," 128.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","33.620","N/A","N/A","N/A","N/A","N/A","N/A"," 469.0"," 344.0"," 100.0","  50.0"," 150.0"," 194.0","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","34.557"," 393.6"," 268.6","  25.0","  88.0"," 113.0"," 155.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","38.307","N/A","N/A","N/A","N/A","N/A","N/A"," 495.6"," 370.6"," 100.0","  50.0"," 150.0"," 220.6","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","39.245"," 367.1"," 242.1","  25.0","  88.0"," 113.0"," 129.1"," 462.0"," 337.0"," 100.0","  50.0"," 150.0"," 187.0","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","40.182"," 403.2"," 278.2","  25.0","  88.0"," 113.0"," 165.2"," 486.1"," 361.1"," 100.0","  50.0"," 150.0"," 211.1","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","41.120"," 380.1"," 255.1","  25.0","  88.0"," 113.0"," 142.1"," 460.5"," 335.5"," 100.0","  50.0"," 150.0"," 185.5","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","42.057"," 404.5"," 279.5","  25.0","  88.0"," 113.0"," 166.5"," 485.8"," 360.8"," 100.0","  50.0"," 150.0"," 210.8","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","42.995"," 380.3"," 255.3","  25.0","  88.0"," 113.0"," 142.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","45.807","N/A","N/A","N/A","N/A","N/A","N/A"," 469.4"," 344.4"," 100.0","  50.0"," 150.0"," 194.4","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","46.745"," 394.0"," 269.0","  25.0","  88.0"," 113.0"," 156.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","49.557","N/A","N/A","N/A","N/A","N/A","N/A"," 495.6"," 370.6"," 100.0","  50.0"," 150.0"," 220.6","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","50.495"," 367.1"," 242.1","  25.0","  88.0"," 113.0"," 129.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","51.432","N/A","N/A","N/A","N/A","N/A","N/A"," 469.2"," 344.2"," 100.0","  50.0"," 150.0"," 194.2","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","52.370"," 393.9"," 268.9","  25.0","  88.0"," 113.0"," 155.9"," 487.0"," 362.0"," 100.0","  50.0"," 150.0"," 212.0","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","53.307"," 379.0"," 254.0","  25.0","  88.0"," 113.0"," 141.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","56.120","N/A","N/A","N/A","N/A","N/A","N/A"," 469.1"," 344.1"," 100.0","  50.0"," 150.0"," 194.1","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","57.057"," 393.8"," 268.8","  25.0","  88.0"," 113.0"," 155.8"," 487.0"," 362.0"," 100.0","  50.0"," 150.0"," 212.0","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","57.995"," 379.5"," 254.5","  25.0","  88.0"," 113.0"," 141.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","62.682","N/A","N/A","N/A","N/A","N/A","N/A"," 469.5"," 344.5"," 100.0","  50.0"," 150.0"," 194.5","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","63.620"," 394.0"," 269.0","  25.0","  88.0"," 113.0"," 156.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","64.557","N/A","N/A","N/A","N/A","N/A","N/A"," 495.5"," 370.5"," 100.0","  50.0"," 150.0"," 220.5","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","65.495"," 367.0"," 242.0","  25.0","  88.0"," 113.0"," 129.0"," 462.3"," 337.3"," 100.0","  50.0"," 150.0"," 187.3","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","66.432"," 403.0"," 278.0","  25.0","  88.0"," 113.0"," 165.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","68.307","N/A","N/A","N/A","N/A","N/A","N/A"," 495.3"," 370.3"," 100.0","  50.0"," 150.0"," 220.3","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","69.245"," 367.4"," 242.4","  25.0","  88.0"," 113.0"," 129.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","70.182","N/A","N/A","N/A","N/A","N/A","N/A"," 469.2"," 344.2"," 100.0","  50.0"," 150.0"," 194.2","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","71.120"," 393.9"," 268.9","  25.0","  88.0"," 113.0"," 155.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","72.057","N/A","N/A","N/A","N/A","N/A","N/A"," 495.7"," 370.7"," 100.0","  50.0"," 150.0"," 220.7","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","72.995"," 366.8"," 241.8","  25.0","  88.0"," 113.0"," 128.8"," 462.1"," 337.1"," 100.0","  50.0"," 150.0"," 187.1","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","73.932"," 403.2"," 278.2","  25.0","  88.0"," 113.0"," 165.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","74.870","N/A","N/A","N/A","N/A","N/A","N/A"," 495.7"," 370.7"," 100.0","  50.0"," 150.0"," 220.7","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","75.807"," 366.4"," 241.4","  25.0","  88.0"," 113.0"," 128.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","80.495","N/A","N/A","N/A","N/A","N/A","N/A"," 469.3"," 344.3"," 100.0","  50.0"," 150.0"," 194.3","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","81.432"," 393.7"," 268.7","  25.0","  88.0"," 113.0"," 155.7"," 486.9"," 361.9"," 100.0","  50.0"," 150.0"," 211.9","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","82.370"," 379.6"," 254.6","  25.0","  88.0"," 113.0"," 141.6"," 461.0"," 336.0"," 100.0","  50.0"," 150.0"," 186.0","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","83.307"," 404.1"," 279.1","  25.0","  88.0"," 113.0"," 166.1"," 485.6"," 360.6"," 100.0","  50.0"," 150.0"," 210.6","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","84.245"," 380.4"," 255.4","  25.0","  88.0"," 113.0"," 142.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","85.182","N/A","N/A","N/A","N/A","N/A","N/A"," 469.7"," 344.7"," 100.0","  50.0"," 150.0"," 194.7","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","86.120"," 393.6"," 268.6","  25.0","  88.0"," 113.0"," 155.6"," 486.9"," 361.9"," 100.0","  50.0"," 150.0"," 211.9","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","87.057"," 379.2"," 254.2","  25.0","  88.0"," 113.0"," 141.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","88.932","N/A","N/A","N/A","N/A","N/A","N/A"," 469.3"," 344.3"," 100.0","  50.0"," 150.0"," 194.3","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","89.870"," 394.1"," 269.1","  25.0","  88.0"," 113.0"," 156.1"," 486.8"," 361.8"," 100.0","  50.0"," 150.0"," 211.8","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","90.807"," 379.3"," 254.3","  25.0","  88.0"," 113.0"," 141.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","96.432","N/A","N/A","N/A","N/A","N/A","N/A"," 469.5"," 344.5"," 100.0","  50.0"," 150.0"," 194.5","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","97.370"," 393.9"," 268.9","  25.0","  88.0"," 113.0"," 155.9"," 486.7"," 361.7"," 100.0","  50.0"," 150.0"," 211.7","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","98.307"," 379.4"," 254.4","  25.0","  88.0"," 113.0"," 141.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","99.245","N/A","N/A","N/A","N/A","N/A","N/A"," 469.5"," 344.5"," 100.0","  50.0"," 150.0"," 194.5","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","100.182"," 393.3"," 268.3","  25.0","  88.0"," 113.0"," 155.3"," 487.1"," 362.1"," 100.0","  50.0"," 150.0"," 212.1","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","101.120"," 379.5"," 254.5","  25.0","  88.0"," 113.0"," 141.5"," 461.0"," 336.0"," 100.0","  50.0"," 150.0"," 186.0","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","102.057"," 404.2"," 279.2","  25.0","  88.0"," 113.0"," 166.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","102.995","N/A","N/A","N/A","N/A","N/A","N/A"," 495.6"," 370.6"," 100.0","  50.0"," 150.0"," 220.6","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","103.932"," 366.5"," 241.5","  25.0","  88.0"," 113.0"," 128.5"," 462.4"," 337.4"," 100.0","  50.0"," 150.0"," 187.4","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","104.870"," 403.3"," 278.3","  25.0","  88.0"," 113.0"," 165.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","105.807","N/A","N/A","N/A","N/A","N/A","N/A"," 495.9"," 370.9"," 100.0","  50.0"," 150.0"," 220.9","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","106.745"," 366.6"," 241.6","  25.0","  88.0"," 113.0"," 128.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","107.682","N/A","N/A","N/A","N/A","N/A","N/A"," 469.2"," 344.2"," 100.0","  50.0"," 150.0"," 194.2","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","108.620"," 393.9"," 268.9","  25.0","  88.0"," 113.0"," 155.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","109.557","N/A","N/A","N/A","N/A","N/A","N/A"," 495.7"," 370.7"," 100.0","  50.0"," 150.0"," 220.7","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","110.495"," 366.8"," 241.8","  25.0","  88.0"," 113.0"," 128.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","115.182","N/A","N/A","N/A","N/A","N/A","N/A"," 469.4"," 344.4"," 100.0","  50.0"," 150.0"," 194.4","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","116.120"," 394.0"," 269.0","  25.0","  88.0"," 113.0"," 156.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","117.995","N/A","N/A","N/A","N/A","N/A","N/A"," 495.0"," 370.0"," 100.0","  50.0"," 150.0"," 220.0","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","118.932"," 367.2"," 242.2","  25.0","  88.0"," 113.0"," 129.2"," 462.2"," 337.2"," 100.0","  50.0"," 150.0"," 187.2","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","119.870"," 403.5"," 278.5","  25.0","  88.0"," 113.0"," 165.5"," 485.7"," 360.7"," 100.0","  50.0"," 150.0"," 210.7","-0.469"
"/Principal/BANK_502/DDR_DQ30","Pass","Write rank(1,2)","U1.Y26","U3.F2","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","120.807"," 380.1"," 255.1","  25.0","  88.0"," 113.0"," 142.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 2.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 3.336","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 4.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 5.211","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 6.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 7.086","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 9.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","10.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","11.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","12.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","13.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","14.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","15.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","16.461","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","17.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","18.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","19.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","20.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","21.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","22.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","24.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","25.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","26.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","27.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","28.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","29.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","30.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","31.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","32.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","33.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","34.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","35.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","36.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","37.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","39.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","40.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","41.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","42.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","43.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","44.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","45.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","46.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","47.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","48.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","49.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","50.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","51.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","52.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","54.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","55.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","56.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","57.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","58.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","59.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","60.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","61.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","62.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","63.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","64.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","65.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","66.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","67.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","69.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","70.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","71.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","72.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","73.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","74.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","75.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","76.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","77.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","78.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","79.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","80.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","81.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","82.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","84.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","85.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","86.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","87.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","88.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","89.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","90.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","91.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","92.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","93.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","94.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","95.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","96.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","97.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","99.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","100.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","101.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","102.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","103.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","104.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","105.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","106.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","107.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","108.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","109.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","110.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","111.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","112.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","114.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","115.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","116.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","117.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","118.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","119.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","120.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","121.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,1)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","122.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 2.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 3.336","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 4.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 5.211","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 6.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 7.086","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 9.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","10.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","11.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","12.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","13.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","14.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","15.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","16.461","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","17.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","18.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","19.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","20.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","21.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","22.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","24.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","25.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","26.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","27.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","28.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","29.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","30.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","31.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","32.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","33.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","34.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","35.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","36.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","37.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","39.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","40.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","41.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","42.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","43.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","44.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","45.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","46.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","47.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","48.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","49.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","50.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","51.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","52.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","54.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","55.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","56.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","57.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","58.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","59.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","60.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","61.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","62.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","63.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","64.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","65.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","66.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","67.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","69.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","70.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","71.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","72.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","73.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","74.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","75.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","76.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","77.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","78.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","79.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","80.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","81.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","82.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","84.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","85.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","86.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","87.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","88.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","89.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","90.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","91.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","92.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","93.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","94.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","95.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","96.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","97.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","99.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","100.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","101.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","102.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","103.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","104.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","105.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","106.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","107.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","108.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","109.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","110.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","111.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","112.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","114.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","115.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","116.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","117.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","118.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","119.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","120.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","121.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ30","Fail","Read rank(1,2)","U1.Y26","U1.Y26","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","122.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 2.682"," 402.7"," 277.7","  25.0","  88.0"," 113.0"," 164.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 5.495","N/A","N/A","N/A","N/A","N/A","N/A"," 450.0"," 325.0"," 100.0","  50.0"," 150.0"," 175.0","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 6.432"," 414.3"," 289.3","  25.0","  88.0"," 113.0"," 176.3"," 464.7"," 339.7"," 100.0","  50.0"," 150.0"," 189.7","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 7.370"," 403.4"," 278.4","  25.0","  88.0"," 113.0"," 165.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 8.307","N/A","N/A","N/A","N/A","N/A","N/A"," 451.1"," 326.1"," 100.0","  50.0"," 150.0"," 176.1","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3"," 9.245"," 414.4"," 289.4","  25.0","  88.0"," 113.0"," 176.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","11.120","N/A","N/A","N/A","N/A","N/A","N/A"," 475.4"," 350.4"," 100.0","  50.0"," 150.0"," 200.4","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","12.057"," 387.8"," 262.8","  25.0","  88.0"," 113.0"," 149.8"," 438.3"," 313.3"," 100.0","  50.0"," 150.0"," 163.3","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","12.995"," 428.6"," 303.6","  25.0","  88.0"," 113.0"," 190.6"," 463.8"," 338.8"," 100.0","  50.0"," 150.0"," 188.8","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","13.932"," 402.5"," 277.5","  25.0","  88.0"," 113.0"," 164.5"," 436.9"," 311.9"," 100.0","  50.0"," 150.0"," 161.9","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","14.870"," 429.3"," 304.3","  25.0","  88.0"," 113.0"," 191.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","15.807","N/A","N/A","N/A","N/A","N/A","N/A"," 476.1"," 351.1"," 100.0","  50.0"," 150.0"," 201.1","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","16.745"," 387.9"," 262.9","  25.0","  88.0"," 113.0"," 149.9"," 437.9"," 312.9"," 100.0","  50.0"," 150.0"," 162.9","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","17.682"," 428.3"," 303.3","  25.0","  88.0"," 113.0"," 190.3"," 464.0"," 339.0"," 100.0","  50.0"," 150.0"," 189.0","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","18.620"," 403.1"," 278.1","  25.0","  88.0"," 113.0"," 165.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","19.557","N/A","N/A","N/A","N/A","N/A","N/A"," 450.8"," 325.8"," 100.0","  50.0"," 150.0"," 175.8","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","20.495"," 414.6"," 289.6","  25.0","  88.0"," 113.0"," 176.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","21.432","N/A","N/A","N/A","N/A","N/A","N/A"," 476.1"," 351.1"," 100.0","  50.0"," 150.0"," 201.1","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","22.370"," 387.9"," 262.9","  25.0","  88.0"," 113.0"," 149.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","23.307","N/A","N/A","N/A","N/A","N/A","N/A"," 450.7"," 325.7"," 100.0","  50.0"," 150.0"," 175.7","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","24.245"," 414.6"," 289.6","  25.0","  88.0"," 113.0"," 176.6"," 464.4"," 339.4"," 100.0","  50.0"," 150.0"," 189.4","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","25.182"," 402.9"," 277.9","  25.0","  88.0"," 113.0"," 164.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","26.120","N/A","N/A","N/A","N/A","N/A","N/A"," 450.5"," 325.5"," 100.0","  50.0"," 150.0"," 175.5","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","27.057"," 414.3"," 289.3","  25.0","  88.0"," 113.0"," 176.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","28.932","N/A","N/A","N/A","N/A","N/A","N/A"," 475.6"," 350.6"," 100.0","  50.0"," 150.0"," 200.6","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","29.870"," 388.2"," 263.2","  25.0","  88.0"," 113.0"," 150.2"," 437.8"," 312.8"," 100.0","  50.0"," 150.0"," 162.8","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","30.807"," 428.4"," 303.4","  25.0","  88.0"," 113.0"," 190.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","31.745","N/A","N/A","N/A","N/A","N/A","N/A"," 475.9"," 350.9"," 100.0","  50.0"," 150.0"," 200.9","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","32.682"," 387.5"," 262.5","  25.0","  88.0"," 113.0"," 149.5"," 438.1"," 313.1"," 100.0","  50.0"," 150.0"," 163.1","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","33.620"," 428.7"," 303.7","  25.0","  88.0"," 113.0"," 190.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","34.557","N/A","N/A","N/A","N/A","N/A","N/A"," 476.2"," 351.2"," 100.0","  50.0"," 150.0"," 201.2","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","35.495"," 387.8"," 262.8","  25.0","  88.0"," 113.0"," 149.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","38.307","N/A","N/A","N/A","N/A","N/A","N/A"," 450.2"," 325.2"," 100.0","  50.0"," 150.0"," 175.2","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","39.245"," 414.9"," 289.9","  25.0","  88.0"," 113.0"," 176.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","40.182","N/A","N/A","N/A","N/A","N/A","N/A"," 476.2"," 351.2"," 100.0","  50.0"," 150.0"," 201.2","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","41.120"," 387.8"," 262.8","  25.0","  88.0"," 113.0"," 149.8"," 438.1"," 313.1"," 100.0","  50.0"," 150.0"," 163.1","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","42.057"," 428.3"," 303.3","  25.0","  88.0"," 113.0"," 190.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","43.932","N/A","N/A","N/A","N/A","N/A","N/A"," 475.9"," 350.9"," 100.0","  50.0"," 150.0"," 200.9","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","44.870"," 387.9"," 262.9","  25.0","  88.0"," 113.0"," 149.9"," 437.9"," 312.9"," 100.0","  50.0"," 150.0"," 162.9","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","45.807"," 428.4"," 303.4","  25.0","  88.0"," 113.0"," 190.4"," 464.2"," 339.2"," 100.0","  50.0"," 150.0"," 189.2","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","46.745"," 402.7"," 277.7","  25.0","  88.0"," 113.0"," 164.7"," 436.5"," 311.5"," 100.0","  50.0"," 150.0"," 161.5","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","47.682"," 429.1"," 304.1","  25.0","  88.0"," 113.0"," 191.1"," 464.2"," 339.2"," 100.0","  50.0"," 150.0"," 189.2","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","48.620"," 402.6"," 277.6","  25.0","  88.0"," 113.0"," 164.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","51.432","N/A","N/A","N/A","N/A","N/A","N/A"," 450.2"," 325.2"," 100.0","  50.0"," 150.0"," 175.2","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","52.370"," 414.9"," 289.9","  25.0","  88.0"," 113.0"," 176.9"," 464.5"," 339.5"," 100.0","  50.0"," 150.0"," 189.5","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","53.307"," 402.8"," 277.8","  25.0","  88.0"," 113.0"," 164.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","55.182","N/A","N/A","N/A","N/A","N/A","N/A"," 450.2"," 325.2"," 100.0","  50.0"," 150.0"," 175.2","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","56.120"," 414.9"," 289.9","  25.0","  88.0"," 113.0"," 176.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","59.870","N/A","N/A","N/A","N/A","N/A","N/A"," 475.6"," 350.6"," 100.0","  50.0"," 150.0"," 200.6","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","60.807"," 387.7"," 262.7","  25.0","  88.0"," 113.0"," 149.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","64.557","N/A","N/A","N/A","N/A","N/A","N/A"," 450.2"," 325.2"," 100.0","  50.0"," 150.0"," 175.2","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","65.495"," 414.9"," 289.9","  25.0","  88.0"," 113.0"," 176.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","70.182","N/A","N/A","N/A","N/A","N/A","N/A"," 475.8"," 350.8"," 100.0","  50.0"," 150.0"," 200.8","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","71.120"," 387.9"," 262.9","  25.0","  88.0"," 113.0"," 149.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","72.057","N/A","N/A","N/A","N/A","N/A","N/A"," 450.5"," 325.5"," 100.0","  50.0"," 150.0"," 175.5","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","72.995"," 414.7"," 289.7","  25.0","  88.0"," 113.0"," 176.7"," 464.5"," 339.5"," 100.0","  50.0"," 150.0"," 189.5","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","73.932"," 402.8"," 277.8","  25.0","  88.0"," 113.0"," 164.8"," 436.7"," 311.7"," 100.0","  50.0"," 150.0"," 161.7","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","74.870"," 429.5"," 304.5","  25.0","  88.0"," 113.0"," 191.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","75.807","N/A","N/A","N/A","N/A","N/A","N/A"," 476.1"," 351.1"," 100.0","  50.0"," 150.0"," 201.1","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","76.745"," 387.8"," 262.8","  25.0","  88.0"," 113.0"," 149.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","77.682","N/A","N/A","N/A","N/A","N/A","N/A"," 450.6"," 325.6"," 100.0","  50.0"," 150.0"," 175.6","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","78.620"," 414.7"," 289.7","  25.0","  88.0"," 113.0"," 176.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","81.432","N/A","N/A","N/A","N/A","N/A","N/A"," 475.9"," 350.9"," 100.0","  50.0"," 150.0"," 200.9","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","82.370"," 387.8"," 262.8","  25.0","  88.0"," 113.0"," 149.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","83.307","N/A","N/A","N/A","N/A","N/A","N/A"," 450.6"," 325.6"," 100.0","  50.0"," 150.0"," 175.6","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","84.245"," 414.6"," 289.6","  25.0","  88.0"," 113.0"," 176.6"," 464.7"," 339.7"," 100.0","  50.0"," 150.0"," 189.7","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","85.182"," 402.7"," 277.7","  25.0","  88.0"," 113.0"," 164.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","87.995","N/A","N/A","N/A","N/A","N/A","N/A"," 450.0"," 325.0"," 100.0","  50.0"," 150.0"," 175.0","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","88.932"," 414.6"," 289.6","  25.0","  88.0"," 113.0"," 176.6"," 464.7"," 339.7"," 100.0","  50.0"," 150.0"," 189.7","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","89.870"," 403.1"," 278.1","  25.0","  88.0"," 113.0"," 165.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","92.682","N/A","N/A","N/A","N/A","N/A","N/A"," 450.2"," 325.2"," 100.0","  50.0"," 150.0"," 175.2","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","93.620"," 414.8"," 289.8","  25.0","  88.0"," 113.0"," 176.8"," 464.5"," 339.5"," 100.0","  50.0"," 150.0"," 189.5","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","94.557"," 402.9"," 277.9","  25.0","  88.0"," 113.0"," 164.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","95.495","N/A","N/A","N/A","N/A","N/A","N/A"," 450.7"," 325.7"," 100.0","  50.0"," 150.0"," 175.7","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","96.432"," 414.2"," 289.2","  25.0","  88.0"," 113.0"," 176.2"," 464.7"," 339.7"," 100.0","  50.0"," 150.0"," 189.7","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","97.370"," 403.1"," 278.1","  25.0","  88.0"," 113.0"," 165.1"," 436.7"," 311.7"," 100.0","  50.0"," 150.0"," 161.7","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","98.307"," 429.1"," 304.1","  25.0","  88.0"," 113.0"," 191.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","99.245","N/A","N/A","N/A","N/A","N/A","N/A"," 476.0"," 351.0"," 100.0","  50.0"," 150.0"," 201.0","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","100.182"," 387.6"," 262.6","  25.0","  88.0"," 113.0"," 149.6"," 438.2"," 313.2"," 100.0","  50.0"," 150.0"," 163.2","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","101.120"," 428.6"," 303.6","  25.0","  88.0"," 113.0"," 190.6"," 463.7"," 338.7"," 100.0","  50.0"," 150.0"," 188.7","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","102.057"," 402.8"," 277.8","  25.0","  88.0"," 113.0"," 164.8"," 436.7"," 311.7"," 100.0","  50.0"," 150.0"," 161.7","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","102.995"," 429.3"," 304.3","  25.0","  88.0"," 113.0"," 191.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","108.620","N/A","N/A","N/A","N/A","N/A","N/A"," 475.7"," 350.7"," 100.0","  50.0"," 150.0"," 200.7","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","109.557"," 387.6"," 262.6","  25.0","  88.0"," 113.0"," 149.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","111.432","N/A","N/A","N/A","N/A","N/A","N/A"," 449.9"," 324.9"," 100.0","  50.0"," 150.0"," 174.9","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","112.370"," 415.1"," 290.1","  25.0","  88.0"," 113.0"," 177.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","114.245","N/A","N/A","N/A","N/A","N/A","N/A"," 475.5"," 350.5"," 100.0","  50.0"," 150.0"," 200.5","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","115.182"," 387.8"," 262.8","  25.0","  88.0"," 113.0"," 149.8"," 438.0"," 313.0"," 100.0","  50.0"," 150.0"," 163.0","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","116.120"," 428.8"," 303.8","  25.0","  88.0"," 113.0"," 190.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","117.057","N/A","N/A","N/A","N/A","N/A","N/A"," 476.2"," 351.2"," 100.0","  50.0"," 150.0"," 201.2","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","117.995"," 387.7"," 262.7","  25.0","  88.0"," 113.0"," 149.7"," 437.8"," 312.8"," 100.0","  50.0"," 150.0"," 162.8","-0.469"
"/Principal/BANK_502/DDR_DQ31","Pass","Write rank(1,2)","U1.W23","U3.F7","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U3.F3&G3","118.932"," 428.6"," 303.6","  25.0","  88.0"," 113.0"," 190.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 2.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 3.336","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 4.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 5.211","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 6.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 7.086","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 9.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","10.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","11.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","12.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","13.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","14.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","15.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","16.461","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","17.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","18.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","19.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","20.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","21.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","22.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","24.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","25.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","26.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","27.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","28.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","29.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","30.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","31.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","32.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","33.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","34.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","35.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","36.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","37.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","39.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","40.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","41.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","42.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","43.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","44.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","45.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","46.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","47.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","48.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","49.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","50.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","51.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","52.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","54.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","55.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","56.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","57.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","58.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","59.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","60.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","61.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","62.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","63.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","64.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","65.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","66.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","67.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","69.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","70.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","71.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","72.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","73.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","74.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","75.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","76.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","77.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","78.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","79.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","80.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","81.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","82.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","84.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","85.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","86.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","87.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","88.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","89.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","90.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","91.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","92.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","93.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","94.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","95.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","96.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","97.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","99.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","100.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","101.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","102.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","103.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","104.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","105.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","106.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","107.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","108.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","109.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","110.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","111.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","112.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","114.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","115.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","116.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","117.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","118.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","119.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","120.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","121.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,1)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","122.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 2.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 3.336","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 4.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 5.211","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 6.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 7.086","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 8.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25"," 9.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","10.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","11.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","12.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","13.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","14.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","15.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","16.461","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","17.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","18.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","19.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","20.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","21.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","22.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","23.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","24.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","25.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","26.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","27.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","28.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","29.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","30.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","31.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","32.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","33.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","34.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","35.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","36.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","37.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","38.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","39.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","40.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","41.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","42.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","43.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","44.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","45.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","46.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","47.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","48.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","49.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","50.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","51.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","52.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","53.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","54.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","55.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","56.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","57.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","58.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","59.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","60.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","61.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","62.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","63.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","64.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","65.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","66.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","67.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","68.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","69.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","70.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","71.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","72.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","73.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","74.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","75.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","76.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","77.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","78.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","79.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","80.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","81.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","82.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","83.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","84.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","85.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","86.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","87.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","88.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","89.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","90.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","91.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","92.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","93.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","94.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","95.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","96.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","97.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","98.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","99.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","100.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","101.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","102.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","103.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","104.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","105.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","106.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","107.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","108.337","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","109.274","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","110.212","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","111.149","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","112.087","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.024","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","113.962","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","114.899","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","115.837","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","116.774","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","117.712","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","118.649","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","119.587","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","120.524","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","121.462","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ31","Fail","Read rank(1,2)","U1.W23","U1.W23","/Principal/BANK_502/DDR_DQS3_P","U1.W24&W25","U1.W24&W25","122.399","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 2.661"," 410.5"," 285.5","  25.0","  88.0"," 113.0"," 172.5"," 486.0"," 361.0"," 100.0","  50.0"," 150.0"," 211.0","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 3.600"," 381.8"," 256.8","  25.0","  88.0"," 113.0"," 143.8"," 458.0"," 333.0"," 100.0","  50.0"," 150.0"," 183.0","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 4.537"," 411.8"," 286.8","  25.0","  88.0"," 113.0"," 173.8"," 485.2"," 360.2"," 100.0","  50.0"," 150.0"," 210.2","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 5.475"," 382.0"," 257.0","  25.0","  88.0"," 113.0"," 144.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 6.412","N/A","N/A","N/A","N/A","N/A","N/A"," 470.7"," 345.7"," 100.0","  50.0"," 150.0"," 195.7","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 7.350"," 400.0"," 275.0","  25.0","  88.0"," 113.0"," 162.0"," 485.3"," 360.3"," 100.0","  50.0"," 150.0"," 210.3","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 8.287"," 381.4"," 256.4","  25.0","  88.0"," 113.0"," 143.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 9.225","N/A","N/A","N/A","N/A","N/A","N/A"," 470.4"," 345.4"," 100.0","  50.0"," 150.0"," 195.4","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","10.162"," 399.3"," 274.3","  25.0","  88.0"," 113.0"," 161.3"," 485.9"," 360.9"," 100.0","  50.0"," 150.0"," 210.9","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","11.100"," 381.9"," 256.9","  25.0","  88.0"," 113.0"," 143.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","12.037","N/A","N/A","N/A","N/A","N/A","N/A"," 470.8"," 345.8"," 100.0","  50.0"," 150.0"," 195.8","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","12.975"," 399.6"," 274.6","  25.0","  88.0"," 113.0"," 161.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","13.912","N/A","N/A","N/A","N/A","N/A","N/A"," 494.2"," 369.2"," 100.0","  50.0"," 150.0"," 219.2","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","14.850"," 369.1"," 244.1","  25.0","  88.0"," 113.0"," 131.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","15.787","N/A","N/A","N/A","N/A","N/A","N/A"," 470.8"," 345.8"," 100.0","  50.0"," 150.0"," 195.8","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","16.725"," 399.7"," 274.7","  25.0","  88.0"," 113.0"," 161.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","18.600","N/A","N/A","N/A","N/A","N/A","N/A"," 493.4"," 368.4"," 100.0","  50.0"," 150.0"," 218.4","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","19.537"," 369.8"," 244.8","  25.0","  88.0"," 113.0"," 131.8"," 459.7"," 334.7"," 100.0","  50.0"," 150.0"," 184.7","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","20.475"," 411.3"," 286.3","  25.0","  88.0"," 113.0"," 173.3"," 484.6"," 359.6"," 100.0","  50.0"," 150.0"," 209.6","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","21.412"," 381.9"," 256.9","  25.0","  88.0"," 113.0"," 143.9"," 458.4"," 333.4"," 100.0","  50.0"," 150.0"," 183.4","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","22.349"," 411.7"," 286.7","  25.0","  88.0"," 113.0"," 173.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","24.225","N/A","N/A","N/A","N/A","N/A","N/A"," 493.7"," 368.7"," 100.0","  50.0"," 150.0"," 218.7","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","25.162"," 369.5"," 244.5","  25.0","  88.0"," 113.0"," 131.5"," 459.9"," 334.9"," 100.0","  50.0"," 150.0"," 184.9","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","26.100"," 411.2"," 286.2","  25.0","  88.0"," 113.0"," 173.2"," 484.8"," 359.8"," 100.0","  50.0"," 150.0"," 209.8","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","27.037"," 381.8"," 256.8","  25.0","  88.0"," 113.0"," 143.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","28.912","N/A","N/A","N/A","N/A","N/A","N/A"," 470.1"," 345.1"," 100.0","  50.0"," 150.0"," 195.1","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","29.849"," 399.9"," 274.9","  25.0","  88.0"," 113.0"," 161.9"," 485.5"," 360.5"," 100.0","  50.0"," 150.0"," 210.5","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","30.787"," 381.7"," 256.7","  25.0","  88.0"," 113.0"," 143.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","31.725","N/A","N/A","N/A","N/A","N/A","N/A"," 470.6"," 345.6"," 100.0","  50.0"," 150.0"," 195.6","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","32.662"," 399.3"," 274.3","  25.0","  88.0"," 113.0"," 161.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","33.600","N/A","N/A","N/A","N/A","N/A","N/A"," 493.8"," 368.8"," 100.0","  50.0"," 150.0"," 218.8","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","34.537"," 369.4"," 244.4","  25.0","  88.0"," 113.0"," 131.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","35.475","N/A","N/A","N/A","N/A","N/A","N/A"," 470.4"," 345.4"," 100.0","  50.0"," 150.0"," 195.4","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","36.412"," 399.3"," 274.3","  25.0","  88.0"," 113.0"," 161.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","38.287","N/A","N/A","N/A","N/A","N/A","N/A"," 493.9"," 368.9"," 100.0","  50.0"," 150.0"," 218.9","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","39.224"," 369.5"," 244.5","  25.0","  88.0"," 113.0"," 131.5"," 460.0"," 335.0"," 100.0","  50.0"," 150.0"," 185.0","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","40.162"," 410.9"," 285.9","  25.0","  88.0"," 113.0"," 172.9"," 485.1"," 360.1"," 100.0","  50.0"," 150.0"," 210.1","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","41.100"," 382.1"," 257.1","  25.0","  88.0"," 113.0"," 144.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","42.037","N/A","N/A","N/A","N/A","N/A","N/A"," 470.7"," 345.7"," 100.0","  50.0"," 150.0"," 195.7","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","42.974"," 399.4"," 274.4","  25.0","  88.0"," 113.0"," 161.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","46.724","N/A","N/A","N/A","N/A","N/A","N/A"," 494.1"," 369.1"," 100.0","  50.0"," 150.0"," 219.1","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","47.662"," 369.1"," 244.1","  25.0","  88.0"," 113.0"," 131.1"," 460.0"," 335.0"," 100.0","  50.0"," 150.0"," 185.0","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","48.599"," 411.0"," 286.0","  25.0","  88.0"," 113.0"," 173.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","51.412","N/A","N/A","N/A","N/A","N/A","N/A"," 494.3"," 369.3"," 100.0","  50.0"," 150.0"," 219.3","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","52.349"," 369.3"," 244.3","  25.0","  88.0"," 113.0"," 131.3"," 459.8"," 334.8"," 100.0","  50.0"," 150.0"," 184.8","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","53.287"," 410.9"," 285.9","  25.0","  88.0"," 113.0"," 172.9"," 485.4"," 360.4"," 100.0","  50.0"," 150.0"," 210.4","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","54.225"," 381.8"," 256.8","  25.0","  88.0"," 113.0"," 143.8"," 458.2"," 333.2"," 100.0","  50.0"," 150.0"," 183.2","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","55.162"," 412.0"," 287.0","  25.0","  88.0"," 113.0"," 174.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","57.037","N/A","N/A","N/A","N/A","N/A","N/A"," 494.0"," 369.0"," 100.0","  50.0"," 150.0"," 219.0","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","57.975"," 369.5"," 244.5","  25.0","  88.0"," 113.0"," 131.5"," 459.7"," 334.7"," 100.0","  50.0"," 150.0"," 184.7","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","58.912"," 411.1"," 286.1","  25.0","  88.0"," 113.0"," 173.1"," 484.9"," 359.9"," 100.0","  50.0"," 150.0"," 209.9","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","59.850"," 382.0"," 257.0","  25.0","  88.0"," 113.0"," 144.0"," 458.3"," 333.3"," 100.0","  50.0"," 150.0"," 183.3","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","60.787"," 411.8"," 286.8","  25.0","  88.0"," 113.0"," 173.8"," 484.8"," 359.8"," 100.0","  50.0"," 150.0"," 209.8","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","61.725"," 382.1"," 257.1","  25.0","  88.0"," 113.0"," 144.1"," 458.3"," 333.3"," 100.0","  50.0"," 150.0"," 183.3","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","62.662"," 411.5"," 286.5","  25.0","  88.0"," 113.0"," 173.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","64.537","N/A","N/A","N/A","N/A","N/A","N/A"," 493.6"," 368.6"," 100.0","  50.0"," 150.0"," 218.6","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","65.475"," 369.7"," 244.7","  25.0","  88.0"," 113.0"," 131.7"," 459.8"," 334.8"," 100.0","  50.0"," 150.0"," 184.8","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","66.412"," 411.0"," 286.0","  25.0","  88.0"," 113.0"," 173.0"," 484.9"," 359.9"," 100.0","  50.0"," 150.0"," 209.9","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","67.350"," 382.2"," 257.2","  25.0","  88.0"," 113.0"," 144.2"," 458.1"," 333.1"," 100.0","  50.0"," 150.0"," 183.1","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","68.287"," 411.9"," 286.9","  25.0","  88.0"," 113.0"," 173.9"," 484.7"," 359.7"," 100.0","  50.0"," 150.0"," 209.7","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","69.225"," 382.1"," 257.1","  25.0","  88.0"," 113.0"," 144.1"," 458.3"," 333.3"," 100.0","  50.0"," 150.0"," 183.3","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","70.162"," 411.7"," 286.7","  25.0","  88.0"," 113.0"," 173.7"," 484.9"," 359.9"," 100.0","  50.0"," 150.0"," 209.9","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","71.100"," 382.3"," 257.3","  25.0","  88.0"," 113.0"," 144.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","72.037","N/A","N/A","N/A","N/A","N/A","N/A"," 470.6"," 345.6"," 100.0","  50.0"," 150.0"," 195.6","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","72.974"," 399.4"," 274.4","  25.0","  88.0"," 113.0"," 161.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","75.787","N/A","N/A","N/A","N/A","N/A","N/A"," 494.1"," 369.1"," 100.0","  50.0"," 150.0"," 219.1","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","76.725"," 369.6"," 244.6","  25.0","  88.0"," 113.0"," 131.6"," 459.8"," 334.8"," 100.0","  50.0"," 150.0"," 184.8","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","77.662"," 411.2"," 286.2","  25.0","  88.0"," 113.0"," 173.2"," 484.8"," 359.8"," 100.0","  50.0"," 150.0"," 209.8","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","78.600"," 382.1"," 257.1","  25.0","  88.0"," 113.0"," 144.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","79.537","N/A","N/A","N/A","N/A","N/A","N/A"," 470.6"," 345.6"," 100.0","  50.0"," 150.0"," 195.6","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","80.475"," 399.5"," 274.5","  25.0","  88.0"," 113.0"," 161.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","83.287","N/A","N/A","N/A","N/A","N/A","N/A"," 494.0"," 369.0"," 100.0","  50.0"," 150.0"," 219.0","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","84.225"," 369.7"," 244.7","  25.0","  88.0"," 113.0"," 131.7"," 459.6"," 334.6"," 100.0","  50.0"," 150.0"," 184.6","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","85.162"," 411.0"," 286.0","  25.0","  88.0"," 113.0"," 173.0"," 485.1"," 360.1"," 100.0","  50.0"," 150.0"," 210.1","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","86.100"," 381.9"," 256.9","  25.0","  88.0"," 113.0"," 143.9"," 458.3"," 333.3"," 100.0","  50.0"," 150.0"," 183.3","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","87.037"," 411.7"," 286.7","  25.0","  88.0"," 113.0"," 173.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","89.850","N/A","N/A","N/A","N/A","N/A","N/A"," 493.8"," 368.8"," 100.0","  50.0"," 150.0"," 218.8","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","90.787"," 369.6"," 244.6","  25.0","  88.0"," 113.0"," 131.6"," 459.6"," 334.6"," 100.0","  50.0"," 150.0"," 184.6","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","91.725"," 411.3"," 286.3","  25.0","  88.0"," 113.0"," 173.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","92.662","N/A","N/A","N/A","N/A","N/A","N/A"," 494.2"," 369.2"," 100.0","  50.0"," 150.0"," 219.2","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","93.599"," 368.9"," 243.9","  25.0","  88.0"," 113.0"," 130.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","94.537","N/A","N/A","N/A","N/A","N/A","N/A"," 470.6"," 345.6"," 100.0","  50.0"," 150.0"," 195.6","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","95.475"," 399.7"," 274.7","  25.0","  88.0"," 113.0"," 161.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","97.350","N/A","N/A","N/A","N/A","N/A","N/A"," 493.8"," 368.8"," 100.0","  50.0"," 150.0"," 218.8","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","98.287"," 369.5"," 244.5","  25.0","  88.0"," 113.0"," 131.5"," 459.9"," 334.9"," 100.0","  50.0"," 150.0"," 184.9","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","99.224"," 411.0"," 286.0","  25.0","  88.0"," 113.0"," 173.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","102.037","N/A","N/A","N/A","N/A","N/A","N/A"," 493.9"," 368.9"," 100.0","  50.0"," 150.0"," 218.9","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","102.975"," 369.5"," 244.5","  25.0","  88.0"," 113.0"," 131.5"," 459.7"," 334.7"," 100.0","  50.0"," 150.0"," 184.7","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","103.912"," 411.1"," 286.1","  25.0","  88.0"," 113.0"," 173.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","104.849","N/A","N/A","N/A","N/A","N/A","N/A"," 494.2"," 369.2"," 100.0","  50.0"," 150.0"," 219.2","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","105.787"," 369.0"," 244.0","  25.0","  88.0"," 113.0"," 131.0"," 459.9"," 334.9"," 100.0","  50.0"," 150.0"," 184.9","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","106.725"," 411.0"," 286.0","  25.0","  88.0"," 113.0"," 173.0"," 484.8"," 359.8"," 100.0","  50.0"," 150.0"," 209.8","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","107.662"," 381.9"," 256.9","  25.0","  88.0"," 113.0"," 143.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","109.537","N/A","N/A","N/A","N/A","N/A","N/A"," 470.0"," 345.0"," 100.0","  50.0"," 150.0"," 195.0","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","110.475"," 400.2"," 275.2","  25.0","  88.0"," 113.0"," 162.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","112.349","N/A","N/A","N/A","N/A","N/A","N/A"," 493.8"," 368.8"," 100.0","  50.0"," 150.0"," 218.8","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","113.287"," 369.7"," 244.7","  25.0","  88.0"," 113.0"," 131.7"," 459.9"," 334.9"," 100.0","  50.0"," 150.0"," 184.9","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","114.225"," 411.2"," 286.2","  25.0","  88.0"," 113.0"," 173.2"," 484.7"," 359.7"," 100.0","  50.0"," 150.0"," 209.7","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","115.162"," 382.2"," 257.2","  25.0","  88.0"," 113.0"," 144.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","116.100","N/A","N/A","N/A","N/A","N/A","N/A"," 470.4"," 345.4"," 100.0","  50.0"," 150.0"," 195.4","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","117.037"," 399.7"," 274.7","  25.0","  88.0"," 113.0"," 161.7"," 485.3"," 360.3"," 100.0","  50.0"," 150.0"," 210.3","-0.469"
"/Principal/BANK_502/DDR_DQ4","Pass","Write rank(1,1)","U1.H26","U2.C3","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","117.975"," 381.9"," 256.9","  25.0","  88.0"," 113.0"," 143.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 2.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 3.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 4.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 5.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 6.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 8.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 9.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","10.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","11.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","12.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","13.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","14.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","15.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","16.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","17.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","18.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","19.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","20.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","21.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","23.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","24.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","25.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","26.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","27.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","28.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","29.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","30.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","31.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","32.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","33.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","34.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","35.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","36.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","38.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","39.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","40.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","41.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","42.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","43.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","44.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","45.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","46.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","47.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","48.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","49.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","50.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","51.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","53.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","54.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","55.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","56.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","57.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","58.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","59.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","60.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","61.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","62.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","63.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","64.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","65.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","66.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","68.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","69.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","70.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","71.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","72.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","73.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","74.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","75.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","76.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","77.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","78.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","79.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","80.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","81.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","83.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","84.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","85.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","86.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","87.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","88.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","89.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","90.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","91.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","92.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","93.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","94.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","95.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","96.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","98.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","99.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","100.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","101.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","102.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","103.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","104.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","105.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","106.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","107.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","108.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","109.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","110.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","111.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","113.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","114.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","115.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","116.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","117.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","118.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","119.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","120.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","121.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,1)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","122.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 2.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 3.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 4.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 5.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 6.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 8.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 9.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","10.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","11.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","12.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","13.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","14.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","15.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","16.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","17.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","18.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","19.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","20.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","21.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","23.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","24.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","25.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","26.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","27.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","28.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","29.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","30.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","31.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","32.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","33.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","34.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","35.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","36.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","38.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","39.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","40.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","41.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","42.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","43.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","44.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","45.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","46.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","47.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","48.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","49.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","50.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","51.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","53.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","54.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","55.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","56.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","57.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","58.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","59.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","60.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","61.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","62.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","63.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","64.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","65.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","66.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","68.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","69.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","70.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","71.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","72.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","73.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","74.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","75.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","76.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","77.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","78.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","79.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","80.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","81.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","83.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","84.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","85.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","86.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","87.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","88.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","89.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","90.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","91.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","92.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","93.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","94.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","95.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","96.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","98.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","99.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","100.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","101.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","102.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","103.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","104.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","105.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","106.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","107.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","108.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","109.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","110.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","111.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","113.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","114.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","115.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","116.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","117.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","118.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","119.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","120.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","121.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ4","Fail","Read rank(1,2)","U1.H26","U1.H26","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","122.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 2.661","N/A","N/A","N/A","N/A","N/A","N/A"," 455.6"," 330.6"," 100.0","  50.0"," 150.0"," 180.6","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 3.600"," 404.4"," 279.4","  25.0","  88.0"," 113.0"," 166.4"," 480.2"," 355.2"," 100.0","  50.0"," 150.0"," 205.2","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 4.537"," 390.1"," 265.1","  25.0","  88.0"," 113.0"," 152.1"," 449.9"," 324.9"," 100.0","  50.0"," 150.0"," 174.9","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 5.475"," 414.7"," 289.7","  25.0","  88.0"," 113.0"," 176.7"," 478.6"," 353.6"," 100.0","  50.0"," 150.0"," 203.6","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 6.412"," 390.8"," 265.8","  25.0","  88.0"," 113.0"," 152.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 7.350","N/A","N/A","N/A","N/A","N/A","N/A"," 455.0"," 330.0"," 100.0","  50.0"," 150.0"," 180.0","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 8.287"," 403.7"," 278.7","  25.0","  88.0"," 113.0"," 165.7"," 480.5"," 355.5"," 100.0","  50.0"," 150.0"," 205.5","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 9.225"," 390.6"," 265.6","  25.0","  88.0"," 113.0"," 152.6"," 449.7"," 324.7"," 100.0","  50.0"," 150.0"," 174.7","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","10.162"," 414.2"," 289.2","  25.0","  88.0"," 113.0"," 176.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","11.100","N/A","N/A","N/A","N/A","N/A","N/A"," 487.7"," 362.7"," 100.0","  50.0"," 150.0"," 212.7","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","12.037"," 377.4"," 252.4","  25.0","  88.0"," 113.0"," 139.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","12.975","N/A","N/A","N/A","N/A","N/A","N/A"," 454.8"," 329.8"," 100.0","  50.0"," 150.0"," 179.8","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","13.912"," 403.9"," 278.9","  25.0","  88.0"," 113.0"," 165.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","15.787","N/A","N/A","N/A","N/A","N/A","N/A"," 487.2"," 362.2"," 100.0","  50.0"," 150.0"," 212.2","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","16.725"," 378.1"," 253.1","  25.0","  88.0"," 113.0"," 140.1"," 450.0"," 325.0"," 100.0","  50.0"," 150.0"," 175.0","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","17.662"," 413.6"," 288.6","  25.0","  88.0"," 113.0"," 175.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","18.600","N/A","N/A","N/A","N/A","N/A","N/A"," 487.5"," 362.5"," 100.0","  50.0"," 150.0"," 212.5","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","19.537"," 377.6"," 252.6","  25.0","  88.0"," 113.0"," 139.6"," 450.2"," 325.2"," 100.0","  50.0"," 150.0"," 175.2","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","20.475"," 413.7"," 288.7","  25.0","  88.0"," 113.0"," 175.7"," 478.8"," 353.8"," 100.0","  50.0"," 150.0"," 203.8","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","21.412"," 391.0"," 266.0","  25.0","  88.0"," 113.0"," 153.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","26.100","N/A","N/A","N/A","N/A","N/A","N/A"," 455.6"," 330.6"," 100.0","  50.0"," 150.0"," 180.6","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","27.037"," 404.0"," 279.0","  25.0","  88.0"," 113.0"," 166.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","29.849","N/A","N/A","N/A","N/A","N/A","N/A"," 487.0"," 362.0"," 100.0","  50.0"," 150.0"," 212.0","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","30.787"," 377.6"," 252.6","  25.0","  88.0"," 113.0"," 139.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","36.412","N/A","N/A","N/A","N/A","N/A","N/A"," 456.0"," 331.0"," 100.0","  50.0"," 150.0"," 181.0","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","37.350"," 404.0"," 279.0","  25.0","  88.0"," 113.0"," 166.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","40.162","N/A","N/A","N/A","N/A","N/A","N/A"," 487.1"," 362.1"," 100.0","  50.0"," 150.0"," 212.1","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","41.100"," 378.1"," 253.1","  25.0","  88.0"," 113.0"," 140.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","42.037","N/A","N/A","N/A","N/A","N/A","N/A"," 455.1"," 330.1"," 100.0","  50.0"," 150.0"," 180.1","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","42.974"," 403.9"," 278.9","  25.0","  88.0"," 113.0"," 165.9"," 480.3"," 355.3"," 100.0","  50.0"," 150.0"," 205.3","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","43.912"," 390.5"," 265.5","  25.0","  88.0"," 113.0"," 152.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","44.850","N/A","N/A","N/A","N/A","N/A","N/A"," 455.2"," 330.2"," 100.0","  50.0"," 150.0"," 180.2","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","45.787"," 403.7"," 278.7","  25.0","  88.0"," 113.0"," 165.7"," 480.2"," 355.2"," 100.0","  50.0"," 150.0"," 205.2","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","46.724"," 390.6"," 265.6","  25.0","  88.0"," 113.0"," 152.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","47.662","N/A","N/A","N/A","N/A","N/A","N/A"," 455.8"," 330.8"," 100.0","  50.0"," 150.0"," 180.8","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","48.599"," 403.7"," 278.7","  25.0","  88.0"," 113.0"," 165.7"," 480.3"," 355.3"," 100.0","  50.0"," 150.0"," 205.3","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","49.537"," 390.6"," 265.6","  25.0","  88.0"," 113.0"," 152.6"," 450.1"," 325.1"," 100.0","  50.0"," 150.0"," 175.1","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","50.475"," 414.3"," 289.3","  25.0","  88.0"," 113.0"," 176.3"," 478.6"," 353.6"," 100.0","  50.0"," 150.0"," 203.6","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","51.412"," 391.1"," 266.1","  25.0","  88.0"," 113.0"," 153.1"," 449.9"," 324.9"," 100.0","  50.0"," 150.0"," 174.9","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","52.349"," 414.4"," 289.4","  25.0","  88.0"," 113.0"," 176.4"," 478.6"," 353.6"," 100.0","  50.0"," 150.0"," 203.6","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","53.287"," 391.0"," 266.0","  25.0","  88.0"," 113.0"," 153.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","54.225","N/A","N/A","N/A","N/A","N/A","N/A"," 455.5"," 330.5"," 100.0","  50.0"," 150.0"," 180.5","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","55.162"," 403.9"," 278.9","  25.0","  88.0"," 113.0"," 165.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","56.100","N/A","N/A","N/A","N/A","N/A","N/A"," 487.4"," 362.4"," 100.0","  50.0"," 150.0"," 212.4","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","57.037"," 377.8"," 252.8","  25.0","  88.0"," 113.0"," 139.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","58.912","N/A","N/A","N/A","N/A","N/A","N/A"," 455.6"," 330.6"," 100.0","  50.0"," 150.0"," 180.6","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","59.850"," 404.3"," 279.3","  25.0","  88.0"," 113.0"," 166.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","60.787","N/A","N/A","N/A","N/A","N/A","N/A"," 487.3"," 362.3"," 100.0","  50.0"," 150.0"," 212.3","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","61.725"," 378.1"," 253.1","  25.0","  88.0"," 113.0"," 140.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","62.662","N/A","N/A","N/A","N/A","N/A","N/A"," 455.4"," 330.4"," 100.0","  50.0"," 150.0"," 180.4","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","63.600"," 404.0"," 279.0","  25.0","  88.0"," 113.0"," 166.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","66.412","N/A","N/A","N/A","N/A","N/A","N/A"," 487.0"," 362.0"," 100.0","  50.0"," 150.0"," 212.0","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","67.350"," 378.1"," 253.1","  25.0","  88.0"," 113.0"," 140.1"," 450.0"," 325.0"," 100.0","  50.0"," 150.0"," 175.0","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","68.287"," 413.6"," 288.6","  25.0","  88.0"," 113.0"," 175.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","71.100","N/A","N/A","N/A","N/A","N/A","N/A"," 486.8"," 361.8"," 100.0","  50.0"," 150.0"," 211.8","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","72.037"," 377.7"," 252.7","  25.0","  88.0"," 113.0"," 139.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","74.850","N/A","N/A","N/A","N/A","N/A","N/A"," 455.5"," 330.5"," 100.0","  50.0"," 150.0"," 180.5","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","75.787"," 403.9"," 278.9","  25.0","  88.0"," 113.0"," 165.9"," 480.2"," 355.2"," 100.0","  50.0"," 150.0"," 205.2","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","76.725"," 391.0"," 266.0","  25.0","  88.0"," 113.0"," 153.0"," 449.9"," 324.9"," 100.0","  50.0"," 150.0"," 174.9","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","77.662"," 414.4"," 289.4","  25.0","  88.0"," 113.0"," 176.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","82.350","N/A","N/A","N/A","N/A","N/A","N/A"," 487.1"," 362.1"," 100.0","  50.0"," 150.0"," 212.1","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","83.287"," 377.6"," 252.6","  25.0","  88.0"," 113.0"," 139.6"," 450.2"," 325.2"," 100.0","  50.0"," 150.0"," 175.2","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","84.225"," 413.7"," 288.7","  25.0","  88.0"," 113.0"," 175.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","87.975","N/A","N/A","N/A","N/A","N/A","N/A"," 487.2"," 362.2"," 100.0","  50.0"," 150.0"," 212.2","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","88.912"," 377.7"," 252.7","  25.0","  88.0"," 113.0"," 139.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","89.850","N/A","N/A","N/A","N/A","N/A","N/A"," 454.7"," 329.7"," 100.0","  50.0"," 150.0"," 179.7","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","90.787"," 404.2"," 279.2","  25.0","  88.0"," 113.0"," 166.2"," 480.1"," 355.1"," 100.0","  50.0"," 150.0"," 205.1","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","91.725"," 390.6"," 265.6","  25.0","  88.0"," 113.0"," 152.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","96.412","N/A","N/A","N/A","N/A","N/A","N/A"," 455.7"," 330.7"," 100.0","  50.0"," 150.0"," 180.7","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","97.350"," 404.1"," 279.1","  25.0","  88.0"," 113.0"," 166.1"," 479.9"," 354.9"," 100.0","  50.0"," 150.0"," 204.9","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","98.287"," 390.9"," 265.9","  25.0","  88.0"," 113.0"," 152.9"," 450.1"," 325.1"," 100.0","  50.0"," 150.0"," 175.1","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","99.224"," 414.0"," 289.0","  25.0","  88.0"," 113.0"," 176.0"," 478.7"," 353.7"," 100.0","  50.0"," 150.0"," 203.7","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","100.162"," 391.2"," 266.2","  25.0","  88.0"," 113.0"," 153.2"," 449.9"," 324.9"," 100.0","  50.0"," 150.0"," 174.9","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","101.100"," 414.5"," 289.5","  25.0","  88.0"," 113.0"," 176.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","102.037","N/A","N/A","N/A","N/A","N/A","N/A"," 487.7"," 362.7"," 100.0","  50.0"," 150.0"," 212.7","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","102.975"," 377.9"," 252.9","  25.0","  88.0"," 113.0"," 139.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","103.912","N/A","N/A","N/A","N/A","N/A","N/A"," 455.2"," 330.2"," 100.0","  50.0"," 150.0"," 180.2","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","104.849"," 403.8"," 278.8","  25.0","  88.0"," 113.0"," 165.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","105.787","N/A","N/A","N/A","N/A","N/A","N/A"," 487.4"," 362.4"," 100.0","  50.0"," 150.0"," 212.4","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","106.725"," 378.0"," 253.0","  25.0","  88.0"," 113.0"," 140.0"," 450.4"," 325.4"," 100.0","  50.0"," 150.0"," 175.4","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","107.662"," 413.2"," 288.2","  25.0","  88.0"," 113.0"," 175.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","108.600","N/A","N/A","N/A","N/A","N/A","N/A"," 487.6"," 362.6"," 100.0","  50.0"," 150.0"," 212.6","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","109.537"," 377.7"," 252.7","  25.0","  88.0"," 113.0"," 139.7"," 450.5"," 325.5"," 100.0","  50.0"," 150.0"," 175.5","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","110.475"," 413.5"," 288.5","  25.0","  88.0"," 113.0"," 175.5"," 478.7"," 353.7"," 100.0","  50.0"," 150.0"," 203.7","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","111.412"," 391.2"," 266.2","  25.0","  88.0"," 113.0"," 153.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","112.349","N/A","N/A","N/A","N/A","N/A","N/A"," 455.6"," 330.6"," 100.0","  50.0"," 150.0"," 180.6","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","113.287"," 403.8"," 278.8","  25.0","  88.0"," 113.0"," 165.8"," 480.2"," 355.2"," 100.0","  50.0"," 150.0"," 205.2","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","114.225"," 390.9"," 265.9","  25.0","  88.0"," 113.0"," 152.9"," 449.7"," 324.7"," 100.0","  50.0"," 150.0"," 174.7","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","115.162"," 414.4"," 289.4","  25.0","  88.0"," 113.0"," 176.4"," 478.4"," 353.4"," 100.0","  50.0"," 150.0"," 203.4","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","116.100"," 391.6"," 266.6","  25.0","  88.0"," 113.0"," 153.6"," 449.4"," 324.4"," 100.0","  50.0"," 150.0"," 174.4","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","117.037"," 414.7"," 289.7","  25.0","  88.0"," 113.0"," 176.7"," 478.3"," 353.3"," 100.0","  50.0"," 150.0"," 203.3","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","117.975"," 391.5"," 266.5","  25.0","  88.0"," 113.0"," 153.5"," 449.5"," 324.5"," 100.0","  50.0"," 150.0"," 174.5","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","118.912"," 414.5"," 289.5","  25.0","  88.0"," 113.0"," 176.5"," 478.5"," 353.5"," 100.0","  50.0"," 150.0"," 203.5","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","119.850"," 391.6"," 266.6","  25.0","  88.0"," 113.0"," 153.6"," 449.3"," 324.3"," 100.0","  50.0"," 150.0"," 174.3","-0.469"
"/Principal/BANK_502/DDR_DQ5","Pass","Write rank(1,1)","U1.H23","U2.A2","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","120.787"," 414.7"," 289.7","  25.0","  88.0"," 113.0"," 176.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 2.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 3.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 4.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 5.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 6.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 8.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 9.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","10.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","11.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","12.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","13.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","14.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","15.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","16.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","17.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","18.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","19.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","20.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","21.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","23.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","24.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","25.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","26.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","27.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","28.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","29.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","30.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","31.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","32.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","33.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","34.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","35.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","36.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","38.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","39.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","40.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","41.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","42.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","43.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","44.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","45.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","46.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","47.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","48.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","49.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","50.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","51.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","53.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","54.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","55.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","56.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","57.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","58.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","59.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","60.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","61.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","62.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","63.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","64.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","65.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","66.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","68.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","69.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","70.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","71.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","72.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","73.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","74.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","75.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","76.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","77.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","78.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","79.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","80.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","81.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","83.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","84.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","85.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","86.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","87.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","88.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","89.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","90.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","91.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","92.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","93.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","94.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","95.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","96.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","98.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","99.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","100.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","101.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","102.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","103.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","104.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","105.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","106.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","107.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","108.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","109.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","110.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","111.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","113.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","114.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","115.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","116.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","117.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","118.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","119.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","120.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","121.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,1)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","122.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 2.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 3.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 4.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 5.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 6.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 8.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 9.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","10.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","11.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","12.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","13.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","14.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","15.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","16.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","17.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","18.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","19.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","20.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","21.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","23.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","24.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","25.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","26.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","27.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","28.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","29.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","30.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","31.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","32.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","33.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","34.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","35.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","36.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","38.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","39.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","40.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","41.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","42.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","43.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","44.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","45.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","46.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","47.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","48.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","49.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","50.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","51.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","53.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","54.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","55.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","56.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","57.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","58.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","59.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","60.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","61.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","62.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","63.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","64.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","65.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","66.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","68.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","69.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","70.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","71.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","72.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","73.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","74.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","75.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","76.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","77.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","78.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","79.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","80.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","81.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","83.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","84.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","85.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","86.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","87.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","88.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","89.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","90.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","91.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","92.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","93.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","94.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","95.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","96.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","98.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","99.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","100.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","101.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","102.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","103.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","104.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","105.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","106.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","107.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","108.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","109.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","110.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","111.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","113.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","114.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","115.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","116.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","117.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","118.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","119.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","120.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","121.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ5","Fail","Read rank(1,2)","U1.H23","U1.H23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","122.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 2.661"," 429.7"," 304.7","  25.0","  88.0"," 113.0"," 191.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 3.600","N/A","N/A","N/A","N/A","N/A","N/A"," 477.1"," 352.1"," 100.0","  50.0"," 150.0"," 202.1","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 4.537"," 385.5"," 260.5","  25.0","  88.0"," 113.0"," 147.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 6.412","N/A","N/A","N/A","N/A","N/A","N/A"," 455.0"," 330.0"," 100.0","  50.0"," 150.0"," 180.0","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 7.350"," 417.0"," 292.0","  25.0","  88.0"," 113.0"," 179.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","13.912","N/A","N/A","N/A","N/A","N/A","N/A"," 477.1"," 352.1"," 100.0","  50.0"," 150.0"," 202.1","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","14.850"," 385.9"," 260.9","  25.0","  88.0"," 113.0"," 147.9"," 441.7"," 316.7"," 100.0","  50.0"," 150.0"," 166.7","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","15.787"," 430.1"," 305.1","  25.0","  88.0"," 113.0"," 192.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","16.725","N/A","N/A","N/A","N/A","N/A","N/A"," 477.0"," 352.0"," 100.0","  50.0"," 150.0"," 202.0","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","17.662"," 385.9"," 260.9","  25.0","  88.0"," 113.0"," 147.9"," 442.3"," 317.3"," 100.0","  50.0"," 150.0"," 167.3","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","18.600"," 430.0"," 305.0","  25.0","  88.0"," 113.0"," 192.0"," 468.5"," 343.5"," 100.0","  50.0"," 150.0"," 193.5","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","19.537"," 397.6"," 272.6","  25.0","  88.0"," 113.0"," 159.6"," 442.2"," 317.2"," 100.0","  50.0"," 150.0"," 167.2","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","20.475"," 429.9"," 304.9","  25.0","  88.0"," 113.0"," 191.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","21.412","N/A","N/A","N/A","N/A","N/A","N/A"," 476.7"," 351.7"," 100.0","  50.0"," 150.0"," 201.7","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","22.349"," 386.3"," 261.3","  25.0","  88.0"," 113.0"," 148.3"," 441.9"," 316.9"," 100.0","  50.0"," 150.0"," 166.9","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","23.287"," 430.0"," 305.0","  25.0","  88.0"," 113.0"," 192.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","28.912","N/A","N/A","N/A","N/A","N/A","N/A"," 476.9"," 351.9"," 100.0","  50.0"," 150.0"," 201.9","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","29.849"," 385.9"," 260.9","  25.0","  88.0"," 113.0"," 147.9"," 441.8"," 316.8"," 100.0","  50.0"," 150.0"," 166.8","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","30.787"," 430.2"," 305.2","  25.0","  88.0"," 113.0"," 192.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","33.600","N/A","N/A","N/A","N/A","N/A","N/A"," 477.2"," 352.2"," 100.0","  50.0"," 150.0"," 202.2","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","34.537"," 385.6"," 260.6","  25.0","  88.0"," 113.0"," 147.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","35.475","N/A","N/A","N/A","N/A","N/A","N/A"," 454.0"," 329.0"," 100.0","  50.0"," 150.0"," 179.0","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","36.412"," 417.0"," 292.0","  25.0","  88.0"," 113.0"," 179.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","38.287","N/A","N/A","N/A","N/A","N/A","N/A"," 476.9"," 351.9"," 100.0","  50.0"," 150.0"," 201.9","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","39.224"," 386.1"," 261.1","  25.0","  88.0"," 113.0"," 148.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","40.162","N/A","N/A","N/A","N/A","N/A","N/A"," 454.9"," 329.9"," 100.0","  50.0"," 150.0"," 179.9","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","41.100"," 416.8"," 291.8","  25.0","  88.0"," 113.0"," 178.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","42.037","N/A","N/A","N/A","N/A","N/A","N/A"," 476.8"," 351.8"," 100.0","  50.0"," 150.0"," 201.8","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","42.974"," 386.3"," 261.3","  25.0","  88.0"," 113.0"," 148.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","43.912","N/A","N/A","N/A","N/A","N/A","N/A"," 454.9"," 329.9"," 100.0","  50.0"," 150.0"," 179.9","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","44.850"," 416.8"," 291.8","  25.0","  88.0"," 113.0"," 178.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","45.787","N/A","N/A","N/A","N/A","N/A","N/A"," 476.7"," 351.7"," 100.0","  50.0"," 150.0"," 201.7","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","46.724"," 386.3"," 261.3","  25.0","  88.0"," 113.0"," 148.3"," 442.1"," 317.1"," 100.0","  50.0"," 150.0"," 167.1","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","47.662"," 429.9"," 304.9","  25.0","  88.0"," 113.0"," 191.9"," 468.7"," 343.7"," 100.0","  50.0"," 150.0"," 193.7","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","48.599"," 398.0"," 273.0","  25.0","  88.0"," 113.0"," 160.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","50.475","N/A","N/A","N/A","N/A","N/A","N/A"," 454.2"," 329.2"," 100.0","  50.0"," 150.0"," 179.2","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","51.412"," 416.8"," 291.8","  25.0","  88.0"," 113.0"," 178.8"," 468.3"," 343.3"," 100.0","  50.0"," 150.0"," 193.3","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","52.349"," 399.0"," 274.0","  25.0","  88.0"," 113.0"," 161.0"," 441.9"," 316.9"," 100.0","  50.0"," 150.0"," 166.9","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","53.287"," 429.8"," 304.8","  25.0","  88.0"," 113.0"," 191.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","54.225","N/A","N/A","N/A","N/A","N/A","N/A"," 477.0"," 352.0"," 100.0","  50.0"," 150.0"," 202.0","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","55.162"," 386.1"," 261.1","  25.0","  88.0"," 113.0"," 148.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","61.725","N/A","N/A","N/A","N/A","N/A","N/A"," 454.5"," 329.5"," 100.0","  50.0"," 150.0"," 179.5","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","62.662"," 416.6"," 291.6","  25.0","  88.0"," 113.0"," 178.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","63.600","N/A","N/A","N/A","N/A","N/A","N/A"," 476.8"," 351.8"," 100.0","  50.0"," 150.0"," 201.8","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","64.537"," 386.4"," 261.4","  25.0","  88.0"," 113.0"," 148.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","66.412","N/A","N/A","N/A","N/A","N/A","N/A"," 455.1"," 330.1"," 100.0","  50.0"," 150.0"," 180.1","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","67.350"," 416.6"," 291.6","  25.0","  88.0"," 113.0"," 178.6"," 468.0"," 343.0"," 100.0","  50.0"," 150.0"," 193.0","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","68.287"," 398.9"," 273.9","  25.0","  88.0"," 113.0"," 160.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","70.162","N/A","N/A","N/A","N/A","N/A","N/A"," 455.1"," 330.1"," 100.0","  50.0"," 150.0"," 180.1","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","71.100"," 416.6"," 291.6","  25.0","  88.0"," 113.0"," 178.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","72.037","N/A","N/A","N/A","N/A","N/A","N/A"," 476.5"," 351.5"," 100.0","  50.0"," 150.0"," 201.5","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","72.974"," 386.6"," 261.6","  25.0","  88.0"," 113.0"," 148.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","74.850","N/A","N/A","N/A","N/A","N/A","N/A"," 454.3"," 329.3"," 100.0","  50.0"," 150.0"," 179.3","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","75.787"," 416.8"," 291.8","  25.0","  88.0"," 113.0"," 178.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","76.725","N/A","N/A","N/A","N/A","N/A","N/A"," 476.8"," 351.8"," 100.0","  50.0"," 150.0"," 201.8","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","77.662"," 386.3"," 261.3","  25.0","  88.0"," 113.0"," 148.3"," 442.6"," 317.6"," 100.0","  50.0"," 150.0"," 167.6","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","78.600"," 429.7"," 304.7","  25.0","  88.0"," 113.0"," 191.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","80.475","N/A","N/A","N/A","N/A","N/A","N/A"," 477.1"," 352.1"," 100.0","  50.0"," 150.0"," 202.1","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","81.412"," 386.0"," 261.0","  25.0","  88.0"," 113.0"," 148.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","83.287","N/A","N/A","N/A","N/A","N/A","N/A"," 455.0"," 330.0"," 100.0","  50.0"," 150.0"," 180.0","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","84.225"," 416.7"," 291.7","  25.0","  88.0"," 113.0"," 178.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","87.975","N/A","N/A","N/A","N/A","N/A","N/A"," 477.2"," 352.2"," 100.0","  50.0"," 150.0"," 202.2","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","88.912"," 385.8"," 260.8","  25.0","  88.0"," 113.0"," 147.8"," 442.4"," 317.4"," 100.0","  50.0"," 150.0"," 167.4","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","89.850"," 429.8"," 304.8","  25.0","  88.0"," 113.0"," 191.8"," 468.7"," 343.7"," 100.0","  50.0"," 150.0"," 193.7","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","90.787"," 397.6"," 272.6","  25.0","  88.0"," 113.0"," 159.6"," 442.3"," 317.3"," 100.0","  50.0"," 150.0"," 167.3","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","91.725"," 429.8"," 304.8","  25.0","  88.0"," 113.0"," 191.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","92.662","N/A","N/A","N/A","N/A","N/A","N/A"," 476.7"," 351.7"," 100.0","  50.0"," 150.0"," 201.7","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","93.599"," 386.3"," 261.3","  25.0","  88.0"," 113.0"," 148.3"," 442.1"," 317.1"," 100.0","  50.0"," 150.0"," 167.1","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","94.537"," 430.0"," 305.0","  25.0","  88.0"," 113.0"," 192.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","98.287","N/A","N/A","N/A","N/A","N/A","N/A"," 476.9"," 351.9"," 100.0","  50.0"," 150.0"," 201.9","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","99.224"," 386.0"," 261.0","  25.0","  88.0"," 113.0"," 148.0"," 441.9"," 316.9"," 100.0","  50.0"," 150.0"," 166.9","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","100.162"," 430.1"," 305.1","  25.0","  88.0"," 113.0"," 192.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","103.912","N/A","N/A","N/A","N/A","N/A","N/A"," 476.7"," 351.7"," 100.0","  50.0"," 150.0"," 201.7","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","104.849"," 386.0"," 261.0","  25.0","  88.0"," 113.0"," 148.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","109.537","N/A","N/A","N/A","N/A","N/A","N/A"," 455.1"," 330.1"," 100.0","  50.0"," 150.0"," 180.1","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","110.475"," 416.6"," 291.6","  25.0","  88.0"," 113.0"," 178.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","111.412","N/A","N/A","N/A","N/A","N/A","N/A"," 476.5"," 351.5"," 100.0","  50.0"," 150.0"," 201.5","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","112.349"," 386.6"," 261.6","  25.0","  88.0"," 113.0"," 148.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","113.287","N/A","N/A","N/A","N/A","N/A","N/A"," 455.0"," 330.0"," 100.0","  50.0"," 150.0"," 180.0","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","114.225"," 416.6"," 291.6","  25.0","  88.0"," 113.0"," 178.6"," 468.1"," 343.1"," 100.0","  50.0"," 150.0"," 193.1","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","115.162"," 398.7"," 273.7","  25.0","  88.0"," 113.0"," 160.7"," 442.3"," 317.3"," 100.0","  50.0"," 150.0"," 167.3","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","116.100"," 429.6"," 304.6","  25.0","  88.0"," 113.0"," 191.6"," 468.5"," 343.5"," 100.0","  50.0"," 150.0"," 193.5","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","117.037"," 398.0"," 273.0","  25.0","  88.0"," 113.0"," 160.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","118.912","N/A","N/A","N/A","N/A","N/A","N/A"," 455.1"," 330.1"," 100.0","  50.0"," 150.0"," 180.1","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","119.850"," 416.6"," 291.6","  25.0","  88.0"," 113.0"," 178.6"," 468.1"," 343.1"," 100.0","  50.0"," 150.0"," 193.1","-0.469"
"/Principal/BANK_502/DDR_DQ6","Pass","Write rank(1,1)","U1.J24","U2.D7","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","120.787"," 398.8"," 273.8","  25.0","  88.0"," 113.0"," 160.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 2.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 3.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 4.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 5.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 6.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 8.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 9.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","10.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","11.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","12.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","13.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","14.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","15.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","16.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","17.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","18.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","19.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","20.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","21.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","23.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","24.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","25.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","26.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","27.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","28.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","29.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","30.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","31.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","32.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","33.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","34.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","35.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","36.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","38.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","39.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","40.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","41.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","42.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","43.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","44.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","45.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","46.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","47.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","48.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","49.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","50.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","51.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","53.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","54.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","55.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","56.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","57.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","58.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","59.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","60.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","61.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","62.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","63.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","64.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","65.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","66.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","68.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","69.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","70.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","71.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","72.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","73.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","74.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","75.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","76.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","77.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","78.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","79.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","80.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","81.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","83.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","84.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","85.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","86.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","87.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","88.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","89.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","90.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","91.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","92.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","93.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","94.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","95.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","96.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","98.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","99.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","100.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","101.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","102.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","103.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","104.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","105.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","106.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","107.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","108.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","109.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","110.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","111.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","113.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","114.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","115.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","116.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","117.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","118.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","119.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","120.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","121.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,1)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","122.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 2.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 3.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 4.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 5.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 6.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 8.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 9.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","10.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","11.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","12.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","13.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","14.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","15.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","16.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","17.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","18.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","19.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","20.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","21.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","23.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","24.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","25.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","26.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","27.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","28.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","29.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","30.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","31.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","32.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","33.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","34.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","35.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","36.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","38.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","39.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","40.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","41.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","42.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","43.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","44.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","45.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","46.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","47.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","48.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","49.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","50.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","51.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","53.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","54.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","55.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","56.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","57.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","58.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","59.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","60.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","61.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","62.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","63.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","64.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","65.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","66.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","68.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","69.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","70.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","71.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","72.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","73.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","74.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","75.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","76.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","77.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","78.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","79.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","80.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","81.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","83.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","84.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","85.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","86.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","87.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","88.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","89.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","90.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","91.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","92.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","93.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","94.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","95.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","96.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","98.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","99.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","100.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","101.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","102.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","103.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","104.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","105.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","106.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","107.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","108.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","109.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","110.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","111.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","113.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","114.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","115.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","116.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","117.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","118.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","119.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","120.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","121.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ6","Fail","Read rank(1,2)","U1.J24","U1.J24","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","122.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 2.661","N/A","N/A","N/A","N/A","N/A","N/A"," 489.0"," 364.0"," 100.0","  50.0"," 150.0"," 214.0","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 3.600"," 370.6"," 245.6","  25.0","  88.0"," 113.0"," 132.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 6.412","N/A","N/A","N/A","N/A","N/A","N/A"," 461.3"," 336.3"," 100.0","  50.0"," 150.0"," 186.3","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7"," 7.350"," 398.6"," 273.6","  25.0","  88.0"," 113.0"," 160.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","11.100","N/A","N/A","N/A","N/A","N/A","N/A"," 487.9"," 362.9"," 100.0","  50.0"," 150.0"," 212.9","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","12.037"," 370.3"," 245.3","  25.0","  88.0"," 113.0"," 132.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","16.725","N/A","N/A","N/A","N/A","N/A","N/A"," 461.0"," 336.0"," 100.0","  50.0"," 150.0"," 186.0","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","17.662"," 398.3"," 273.3","  25.0","  88.0"," 113.0"," 160.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","18.600","N/A","N/A","N/A","N/A","N/A","N/A"," 487.9"," 362.9"," 100.0","  50.0"," 150.0"," 212.9","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","19.537"," 370.5"," 245.5","  25.0","  88.0"," 113.0"," 132.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","21.412","N/A","N/A","N/A","N/A","N/A","N/A"," 461.1"," 336.1"," 100.0","  50.0"," 150.0"," 186.1","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","22.349"," 398.3"," 273.3","  25.0","  88.0"," 113.0"," 160.3"," 478.3"," 353.3"," 100.0","  50.0"," 150.0"," 203.3","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","23.287"," 383.3"," 258.3","  25.0","  88.0"," 113.0"," 145.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","24.225","N/A","N/A","N/A","N/A","N/A","N/A"," 461.3"," 336.3"," 100.0","  50.0"," 150.0"," 186.3","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","25.162"," 397.8"," 272.8","  25.0","  88.0"," 113.0"," 159.8"," 478.4"," 353.4"," 100.0","  50.0"," 150.0"," 203.4","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","26.100"," 383.7"," 258.7","  25.0","  88.0"," 113.0"," 145.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","27.037","N/A","N/A","N/A","N/A","N/A","N/A"," 461.5"," 336.5"," 100.0","  50.0"," 150.0"," 186.5","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","27.975"," 398.0"," 273.0","  25.0","  88.0"," 113.0"," 160.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","28.912","N/A","N/A","N/A","N/A","N/A","N/A"," 488.3"," 363.3"," 100.0","  50.0"," 150.0"," 213.3","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","29.849"," 370.2"," 245.2","  25.0","  88.0"," 113.0"," 132.2"," 453.7"," 328.7"," 100.0","  50.0"," 150.0"," 178.7","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","30.787"," 410.2"," 285.2","  25.0","  88.0"," 113.0"," 172.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","33.600","N/A","N/A","N/A","N/A","N/A","N/A"," 488.0"," 363.0"," 100.0","  50.0"," 150.0"," 213.0","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","34.537"," 370.6"," 245.6","  25.0","  88.0"," 113.0"," 132.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","35.475","N/A","N/A","N/A","N/A","N/A","N/A"," 461.0"," 336.0"," 100.0","  50.0"," 150.0"," 186.0","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","36.412"," 397.9"," 272.9","  25.0","  88.0"," 113.0"," 159.9"," 478.7"," 353.7"," 100.0","  50.0"," 150.0"," 203.7","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","37.350"," 383.4"," 258.4","  25.0","  88.0"," 113.0"," 145.4"," 452.5"," 327.5"," 100.0","  50.0"," 150.0"," 177.5","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","38.287"," 411.5"," 286.5","  25.0","  88.0"," 113.0"," 173.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","39.224","N/A","N/A","N/A","N/A","N/A","N/A"," 488.6"," 363.6"," 100.0","  50.0"," 150.0"," 213.6","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","40.162"," 370.0"," 245.0","  25.0","  88.0"," 113.0"," 132.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","41.100","N/A","N/A","N/A","N/A","N/A","N/A"," 460.9"," 335.9"," 100.0","  50.0"," 150.0"," 185.9","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","42.037"," 398.0"," 273.0","  25.0","  88.0"," 113.0"," 160.0"," 478.5"," 353.5"," 100.0","  50.0"," 150.0"," 203.5","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","42.974"," 383.2"," 258.2","  25.0","  88.0"," 113.0"," 145.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","50.475","N/A","N/A","N/A","N/A","N/A","N/A"," 461.0"," 336.0"," 100.0","  50.0"," 150.0"," 186.0","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","51.412"," 397.9"," 272.9","  25.0","  88.0"," 113.0"," 159.9"," 478.5"," 353.5"," 100.0","  50.0"," 150.0"," 203.5","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","52.349"," 383.5"," 258.5","  25.0","  88.0"," 113.0"," 145.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","53.287","N/A","N/A","N/A","N/A","N/A","N/A"," 461.7"," 336.7"," 100.0","  50.0"," 150.0"," 186.7","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","54.225"," 397.9"," 272.9","  25.0","  88.0"," 113.0"," 159.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","57.037","N/A","N/A","N/A","N/A","N/A","N/A"," 488.1"," 363.1"," 100.0","  50.0"," 150.0"," 213.1","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","57.975"," 370.5"," 245.5","  25.0","  88.0"," 113.0"," 132.5"," 453.4"," 328.4"," 100.0","  50.0"," 150.0"," 178.4","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","58.912"," 410.6"," 285.6","  25.0","  88.0"," 113.0"," 172.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","62.662","N/A","N/A","N/A","N/A","N/A","N/A"," 488.4"," 363.4"," 100.0","  50.0"," 150.0"," 213.4","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","63.600"," 370.4"," 245.4","  25.0","  88.0"," 113.0"," 132.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","64.537","N/A","N/A","N/A","N/A","N/A","N/A"," 460.9"," 335.9"," 100.0","  50.0"," 150.0"," 185.9","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","65.475"," 398.2"," 273.2","  25.0","  88.0"," 113.0"," 160.2"," 478.4"," 353.4"," 100.0","  50.0"," 150.0"," 203.4","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","66.412"," 383.3"," 258.3","  25.0","  88.0"," 113.0"," 145.3"," 452.5"," 327.5"," 100.0","  50.0"," 150.0"," 177.5","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","67.350"," 411.9"," 286.9","  25.0","  88.0"," 113.0"," 173.9"," 477.1"," 352.1"," 100.0","  50.0"," 150.0"," 202.1","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","68.287"," 383.9"," 258.9","  25.0","  88.0"," 113.0"," 145.9"," 452.2"," 327.2"," 100.0","  50.0"," 150.0"," 177.2","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","69.225"," 411.8"," 286.8","  25.0","  88.0"," 113.0"," 173.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","71.100","N/A","N/A","N/A","N/A","N/A","N/A"," 487.8"," 362.8"," 100.0","  50.0"," 150.0"," 212.8","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","72.037"," 370.4"," 245.4","  25.0","  88.0"," 113.0"," 132.4"," 453.4"," 328.4"," 100.0","  50.0"," 150.0"," 178.4","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","72.974"," 410.7"," 285.7","  25.0","  88.0"," 113.0"," 172.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","73.912","N/A","N/A","N/A","N/A","N/A","N/A"," 488.5"," 363.5"," 100.0","  50.0"," 150.0"," 213.5","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","74.850"," 370.1"," 245.1","  25.0","  88.0"," 113.0"," 132.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","75.787","N/A","N/A","N/A","N/A","N/A","N/A"," 461.3"," 336.3"," 100.0","  50.0"," 150.0"," 186.3","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","76.725"," 398.2"," 273.2","  25.0","  88.0"," 113.0"," 160.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","78.600","N/A","N/A","N/A","N/A","N/A","N/A"," 487.8"," 362.8"," 100.0","  50.0"," 150.0"," 212.8","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","79.537"," 370.4"," 245.4","  25.0","  88.0"," 113.0"," 132.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","82.350","N/A","N/A","N/A","N/A","N/A","N/A"," 461.0"," 336.0"," 100.0","  50.0"," 150.0"," 186.0","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","83.287"," 398.3"," 273.3","  25.0","  88.0"," 113.0"," 160.3"," 478.4"," 353.4"," 100.0","  50.0"," 150.0"," 203.4","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","84.225"," 383.7"," 258.7","  25.0","  88.0"," 113.0"," 145.7"," 452.3"," 327.3"," 100.0","  50.0"," 150.0"," 177.3","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","85.162"," 411.5"," 286.5","  25.0","  88.0"," 113.0"," 173.5"," 477.4"," 352.4"," 100.0","  50.0"," 150.0"," 202.4","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","86.100"," 383.8"," 258.8","  25.0","  88.0"," 113.0"," 145.8"," 452.3"," 327.3"," 100.0","  50.0"," 150.0"," 177.3","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","87.037"," 411.6"," 286.6","  25.0","  88.0"," 113.0"," 173.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","88.912","N/A","N/A","N/A","N/A","N/A","N/A"," 488.0"," 363.0"," 100.0","  50.0"," 150.0"," 213.0","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","89.850"," 370.6"," 245.6","  25.0","  88.0"," 113.0"," 132.6"," 453.2"," 328.2"," 100.0","  50.0"," 150.0"," 178.2","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","90.787"," 410.9"," 285.9","  25.0","  88.0"," 113.0"," 172.9"," 477.4"," 352.4"," 100.0","  50.0"," 150.0"," 202.4","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","91.725"," 383.8"," 258.8","  25.0","  88.0"," 113.0"," 145.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","92.662","N/A","N/A","N/A","N/A","N/A","N/A"," 461.3"," 336.3"," 100.0","  50.0"," 150.0"," 186.3","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","93.599"," 397.9"," 272.9","  25.0","  88.0"," 113.0"," 159.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","96.412","N/A","N/A","N/A","N/A","N/A","N/A"," 488.2"," 363.2"," 100.0","  50.0"," 150.0"," 213.2","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","97.350"," 370.3"," 245.3","  25.0","  88.0"," 113.0"," 132.3"," 453.3"," 328.3"," 100.0","  50.0"," 150.0"," 178.3","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","98.287"," 410.7"," 285.7","  25.0","  88.0"," 113.0"," 172.7"," 477.7"," 352.7"," 100.0","  50.0"," 150.0"," 202.7","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","99.224"," 383.4"," 258.4","  25.0","  88.0"," 113.0"," 145.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","100.162","N/A","N/A","N/A","N/A","N/A","N/A"," 461.5"," 336.5"," 100.0","  50.0"," 150.0"," 186.5","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","101.100"," 398.1"," 273.1","  25.0","  88.0"," 113.0"," 160.1"," 478.3"," 353.3"," 100.0","  50.0"," 150.0"," 203.3","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","102.037"," 383.4"," 258.4","  25.0","  88.0"," 113.0"," 145.4"," 452.5"," 327.5"," 100.0","  50.0"," 150.0"," 177.5","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","102.975"," 411.7"," 286.7","  25.0","  88.0"," 113.0"," 173.7"," 477.2"," 352.2"," 100.0","  50.0"," 150.0"," 202.2","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","103.912"," 383.8"," 258.8","  25.0","  88.0"," 113.0"," 145.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","105.787","N/A","N/A","N/A","N/A","N/A","N/A"," 460.9"," 335.9"," 100.0","  50.0"," 150.0"," 185.9","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","106.725"," 398.5"," 273.5","  25.0","  88.0"," 113.0"," 160.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","107.662","N/A","N/A","N/A","N/A","N/A","N/A"," 488.3"," 363.3"," 100.0","  50.0"," 150.0"," 213.3","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","108.600"," 370.3"," 245.3","  25.0","  88.0"," 113.0"," 132.3"," 453.5"," 328.5"," 100.0","  50.0"," 150.0"," 178.5","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","109.537"," 410.5"," 285.5","  25.0","  88.0"," 113.0"," 172.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","113.287","N/A","N/A","N/A","N/A","N/A","N/A"," 488.2"," 363.2"," 100.0","  50.0"," 150.0"," 213.2","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","114.225"," 370.5"," 245.5","  25.0","  88.0"," 113.0"," 132.5"," 453.1"," 328.1"," 100.0","  50.0"," 150.0"," 178.1","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","115.162"," 411.0"," 286.0","  25.0","  88.0"," 113.0"," 173.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","118.912","N/A","N/A","N/A","N/A","N/A","N/A"," 488.2"," 363.2"," 100.0","  50.0"," 150.0"," 213.2","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","119.850"," 370.5"," 245.5","  25.0","  88.0"," 113.0"," 132.5"," 453.1"," 328.1"," 100.0","  50.0"," 150.0"," 178.1","-0.469"
"/Principal/BANK_502/DDR_DQ7","Pass","Write rank(1,1)","U1.J23","U2.B8","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U2.C7&B7","120.787"," 411.0"," 286.0","  25.0","  88.0"," 113.0"," 173.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 2.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 3.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 4.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 5.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 6.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 8.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 9.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","10.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","11.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","12.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","13.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","14.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","15.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","16.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","17.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","18.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","19.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","20.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","21.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","23.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","24.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","25.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","26.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","27.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","28.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","29.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","30.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","31.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","32.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","33.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","34.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","35.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","36.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","38.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","39.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","40.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","41.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","42.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","43.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","44.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","45.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","46.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","47.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","48.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","49.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","50.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","51.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","53.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","54.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","55.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","56.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","57.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","58.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","59.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","60.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","61.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","62.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","63.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","64.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","65.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","66.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","68.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","69.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","70.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","71.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","72.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","73.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","74.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","75.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","76.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","77.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","78.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","79.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","80.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","81.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","83.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","84.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","85.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","86.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","87.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","88.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","89.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","90.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","91.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","92.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","93.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","94.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","95.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","96.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","98.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","99.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","100.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","101.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","102.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","103.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","104.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","105.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","106.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","107.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","108.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","109.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","110.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","111.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","113.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","114.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","115.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","116.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","117.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","118.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","119.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","120.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","121.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,1)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","122.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 2.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 3.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 4.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 5.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 6.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 7.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 8.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25"," 9.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","10.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","11.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","12.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","13.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","14.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","15.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","16.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","17.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","18.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","19.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","20.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","21.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","22.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","23.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","24.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","25.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","26.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","27.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","28.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","29.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","30.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","31.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","32.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","33.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","34.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","35.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","36.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","37.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","38.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","39.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","40.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","41.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","42.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","43.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","44.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","45.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","46.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","47.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","48.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","49.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","50.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","51.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","52.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","53.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","54.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","55.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","56.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","57.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","58.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","59.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","60.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","61.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","62.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","63.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","64.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","65.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","66.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","67.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","68.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","69.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","70.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","71.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","72.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","73.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","74.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","75.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","76.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","77.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","78.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","79.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","80.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","81.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","82.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","83.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","84.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","85.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","86.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","87.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","88.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","89.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","90.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","91.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","92.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","93.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","94.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","95.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","96.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","97.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","98.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","99.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","100.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","101.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","102.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","103.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","104.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","105.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","106.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","107.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","108.309","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","109.247","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","110.184","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","111.122","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.059","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","112.997","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","113.934","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","114.872","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","115.809","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","116.747","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","117.684","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","118.622","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","119.559","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","120.497","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","121.434","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ7","Fail","Read rank(1,2)","U1.J23","U1.J23","/Principal/BANK_502/DDR_DQS0_P","U1.H24&G25","U1.H24&G25","122.372","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 2.633","N/A","N/A","N/A","N/A","N/A","N/A"," 487.1"," 362.1"," 100.0","  50.0"," 150.0"," 212.1","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 3.572"," 377.5"," 252.5","  25.0","  88.0"," 113.0"," 139.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 4.509","N/A","N/A","N/A","N/A","N/A","N/A"," 460.2"," 335.2"," 100.0","  50.0"," 150.0"," 185.2","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 5.447"," 403.5"," 278.5","  25.0","  88.0"," 113.0"," 165.5"," 476.5"," 351.5"," 100.0","  50.0"," 150.0"," 201.5","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 6.384"," 386.9"," 261.9","  25.0","  88.0"," 113.0"," 148.9"," 448.7"," 323.7"," 100.0","  50.0"," 150.0"," 173.7","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 7.322"," 414.3"," 289.3","  25.0","  88.0"," 113.0"," 176.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 8.259","N/A","N/A","N/A","N/A","N/A","N/A"," 486.5"," 361.5"," 100.0","  50.0"," 150.0"," 211.5","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 9.197"," 377.2"," 252.2","  25.0","  88.0"," 113.0"," 139.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","10.134","N/A","N/A","N/A","N/A","N/A","N/A"," 460.1"," 335.1"," 100.0","  50.0"," 150.0"," 185.1","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","11.072"," 403.6"," 278.6","  25.0","  88.0"," 113.0"," 165.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","13.884","N/A","N/A","N/A","N/A","N/A","N/A"," 486.6"," 361.6"," 100.0","  50.0"," 150.0"," 211.6","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","14.822"," 376.9"," 251.9","  25.0","  88.0"," 113.0"," 138.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","15.759","N/A","N/A","N/A","N/A","N/A","N/A"," 460.0"," 335.0"," 100.0","  50.0"," 150.0"," 185.0","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","16.697"," 403.6"," 278.6","  25.0","  88.0"," 113.0"," 165.6"," 476.5"," 351.5"," 100.0","  50.0"," 150.0"," 201.5","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","17.634"," 387.1"," 262.1","  25.0","  88.0"," 113.0"," 149.1"," 448.5"," 323.5"," 100.0","  50.0"," 150.0"," 173.5","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","18.572"," 414.4"," 289.4","  25.0","  88.0"," 113.0"," 176.4"," 477.0"," 352.0"," 100.0","  50.0"," 150.0"," 202.0","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","19.509"," 386.4"," 261.4","  25.0","  88.0"," 113.0"," 148.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","20.447","N/A","N/A","N/A","N/A","N/A","N/A"," 459.7"," 334.7"," 100.0","  50.0"," 150.0"," 184.7","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","21.384"," 403.3"," 278.3","  25.0","  88.0"," 113.0"," 165.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","23.259","N/A","N/A","N/A","N/A","N/A","N/A"," 486.4"," 361.4"," 100.0","  50.0"," 150.0"," 211.4","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","24.197"," 377.0"," 252.0","  25.0","  88.0"," 113.0"," 139.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","25.134","N/A","N/A","N/A","N/A","N/A","N/A"," 459.9"," 334.9"," 100.0","  50.0"," 150.0"," 184.9","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","26.072"," 403.7"," 278.7","  25.0","  88.0"," 113.0"," 165.7"," 476.5"," 351.5"," 100.0","  50.0"," 150.0"," 201.5","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","27.009"," 387.1"," 262.1","  25.0","  88.0"," 113.0"," 149.1"," 448.5"," 323.5"," 100.0","  50.0"," 150.0"," 173.5","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","27.947"," 414.4"," 289.4","  25.0","  88.0"," 113.0"," 176.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","29.822","N/A","N/A","N/A","N/A","N/A","N/A"," 486.2"," 361.2"," 100.0","  50.0"," 150.0"," 211.2","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","30.759"," 376.7"," 251.7","  25.0","  88.0"," 113.0"," 138.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","33.572","N/A","N/A","N/A","N/A","N/A","N/A"," 459.7"," 334.7"," 100.0","  50.0"," 150.0"," 184.7","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","34.509"," 403.2"," 278.2","  25.0","  88.0"," 113.0"," 165.2"," 476.7"," 351.7"," 100.0","  50.0"," 150.0"," 201.7","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","35.447"," 387.4"," 262.4","  25.0","  88.0"," 113.0"," 149.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","38.259","N/A","N/A","N/A","N/A","N/A","N/A"," 460.1"," 335.1"," 100.0","  50.0"," 150.0"," 185.1","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","39.197"," 403.3"," 278.3","  25.0","  88.0"," 113.0"," 165.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","41.072","N/A","N/A","N/A","N/A","N/A","N/A"," 486.3"," 361.3"," 100.0","  50.0"," 150.0"," 211.3","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","42.009"," 376.7"," 251.7","  25.0","  88.0"," 113.0"," 138.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","43.884","N/A","N/A","N/A","N/A","N/A","N/A"," 459.9"," 334.9"," 100.0","  50.0"," 150.0"," 184.9","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","44.822"," 403.4"," 278.4","  25.0","  88.0"," 113.0"," 165.4"," 476.6"," 351.6"," 100.0","  50.0"," 150.0"," 201.6","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","45.759"," 387.0"," 262.0","  25.0","  88.0"," 113.0"," 149.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","46.697","N/A","N/A","N/A","N/A","N/A","N/A"," 459.8"," 334.8"," 100.0","  50.0"," 150.0"," 184.8","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","47.634"," 403.3"," 278.3","  25.0","  88.0"," 113.0"," 165.3"," 476.9"," 351.9"," 100.0","  50.0"," 150.0"," 201.9","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","48.572"," 387.2"," 262.2","  25.0","  88.0"," 113.0"," 149.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","49.509","N/A","N/A","N/A","N/A","N/A","N/A"," 460.0"," 335.0"," 100.0","  50.0"," 150.0"," 185.0","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","50.447"," 403.5"," 278.5","  25.0","  88.0"," 113.0"," 165.5"," 476.6"," 351.6"," 100.0","  50.0"," 150.0"," 201.6","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","51.384"," 387.0"," 262.0","  25.0","  88.0"," 113.0"," 149.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","57.009","N/A","N/A","N/A","N/A","N/A","N/A"," 460.0"," 335.0"," 100.0","  50.0"," 150.0"," 185.0","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","57.947"," 403.3"," 278.3","  25.0","  88.0"," 113.0"," 165.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","59.822","N/A","N/A","N/A","N/A","N/A","N/A"," 486.2"," 361.2"," 100.0","  50.0"," 150.0"," 211.2","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","60.759"," 376.9"," 251.9","  25.0","  88.0"," 113.0"," 138.9"," 448.5"," 323.5"," 100.0","  50.0"," 150.0"," 173.5","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","61.697"," 414.8"," 289.8","  25.0","  88.0"," 113.0"," 176.8"," 477.0"," 352.0"," 100.0","  50.0"," 150.0"," 202.0","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","62.634"," 386.3"," 261.3","  25.0","  88.0"," 113.0"," 148.3"," 448.5"," 323.5"," 100.0","  50.0"," 150.0"," 173.5","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","63.572"," 414.4"," 289.4","  25.0","  88.0"," 113.0"," 176.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","66.384","N/A","N/A","N/A","N/A","N/A","N/A"," 486.5"," 361.5"," 100.0","  50.0"," 150.0"," 211.5","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","67.322"," 376.9"," 251.9","  25.0","  88.0"," 113.0"," 138.9"," 448.2"," 323.2"," 100.0","  50.0"," 150.0"," 173.2","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","68.259"," 414.7"," 289.7","  25.0","  88.0"," 113.0"," 176.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","69.197","N/A","N/A","N/A","N/A","N/A","N/A"," 486.2"," 361.2"," 100.0","  50.0"," 150.0"," 211.2","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","70.134"," 376.8"," 251.8","  25.0","  88.0"," 113.0"," 138.8"," 448.4"," 323.4"," 100.0","  50.0"," 150.0"," 173.4","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","71.072"," 414.9"," 289.9","  25.0","  88.0"," 113.0"," 176.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","73.884","N/A","N/A","N/A","N/A","N/A","N/A"," 486.5"," 361.5"," 100.0","  50.0"," 150.0"," 211.5","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","74.822"," 376.9"," 251.9","  25.0","  88.0"," 113.0"," 138.9"," 448.2"," 323.2"," 100.0","  50.0"," 150.0"," 173.2","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","75.759"," 414.7"," 289.7","  25.0","  88.0"," 113.0"," 176.7"," 477.4"," 352.4"," 100.0","  50.0"," 150.0"," 202.4","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","76.697"," 386.4"," 261.4","  25.0","  88.0"," 113.0"," 148.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","77.634","N/A","N/A","N/A","N/A","N/A","N/A"," 459.8"," 334.8"," 100.0","  50.0"," 150.0"," 184.8","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","78.572"," 403.7"," 278.7","  25.0","  88.0"," 113.0"," 165.7"," 476.6"," 351.6"," 100.0","  50.0"," 150.0"," 201.6","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","79.509"," 387.0"," 262.0","  25.0","  88.0"," 113.0"," 149.0"," 448.4"," 323.4"," 100.0","  50.0"," 150.0"," 173.4","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","80.447"," 414.3"," 289.3","  25.0","  88.0"," 113.0"," 176.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","81.384","N/A","N/A","N/A","N/A","N/A","N/A"," 486.5"," 361.5"," 100.0","  50.0"," 150.0"," 211.5","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","82.322"," 377.0"," 252.0","  25.0","  88.0"," 113.0"," 139.0"," 448.3"," 323.3"," 100.0","  50.0"," 150.0"," 173.3","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","83.259"," 414.5"," 289.5","  25.0","  88.0"," 113.0"," 176.5"," 477.4"," 352.4"," 100.0","  50.0"," 150.0"," 202.4","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","84.197"," 386.3"," 261.3","  25.0","  88.0"," 113.0"," 148.3"," 448.3"," 323.3"," 100.0","  50.0"," 150.0"," 173.3","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","85.134"," 414.1"," 289.1","  25.0","  88.0"," 113.0"," 176.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","87.009","N/A","N/A","N/A","N/A","N/A","N/A"," 486.6"," 361.6"," 100.0","  50.0"," 150.0"," 211.6","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","87.947"," 376.8"," 251.8","  25.0","  88.0"," 113.0"," 138.8"," 448.3"," 323.3"," 100.0","  50.0"," 150.0"," 173.3","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","88.884"," 414.6"," 289.6","  25.0","  88.0"," 113.0"," 176.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","89.822","N/A","N/A","N/A","N/A","N/A","N/A"," 486.4"," 361.4"," 100.0","  50.0"," 150.0"," 211.4","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","90.759"," 376.7"," 251.7","  25.0","  88.0"," 113.0"," 138.7"," 448.4"," 323.4"," 100.0","  50.0"," 150.0"," 173.4","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","91.697"," 414.8"," 289.8","  25.0","  88.0"," 113.0"," 176.8","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","92.634","N/A","N/A","N/A","N/A","N/A","N/A"," 486.6"," 361.6"," 100.0","  50.0"," 150.0"," 211.6","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","93.572"," 376.9"," 251.9","  25.0","  88.0"," 113.0"," 138.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","96.384","N/A","N/A","N/A","N/A","N/A","N/A"," 459.9"," 334.9"," 100.0","  50.0"," 150.0"," 184.9","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","97.322"," 403.4"," 278.4","  25.0","  88.0"," 113.0"," 165.4"," 476.7"," 351.7"," 100.0","  50.0"," 150.0"," 201.7","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","98.259"," 387.0"," 262.0","  25.0","  88.0"," 113.0"," 149.0","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","99.197","N/A","N/A","N/A","N/A","N/A","N/A"," 459.7"," 334.7"," 100.0","  50.0"," 150.0"," 184.7","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","100.134"," 403.3"," 278.3","  25.0","  88.0"," 113.0"," 165.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","102.947","N/A","N/A","N/A","N/A","N/A","N/A"," 486.3"," 361.3"," 100.0","  50.0"," 150.0"," 211.3","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","103.884"," 376.7"," 251.7","  25.0","  88.0"," 113.0"," 138.7"," 448.4"," 323.4"," 100.0","  50.0"," 150.0"," 173.4","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","104.822"," 414.9"," 289.9","  25.0","  88.0"," 113.0"," 176.9"," 477.1"," 352.1"," 100.0","  50.0"," 150.0"," 202.1","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","105.759"," 386.3"," 261.3","  25.0","  88.0"," 113.0"," 148.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","106.697","N/A","N/A","N/A","N/A","N/A","N/A"," 459.7"," 334.7"," 100.0","  50.0"," 150.0"," 184.7","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","107.634"," 403.4"," 278.4","  25.0","  88.0"," 113.0"," 165.4"," 476.8"," 351.8"," 100.0","  50.0"," 150.0"," 201.8","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","108.572"," 387.3"," 262.3","  25.0","  88.0"," 113.0"," 149.3"," 448.3"," 323.3"," 100.0","  50.0"," 150.0"," 173.3","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","109.509"," 414.2"," 289.2","  25.0","  88.0"," 113.0"," 176.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","111.384","N/A","N/A","N/A","N/A","N/A","N/A"," 486.5"," 361.5"," 100.0","  50.0"," 150.0"," 211.5","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","112.322"," 376.9"," 251.9","  25.0","  88.0"," 113.0"," 138.9"," 448.2"," 323.2"," 100.0","  50.0"," 150.0"," 173.2","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","113.259"," 414.7"," 289.7","  25.0","  88.0"," 113.0"," 176.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","115.134","N/A","N/A","N/A","N/A","N/A","N/A"," 486.5"," 361.5"," 100.0","  50.0"," 150.0"," 211.5","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","116.072"," 376.9"," 251.9","  25.0","  88.0"," 113.0"," 138.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","117.009","N/A","N/A","N/A","N/A","N/A","N/A"," 459.8"," 334.8"," 100.0","  50.0"," 150.0"," 184.8","-0.469"
"/Principal/BANK_502/DDR_DQ8","Pass","Write rank(1,1)","U1.K26","U2.H3","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","117.947"," 403.7"," 278.7","  25.0","  88.0"," 113.0"," 165.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 2.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 3.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 4.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 5.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 6.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 7.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 9.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","10.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","11.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","12.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","13.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","14.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","15.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","16.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","17.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","18.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","19.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","20.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","21.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","22.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","24.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","25.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","26.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","27.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","28.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","29.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","30.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","31.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","32.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","33.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","34.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","35.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","36.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","37.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","39.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","40.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","41.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","42.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","43.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","44.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","45.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","46.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","47.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","48.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","49.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","50.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","51.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","52.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","54.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","55.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","56.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","57.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","58.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","59.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","60.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","61.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","62.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","63.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","64.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","65.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","66.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","67.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","69.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","70.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","71.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","72.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","73.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","74.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","75.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","76.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","77.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","78.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","79.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","80.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","81.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","82.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","84.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","85.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","86.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","87.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","88.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","89.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","90.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","91.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","92.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","93.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","94.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","95.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","96.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","97.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","99.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","100.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","101.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","102.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","103.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","104.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","105.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","106.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","107.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","108.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","109.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","110.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","111.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","112.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","114.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","115.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","116.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","117.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","118.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","119.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","120.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","121.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,1)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","122.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 2.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 3.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 4.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 5.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 6.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 7.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 9.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","10.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","11.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","12.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","13.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","14.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","15.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","16.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","17.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","18.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","19.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","20.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","21.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","22.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","24.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","25.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","26.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","27.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","28.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","29.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","30.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","31.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","32.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","33.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","34.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","35.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","36.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","37.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","39.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","40.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","41.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","42.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","43.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","44.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","45.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","46.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","47.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","48.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","49.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","50.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","51.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","52.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","54.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","55.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","56.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","57.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","58.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","59.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","60.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","61.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","62.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","63.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","64.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","65.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","66.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","67.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","69.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","70.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","71.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","72.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","73.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","74.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","75.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","76.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","77.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","78.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","79.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","80.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","81.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","82.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","84.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","85.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","86.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","87.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","88.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","89.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","90.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","91.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","92.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","93.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","94.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","95.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","96.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","97.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","99.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","100.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","101.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","102.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","103.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","104.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","105.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","106.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","107.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","108.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","109.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","110.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","111.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","112.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","114.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","115.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","116.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","117.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","118.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","119.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","120.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","121.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ8","Fail","Read rank(1,2)","U1.K26","U1.K26","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","122.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 5.447","N/A","N/A","N/A","N/A","N/A","N/A"," 519.3"," 394.3"," 100.0","  50.0"," 150.0"," 244.3","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 6.384"," 343.3"," 218.3","  25.0","  88.0"," 113.0"," 105.3"," 483.7"," 358.7"," 100.0","  50.0"," 150.0"," 208.7","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 7.322"," 386.0"," 261.0","  25.0","  88.0"," 113.0"," 148.0"," 508.7"," 383.7"," 100.0","  50.0"," 150.0"," 233.7","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3"," 8.259"," 357.9"," 232.9","  25.0","  88.0"," 113.0"," 119.9","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","11.072","N/A","N/A","N/A","N/A","N/A","N/A"," 495.0"," 370.0"," 100.0","  50.0"," 150.0"," 220.0","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","12.009"," 372.3"," 247.3","  25.0","  88.0"," 113.0"," 134.3"," 509.5"," 384.5"," 100.0","  50.0"," 150.0"," 234.5","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","12.947"," 358.5"," 233.5","  25.0","  88.0"," 113.0"," 120.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","17.634","N/A","N/A","N/A","N/A","N/A","N/A"," 495.3"," 370.3"," 100.0","  50.0"," 150.0"," 220.3","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","18.572"," 372.5"," 247.5","  25.0","  88.0"," 113.0"," 134.5"," 508.9"," 383.9"," 100.0","  50.0"," 150.0"," 233.9","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","19.509"," 358.4"," 233.4","  25.0","  88.0"," 113.0"," 120.4"," 482.9"," 357.9"," 100.0","  50.0"," 150.0"," 207.9","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","20.447"," 386.4"," 261.4","  25.0","  88.0"," 113.0"," 148.4"," 508.4"," 383.4"," 100.0","  50.0"," 150.0"," 233.4","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","21.384"," 358.3"," 233.3","  25.0","  88.0"," 113.0"," 120.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","22.322","N/A","N/A","N/A","N/A","N/A","N/A"," 495.5"," 370.5"," 100.0","  50.0"," 150.0"," 220.5","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","23.259"," 372.0"," 247.0","  25.0","  88.0"," 113.0"," 134.0"," 509.3"," 384.3"," 100.0","  50.0"," 150.0"," 234.3","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","24.197"," 358.6"," 233.6","  25.0","  88.0"," 113.0"," 120.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","25.134","N/A","N/A","N/A","N/A","N/A","N/A"," 495.7"," 370.7"," 100.0","  50.0"," 150.0"," 220.7","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","26.072"," 372.2"," 247.2","  25.0","  88.0"," 113.0"," 134.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","27.009","N/A","N/A","N/A","N/A","N/A","N/A"," 519.8"," 394.8"," 100.0","  50.0"," 150.0"," 244.8","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","27.947"," 343.7"," 218.7","  25.0","  88.0"," 113.0"," 105.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","28.884","N/A","N/A","N/A","N/A","N/A","N/A"," 495.5"," 370.5"," 100.0","  50.0"," 150.0"," 220.5","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","29.822"," 372.3"," 247.3","  25.0","  88.0"," 113.0"," 134.3"," 509.1"," 384.1"," 100.0","  50.0"," 150.0"," 234.1","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","30.759"," 358.3"," 233.3","  25.0","  88.0"," 113.0"," 120.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","35.447","N/A","N/A","N/A","N/A","N/A","N/A"," 495.0"," 370.0"," 100.0","  50.0"," 150.0"," 220.0","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","36.384"," 372.3"," 247.3","  25.0","  88.0"," 113.0"," 134.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","41.072","N/A","N/A","N/A","N/A","N/A","N/A"," 519.5"," 394.5"," 100.0","  50.0"," 150.0"," 244.5","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","42.009"," 343.3"," 218.3","  25.0","  88.0"," 113.0"," 105.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","42.947","N/A","N/A","N/A","N/A","N/A","N/A"," 495.2"," 370.2"," 100.0","  50.0"," 150.0"," 220.2","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","43.884"," 372.1"," 247.1","  25.0","  88.0"," 113.0"," 134.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","47.634","N/A","N/A","N/A","N/A","N/A","N/A"," 519.8"," 394.8"," 100.0","  50.0"," 150.0"," 244.8","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","48.572"," 343.5"," 218.5","  25.0","  88.0"," 113.0"," 105.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","55.134","N/A","N/A","N/A","N/A","N/A","N/A"," 495.3"," 370.3"," 100.0","  50.0"," 150.0"," 220.3","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","56.072"," 372.5"," 247.5","  25.0","  88.0"," 113.0"," 134.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","57.009","N/A","N/A","N/A","N/A","N/A","N/A"," 519.9"," 394.9"," 100.0","  50.0"," 150.0"," 244.9","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","57.947"," 343.6"," 218.6","  25.0","  88.0"," 113.0"," 105.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","60.759","N/A","N/A","N/A","N/A","N/A","N/A"," 495.2"," 370.2"," 100.0","  50.0"," 150.0"," 220.2","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","61.697"," 372.6"," 247.6","  25.0","  88.0"," 113.0"," 134.6"," 509.0"," 384.0"," 100.0","  50.0"," 150.0"," 234.0","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","62.634"," 358.4"," 233.4","  25.0","  88.0"," 113.0"," 120.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","64.509","N/A","N/A","N/A","N/A","N/A","N/A"," 495.1"," 370.1"," 100.0","  50.0"," 150.0"," 220.1","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","65.447"," 372.6"," 247.6","  25.0","  88.0"," 113.0"," 134.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","66.384","N/A","N/A","N/A","N/A","N/A","N/A"," 519.8"," 394.8"," 100.0","  50.0"," 150.0"," 244.8","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","67.322"," 343.7"," 218.7","  25.0","  88.0"," 113.0"," 105.7","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","68.259","N/A","N/A","N/A","N/A","N/A","N/A"," 495.5"," 370.5"," 100.0","  50.0"," 150.0"," 220.5","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","69.197"," 372.3"," 247.3","  25.0","  88.0"," 113.0"," 134.3"," 509.2"," 384.2"," 100.0","  50.0"," 150.0"," 234.2","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","70.134"," 358.2"," 233.2","  25.0","  88.0"," 113.0"," 120.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","71.072","N/A","N/A","N/A","N/A","N/A","N/A"," 495.4"," 370.4"," 100.0","  50.0"," 150.0"," 220.4","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","72.009"," 372.0"," 247.0","  25.0","  88.0"," 113.0"," 134.0"," 509.4"," 384.4"," 100.0","  50.0"," 150.0"," 234.4","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","72.947"," 358.5"," 233.5","  25.0","  88.0"," 113.0"," 120.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","73.884","N/A","N/A","N/A","N/A","N/A","N/A"," 495.6"," 370.6"," 100.0","  50.0"," 150.0"," 220.6","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","74.822"," 372.2"," 247.2","  25.0","  88.0"," 113.0"," 134.2"," 509.1"," 384.1"," 100.0","  50.0"," 150.0"," 234.1","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","75.759"," 358.3"," 233.3","  25.0","  88.0"," 113.0"," 120.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","78.572","N/A","N/A","N/A","N/A","N/A","N/A"," 495.0"," 370.0"," 100.0","  50.0"," 150.0"," 220.0","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","79.509"," 372.4"," 247.4","  25.0","  88.0"," 113.0"," 134.4"," 509.3"," 384.3"," 100.0","  50.0"," 150.0"," 234.3","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","80.447"," 358.5"," 233.5","  25.0","  88.0"," 113.0"," 120.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","84.197","N/A","N/A","N/A","N/A","N/A","N/A"," 495.1"," 370.1"," 100.0","  50.0"," 150.0"," 220.1","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","85.134"," 372.2"," 247.2","  25.0","  88.0"," 113.0"," 134.2"," 509.4"," 384.4"," 100.0","  50.0"," 150.0"," 234.4","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","86.072"," 358.5"," 233.5","  25.0","  88.0"," 113.0"," 120.5"," 482.7"," 357.7"," 100.0","  50.0"," 150.0"," 207.7","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","87.009"," 386.2"," 261.2","  25.0","  88.0"," 113.0"," 148.2","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","87.947","N/A","N/A","N/A","N/A","N/A","N/A"," 519.8"," 394.8"," 100.0","  50.0"," 150.0"," 244.8","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","88.884"," 343.4"," 218.4","  25.0","  88.0"," 113.0"," 105.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","89.822","N/A","N/A","N/A","N/A","N/A","N/A"," 495.3"," 370.3"," 100.0","  50.0"," 150.0"," 220.3","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","90.759"," 372.0"," 247.0","  25.0","  88.0"," 113.0"," 134.0"," 509.6"," 384.6"," 100.0","  50.0"," 150.0"," 234.6","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","91.697"," 358.3"," 233.3","  25.0","  88.0"," 113.0"," 120.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","92.634","N/A","N/A","N/A","N/A","N/A","N/A"," 495.7"," 370.7"," 100.0","  50.0"," 150.0"," 220.7","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","93.572"," 372.2"," 247.2","  25.0","  88.0"," 113.0"," 134.2"," 509.3"," 384.3"," 100.0","  50.0"," 150.0"," 234.3","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","94.509"," 358.1"," 233.1","  25.0","  88.0"," 113.0"," 120.1","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","95.447","N/A","N/A","N/A","N/A","N/A","N/A"," 495.5"," 370.5"," 100.0","  50.0"," 150.0"," 220.5","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","96.384"," 372.0"," 247.0","  25.0","  88.0"," 113.0"," 134.0"," 509.6"," 384.6"," 100.0","  50.0"," 150.0"," 234.6","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","97.322"," 358.3"," 233.3","  25.0","  88.0"," 113.0"," 120.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","100.134","N/A","N/A","N/A","N/A","N/A","N/A"," 495.2"," 370.2"," 100.0","  50.0"," 150.0"," 220.2","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","101.072"," 372.5"," 247.5","  25.0","  88.0"," 113.0"," 134.5"," 509.0"," 384.0"," 100.0","  50.0"," 150.0"," 234.0","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","102.009"," 358.4"," 233.4","  25.0","  88.0"," 113.0"," 120.4"," 482.8"," 357.8"," 100.0","  50.0"," 150.0"," 207.8","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","102.947"," 386.4"," 261.4","  25.0","  88.0"," 113.0"," 148.4"," 508.4"," 383.4"," 100.0","  50.0"," 150.0"," 233.4","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","103.884"," 358.3"," 233.3","  25.0","  88.0"," 113.0"," 120.3"," 482.6"," 357.6"," 100.0","  50.0"," 150.0"," 207.6","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","104.822"," 386.5"," 261.5","  25.0","  88.0"," 113.0"," 148.5"," 508.5"," 383.5"," 100.0","  50.0"," 150.0"," 233.5","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","105.759"," 358.2"," 233.2","  25.0","  88.0"," 113.0"," 120.2"," 482.6"," 357.6"," 100.0","  50.0"," 150.0"," 207.6","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","106.697"," 386.5"," 261.5","  25.0","  88.0"," 113.0"," 148.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","107.634","N/A","N/A","N/A","N/A","N/A","N/A"," 519.9"," 394.9"," 100.0","  50.0"," 150.0"," 244.9","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","108.572"," 343.6"," 218.6","  25.0","  88.0"," 113.0"," 105.6","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","109.509","N/A","N/A","N/A","N/A","N/A","N/A"," 495.4"," 370.4"," 100.0","  50.0"," 150.0"," 220.4","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","110.447"," 372.3"," 247.3","  25.0","  88.0"," 113.0"," 134.3","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","112.322","N/A","N/A","N/A","N/A","N/A","N/A"," 519.2"," 394.2"," 100.0","  50.0"," 150.0"," 244.2","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","113.259"," 343.5"," 218.5","  25.0","  88.0"," 113.0"," 105.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","114.197","N/A","N/A","N/A","N/A","N/A","N/A"," 495.2"," 370.2"," 100.0","  50.0"," 150.0"," 220.2","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","115.134"," 372.2"," 247.2","  25.0","  88.0"," 113.0"," 134.2"," 509.4"," 384.4"," 100.0","  50.0"," 150.0"," 234.4","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","116.072"," 358.4"," 233.4","  25.0","  88.0"," 113.0"," 120.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","117.947","N/A","N/A","N/A","N/A","N/A","N/A"," 494.8"," 369.8"," 100.0","  50.0"," 150.0"," 219.8","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","118.884"," 372.5"," 247.5","  25.0","  88.0"," 113.0"," 134.5","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","119.822","N/A","N/A","N/A","N/A","N/A","N/A"," 519.7"," 394.7"," 100.0","  50.0"," 150.0"," 244.7","-0.469"
"/Principal/BANK_502/DDR_DQ9","Pass","Write rank(1,1)","U1.L23","U2.H8","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U2.F3&G3","120.759"," 343.4"," 218.4","  25.0","  88.0"," 113.0"," 105.4","N/A","N/A","N/A","N/A","N/A","N/A","-0.469"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 2.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 3.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 4.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 5.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 6.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 7.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 9.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","10.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","11.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","12.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","13.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","14.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","15.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","16.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","17.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","18.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","19.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","20.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","21.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","22.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","24.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","25.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","26.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","27.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","28.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","29.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","30.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","31.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","32.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","33.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","34.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","35.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","36.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","37.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","39.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","40.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","41.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","42.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","43.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","44.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","45.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","46.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","47.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","48.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","49.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","50.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","51.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","52.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","54.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","55.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","56.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","57.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","58.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","59.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","60.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","61.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","62.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","63.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","64.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","65.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","66.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","67.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","69.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","70.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","71.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","72.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","73.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","74.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","75.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","76.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","77.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","78.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","79.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","80.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","81.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","82.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","84.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","85.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","86.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","87.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","88.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","89.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","90.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","91.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","92.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","93.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","94.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","95.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","96.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","97.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","99.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","100.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","101.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","102.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","103.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","104.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","105.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","106.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","107.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","108.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","109.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","110.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","111.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","112.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","114.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","115.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","116.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","117.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","118.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","119.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","120.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","121.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,1)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","122.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 2.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 3.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 4.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 5.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 6.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 7.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 8.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25"," 9.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","10.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","11.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","12.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","13.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","14.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","15.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","16.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","17.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","18.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","19.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","20.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","21.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","22.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","23.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","24.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","25.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","26.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","27.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","28.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","29.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","30.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","31.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","32.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","33.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","34.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","35.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","36.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","37.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","38.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","39.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","40.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","41.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","42.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","43.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","44.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","45.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","46.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","47.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","48.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","49.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","50.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","51.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","52.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","53.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","54.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","55.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","56.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","57.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","58.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","59.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","60.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","61.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","62.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","63.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","64.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","65.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","66.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","67.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","68.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","69.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","70.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","71.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","72.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","73.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","74.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","75.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","76.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","77.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","78.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","79.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","80.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","81.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","82.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","83.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","84.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","85.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","86.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","87.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","88.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","89.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","90.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","91.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","92.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","93.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","94.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","95.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","96.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","97.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","98.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","99.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","100.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","101.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","102.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","103.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","104.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","105.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","106.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","107.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","108.321","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","109.258","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","110.196","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","111.133","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","112.071","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.008","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","113.946","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","114.883","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","115.821","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","116.758","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","117.696","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","118.633","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","119.571","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","120.508","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","121.446","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
"/Principal/BANK_502/DDR_DQ9","Fail","Read rank(1,2)","U1.L23","U1.L23","/Principal/BANK_502/DDR_DQS1_P","U1.L24&L25","U1.L24&L25","122.383","","","","","","","","","","","","","-0.937","Voltage of data waveform is in an undetermined logic state when its strobe waveform crosses Vref! (neither low nor high)"
