#Verilog


##--------------------------------Makefile------------------------------------
##
##				 Copyright (C) 2020 by
##				 Belinda Brown Ram√≠rez
##				 timna.brown@ucr.ac.cr
##
##-----------------------------------------------------------------------------


#******************************************************************************
#			TARGETS
#******************************************************************************

HERE = ./
B32_SRC = ./source/

#******************************************************************************
#				32 BITS
#******************************************************************************
qflow:
	qflow synthesize place route counter_b32.v
#******************************************************************************

.PHONY: sta
sta:
	qflow sta counter_b32



#******************************************************************************
############ CLEAN FOR ALL
.PHONY: clean 
clean:
	rm -rf $(B32_SRC)*.par $(B32_SRC)*.sh  $(HERE)*.sh $(HERE)*.log ./layout/* ./synthesis/* $(B32_SRC)*.blif

#******************************************************************************

