<h1 id="prot_mux-SWVisible:"><strong>SW Visible:</strong></h1><p>no</p><h1 id="prot_mux-Parameters:"><strong>Parameters:</strong></h1><h2 id="prot_mux-Javascript:"><strong>Javascript:</strong></h2><pre>{</pre><pre>  &quot;inInterfaces&quot; : [{&quot;name&quot; : &quot;a_name&quot;, &quot;signals&quot; : {interface def}}, ....],</pre><pre>  &quot;outInterface&quot; : {&quot;name&quot; : &quot;a_name&quot;, &quot;signals&quot; : {interface def}},</pre><pre>}</pre><h2 id="prot_mux-Verilog:"><strong>Verilog:</strong></h2><p>N/A</p><h1 id="prot_mux-I/O:"><strong>I/O:</strong></h1><pre>for (i = 0; i &lt; inInterface.length; i++) {</pre><pre>  u.interface(<a class="external-link" href="http://ininterface.name/" rel="nofollow">inInterface.name</a>,'slave',inInterface.signals);</pre><pre>}</pre><pre>u.interface(<a class="external-link" href="http://outinterface.name/" rel="nofollow">outInterface.name</a>,'master',outInterface.signals);</pre><h1 id="prot_mux-FunctionsUsed:"><strong>Functions Used:</strong></h1><p>regNameIfNoHit</p><p>getUniqName</p><h1 id="prot_mux-ModulesUsed:"><strong>Modules Used:</strong></h1><p>logic_tree</p><p>logic_tree_bus</p><h1 id="prot_mux-Description:"><strong>Description:</strong></h1><p> </p><p>The interfaces in inInterfaces and outInterfaces are composed of only out signals. The interfaces do not have to match. Every signal on the output is a bit wise OR of all the input interfaces that have that signal. If an input signal is wider than the output signal, the input bits are dropped. A warning is generated. If a input signal is narrower than the output signal, the existing input bits are right justified and filled with 0 until it matches the width of the output signal. If an input signal has no corresponding output signal, the input signal is not used by the logic and a warning is generated.</p><h1 id="prot_mux-UseCase:"><strong>Use Case:</strong></h1><p>This block is used to accumulate error information from multiple sources. These sources may be reporting different types of errors. Parity errors are reported by a signal names err_par. ECC errors are reported with mandatory signals err_sb and err_db and optional signals index and syndrome. The signals beginning with err_* are single bit and index and syndrome have variable width. The idea is that every input signal should map to a signal in the output, and that the signals that have width, index and syndrome, should have enough width on the output to encompass all input variations. However, for various reasons, the index and syndrome signals may be pruned from the input interfaces when passing to the output interfaces, because it is determined they do not provide useful information in the application.</p>