// Seed: 1548162001
module module_0;
  initial begin : LABEL_0
    id_1 = id_1[1 : 1];
  end
endmodule
module module_1;
  reg  id_1;
  wire id_2;
  wire id_3;
  always @(1 or negedge id_1) begin : LABEL_0
    assign id_3.id_1 = id_1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    input uwire id_4,
    output wire id_5,
    input tri id_6,
    output uwire id_7
);
  wire id_9;
  wire id_10;
  tri0 id_11;
  assign id_11 = 1;
  wire id_12;
  module_0 modCall_1 ();
  wire id_13, id_14, id_15, id_16, id_17, id_18, id_19;
endmodule
