// Seed: 108471263
module module_0 ();
  reg id_1;
  assign id_1 = id_1;
  always @(posedge 1) begin
    if (1) begin
      id_1 <= (id_0[1'b0]);
    end else id_1 = 1;
  end
endmodule
