$date
	Thu Sep  9 10:03:41 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 1 ! X $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ S $end
$scope module mux $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' s $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#5
1#
1&
#10
1!
0#
0&
1"
1%
#15
1#
1&
#20
0!
0#
0&
0"
0%
#25
1#
1&
#30
1!
0#
0&
1"
1%
#35
1#
1&
