{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519869468229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519869468235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 17:57:48 2018 " "Processing started: Wed Feb 28 17:57:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519869468235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519869468235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9_3 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9_3 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519869468235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519869468820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519869468821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519869480544 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519869480544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519869480544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_decoder-char_decoder_arch " "Found design unit 1: char_decoder-char_decoder_arch" {  } { { "char_decoder.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/char_decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519869480546 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_decoder " "Found entity 1: char_decoder" {  } { { "char_decoder.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/char_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519869480546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519869480546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dflipflop-Dflipflop_arch " "Found design unit 1: Dflipflop-Dflipflop_arch" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/dflipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519869480549 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dflipflop " "Found entity 1: Dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519869480549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519869480549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "walking1_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file walking1_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Walking1_FSM-Walking1_FSM_arch " "Found design unit 1: Walking1_FSM-Walking1_FSM_arch" {  } { { "Walking1_FSM.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/Walking1_FSM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519869480553 ""} { "Info" "ISGN_ENTITY_NAME" "1 Walking1_FSM " "Found entity 1: Walking1_FSM" {  } { { "Walking1_FSM.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/Walking1_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519869480553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519869480553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div__2ton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div__2ton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_2ton-clock_div_2ton_arch " "Found design unit 1: clock_div_2ton-clock_div_2ton_arch" {  } { { "clock_div__2ton.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/clock_div__2ton.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519869480557 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_2ton " "Found entity 1: clock_div_2ton" {  } { { "clock_div__2ton.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/clock_div__2ton.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519869480557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519869480557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519869480588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div_2ton clock_div_2ton:Div " "Elaborating entity \"clock_div_2ton\" for hierarchy \"clock_div_2ton:Div\"" {  } { { "top.vhd" "Div" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/top.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519869480590 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CNT clock_div__2ton.vhd(18) " "Verilog HDL or VHDL warning at clock_div__2ton.vhd(18): object \"CNT\" assigned a value but never read" {  } { { "clock_div__2ton.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/clock_div__2ton.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519869480590 "|top|clock_div_2ton:Div"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "CNTn clock_div__2ton.vhd(63) " "VHDL warning at clock_div__2ton.vhd(63): sensitivity list already contains CNTn" {  } { { "clock_div__2ton.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/clock_div__2ton.vhd" 63 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519869480594 "|top|clock_div_2ton:Div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Clock_Out clock_div__2ton.vhd(63) " "VHDL Process Statement warning at clock_div__2ton.vhd(63): inferring latch(es) for signal or variable \"Clock_Out\", which holds its previous value in one or more paths through the process" {  } { { "clock_div__2ton.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/clock_div__2ton.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1519869480594 "|top|clock_div_2ton:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Clock_Out clock_div__2ton.vhd(63) " "Inferred latch for \"Clock_Out\" at clock_div__2ton.vhd(63)" {  } { { "clock_div__2ton.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/clock_div__2ton.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519869480595 "|top|clock_div_2ton:Div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dflipflop clock_div_2ton:Div\|Dflipflop:D0 " "Elaborating entity \"Dflipflop\" for hierarchy \"clock_div_2ton:Div\|Dflipflop:D0\"" {  } { { "clock_div__2ton.vhd" "D0" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/clock_div__2ton.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519869480609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_decoder char_decoder:C0 " "Elaborating entity \"char_decoder\" for hierarchy \"char_decoder:C0\"" {  } { { "top.vhd" "C0" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/top.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519869480622 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "clock_div_2ton:Div\|Clock_Out " "LATCH primitive \"clock_div_2ton:Div\|Clock_Out\" is permanently enabled" {  } { { "clock_div__2ton.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/clock_div__2ton.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1519869480922 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_div_2ton:Div\|Clock_Out~0 " "Found clock multiplexer clock_div_2ton:Div\|Clock_Out~0" {  } { { "clock_div__2ton.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/clock_div__2ton.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1519869480923 "|top|clock_div_2ton:Div|Clock_Out~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_div_2ton:Div\|Clock_Out~1 " "Found clock multiplexer clock_div_2ton:Div\|Clock_Out~1" {  } { { "clock_div__2ton.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/clock_div__2ton.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1519869480923 "|top|clock_div_2ton:Div|Clock_Out~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_div_2ton:Div\|Clock_Out~2 " "Found clock multiplexer clock_div_2ton:Div\|Clock_Out~2" {  } { { "clock_div__2ton.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/clock_div__2ton.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1519869480923 "|top|clock_div_2ton:Div|Clock_Out~2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1519869480923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519869481183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519869481479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519869481479 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519869481547 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Brett Shelley/Desktop/circuits/Lab9.3/top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519869481547 "|top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1519869481547 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519869481548 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519869481548 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519869481548 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519869481548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "783 " "Peak virtual memory: 783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519869481583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 17:58:01 2018 " "Processing ended: Wed Feb 28 17:58:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519869481583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519869481583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519869481583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519869481583 ""}
