--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Init_Test.twx Init_Test.ncd -o Init_Test.twr Init_Test.pcf
-ucf GenIO.ucf -ucf 1-Wire.ucf -ucf LCD.ucf

Design file:              Init_Test.ncd
Physical constraint file: Init_Test.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2234 paths analyzed, 541 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.316ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_3/regDI_3 (SLICE_X65Y54.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_2 (FF)
  Destination:          XLXI_3/regDI_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.316ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_2 to XLXI_3/regDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y14.YQ      Tcko                  0.567   XLXI_3/State<3>
                                                       XLXI_3/State_2
    SLICE_X52Y15.G1      net (fanout=3)        0.503   XLXI_3/State<2>
    SLICE_X52Y15.Y       Tilo                  0.660   XLXI_3/nextState<24>110
                                                       XLXI_3/regDI_or00001
    SLICE_X54Y30.F3      net (fanout=3)        1.372   XLXI_3/regDI_or0000
    SLICE_X54Y30.X       Tilo                  0.660   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X64Y47.F4      net (fanout=7)        1.551   XLXI_3/regDI_or0002
    SLICE_X64Y47.X       Tilo                  0.660   XLXI_3/regDI_mux0001<4>55
                                                       XLXI_3/regDI_mux0001<4>55
    SLICE_X65Y54.SR      net (fanout=1)        0.549   XLXI_3/regDI_mux0001<4>55
    SLICE_X65Y54.CLK     Tsrck                 0.794   XLXI_3/regDI<3>
                                                       XLXI_3/regDI_3
    -------------------------------------------------  ---------------------------
    Total                                      7.316ns (3.341ns logic, 3.975ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_12 (FF)
  Destination:          XLXI_3/regDI_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.246ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.116 - 0.118)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_12 to XLXI_3/regDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y37.YQ      Tcko                  0.511   XLXI_3/State<13>
                                                       XLXI_3/State_12
    SLICE_X54Y30.G4      net (fanout=4)        1.822   XLXI_3/State<12>
    SLICE_X54Y30.Y       Tilo                  0.660   XLXI_3/regDI_or0002
                                                       XLXI_3/nextState<18>111_SW0
    SLICE_X54Y30.F4      net (fanout=2)        0.039   XLXI_3/N32
    SLICE_X54Y30.X       Tilo                  0.660   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X64Y47.F4      net (fanout=7)        1.551   XLXI_3/regDI_or0002
    SLICE_X64Y47.X       Tilo                  0.660   XLXI_3/regDI_mux0001<4>55
                                                       XLXI_3/regDI_mux0001<4>55
    SLICE_X65Y54.SR      net (fanout=1)        0.549   XLXI_3/regDI_mux0001<4>55
    SLICE_X65Y54.CLK     Tsrck                 0.794   XLXI_3/regDI<3>
                                                       XLXI_3/regDI_3
    -------------------------------------------------  ---------------------------
    Total                                      7.246ns (3.285ns logic, 3.961ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_6 (FF)
  Destination:          XLXI_3/regDI_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.236ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_6 to XLXI_3/regDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y14.YQ      Tcko                  0.511   XLXI_3/State<7>
                                                       XLXI_3/State_6
    SLICE_X52Y15.G4      net (fanout=3)        0.479   XLXI_3/State<6>
    SLICE_X52Y15.Y       Tilo                  0.660   XLXI_3/nextState<24>110
                                                       XLXI_3/regDI_or00001
    SLICE_X54Y30.F3      net (fanout=3)        1.372   XLXI_3/regDI_or0000
    SLICE_X54Y30.X       Tilo                  0.660   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X64Y47.F4      net (fanout=7)        1.551   XLXI_3/regDI_or0002
    SLICE_X64Y47.X       Tilo                  0.660   XLXI_3/regDI_mux0001<4>55
                                                       XLXI_3/regDI_mux0001<4>55
    SLICE_X65Y54.SR      net (fanout=1)        0.549   XLXI_3/regDI_mux0001<4>55
    SLICE_X65Y54.CLK     Tsrck                 0.794   XLXI_3/regDI<3>
                                                       XLXI_3/regDI_3
    -------------------------------------------------  ---------------------------
    Total                                      7.236ns (3.285ns logic, 3.951ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/regDI_5 (SLICE_X54Y41.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cntIdx_0 (FF)
  Destination:          XLXI_3/regDI_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.708ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.091 - 0.121)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/cntIdx_0 to XLXI_3/regDI_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y46.YQ      Tcko                  0.511   XLXI_3/cntIdx<1>
                                                       XLXI_3/cntIdx_0
    SLICE_X55Y39.G3      net (fanout=13)       2.178   XLXI_3/cntIdx<0>
    SLICE_X55Y39.Y       Tilo                  0.612   XLXI_3/regDI_mux0001<7>41
                                                       XLXI_3/regDI_mux0001<2>19
    SLICE_X54Y38.G1      net (fanout=1)        0.107   XLXI_3/regDI_mux0001<2>19
    SLICE_X54Y38.Y       Tilo                  0.660   XLXI_3/regDI_mux0001<2>43
                                                       XLXI_3/regDI_mux0001<2>20
    SLICE_X54Y38.F1      net (fanout=1)        0.640   XLXI_3/regDI_mux0001<2>20/O
    SLICE_X54Y38.X       Tilo                  0.660   XLXI_3/regDI_mux0001<2>43
                                                       XLXI_3/regDI_mux0001<2>43
    SLICE_X54Y41.SR      net (fanout=1)        0.546   XLXI_3/regDI_mux0001<2>43
    SLICE_X54Y41.CLK     Tsrck                 0.794   XLXI_3/regDI<5>
                                                       XLXI_3/regDI_5
    -------------------------------------------------  ---------------------------
    Total                                      6.708ns (3.237ns logic, 3.471ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cntIdx_3 (FF)
  Destination:          XLXI_3/regDI_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.415ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.091 - 0.121)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/cntIdx_3 to XLXI_3/regDI_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y46.XQ      Tcko                  0.515   XLXI_3/cntIdx<3>
                                                       XLXI_3/cntIdx_3
    SLICE_X55Y39.G4      net (fanout=10)       1.881   XLXI_3/cntIdx<3>
    SLICE_X55Y39.Y       Tilo                  0.612   XLXI_3/regDI_mux0001<7>41
                                                       XLXI_3/regDI_mux0001<2>19
    SLICE_X54Y38.G1      net (fanout=1)        0.107   XLXI_3/regDI_mux0001<2>19
    SLICE_X54Y38.Y       Tilo                  0.660   XLXI_3/regDI_mux0001<2>43
                                                       XLXI_3/regDI_mux0001<2>20
    SLICE_X54Y38.F1      net (fanout=1)        0.640   XLXI_3/regDI_mux0001<2>20/O
    SLICE_X54Y38.X       Tilo                  0.660   XLXI_3/regDI_mux0001<2>43
                                                       XLXI_3/regDI_mux0001<2>43
    SLICE_X54Y41.SR      net (fanout=1)        0.546   XLXI_3/regDI_mux0001<2>43
    SLICE_X54Y41.CLK     Tsrck                 0.794   XLXI_3/regDI<5>
                                                       XLXI_3/regDI_5
    -------------------------------------------------  ---------------------------
    Total                                      6.415ns (3.241ns logic, 3.174ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cntIdx_2 (FF)
  Destination:          XLXI_3/regDI_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.335ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.091 - 0.121)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/cntIdx_2 to XLXI_3/regDI_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y46.YQ      Tcko                  0.567   XLXI_3/cntIdx<3>
                                                       XLXI_3/cntIdx_2
    SLICE_X55Y39.G2      net (fanout=11)       1.749   XLXI_3/cntIdx<2>
    SLICE_X55Y39.Y       Tilo                  0.612   XLXI_3/regDI_mux0001<7>41
                                                       XLXI_3/regDI_mux0001<2>19
    SLICE_X54Y38.G1      net (fanout=1)        0.107   XLXI_3/regDI_mux0001<2>19
    SLICE_X54Y38.Y       Tilo                  0.660   XLXI_3/regDI_mux0001<2>43
                                                       XLXI_3/regDI_mux0001<2>20
    SLICE_X54Y38.F1      net (fanout=1)        0.640   XLXI_3/regDI_mux0001<2>20/O
    SLICE_X54Y38.X       Tilo                  0.660   XLXI_3/regDI_mux0001<2>43
                                                       XLXI_3/regDI_mux0001<2>43
    SLICE_X54Y41.SR      net (fanout=1)        0.546   XLXI_3/regDI_mux0001<2>43
    SLICE_X54Y41.CLK     Tsrck                 0.794   XLXI_3/regDI<5>
                                                       XLXI_3/regDI_5
    -------------------------------------------------  ---------------------------
    Total                                      6.335ns (3.293ns logic, 3.042ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/regDI_0 (SLICE_X55Y40.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cntIdx_0 (FF)
  Destination:          XLXI_3/regDI_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.579ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.091 - 0.121)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/cntIdx_0 to XLXI_3/regDI_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y46.YQ      Tcko                  0.511   XLXI_3/cntIdx<1>
                                                       XLXI_3/cntIdx_0
    SLICE_X55Y39.F2      net (fanout=13)       2.230   XLXI_3/cntIdx<0>
    SLICE_X55Y39.X       Tilo                  0.612   XLXI_3/regDI_mux0001<7>41
                                                       XLXI_3/regDI_mux0001<7>41
    SLICE_X54Y36.G2      net (fanout=1)        0.346   XLXI_3/regDI_mux0001<7>41
    SLICE_X54Y36.Y       Tilo                  0.660   XLXI_3/regDI_mux0001<7>76
                                                       XLXI_3/regDI_mux0001<7>76_SW0
    SLICE_X54Y36.F4      net (fanout=1)        0.020   XLXI_3/regDI_mux0001<7>76_SW0/O
    SLICE_X54Y36.X       Tilo                  0.660   XLXI_3/regDI_mux0001<7>76
                                                       XLXI_3/regDI_mux0001<7>76
    SLICE_X55Y40.SR      net (fanout=1)        0.746   XLXI_3/regDI_mux0001<7>76
    SLICE_X55Y40.CLK     Tsrck                 0.794   XLXI_3/regDI<0>
                                                       XLXI_3/regDI_0
    -------------------------------------------------  ---------------------------
    Total                                      6.579ns (3.237ns logic, 3.342ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_2 (FF)
  Destination:          XLXI_3/regDI_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.547ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_2 to XLXI_3/regDI_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y14.YQ      Tcko                  0.567   XLXI_3/State<3>
                                                       XLXI_3/State_2
    SLICE_X52Y15.G1      net (fanout=3)        0.503   XLXI_3/State<2>
    SLICE_X52Y15.Y       Tilo                  0.660   XLXI_3/nextState<24>110
                                                       XLXI_3/regDI_or00001
    SLICE_X54Y30.F3      net (fanout=3)        1.372   XLXI_3/regDI_or0000
    SLICE_X54Y30.X       Tilo                  0.660   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X54Y36.F1      net (fanout=7)        0.585   XLXI_3/regDI_or0002
    SLICE_X54Y36.X       Tilo                  0.660   XLXI_3/regDI_mux0001<7>76
                                                       XLXI_3/regDI_mux0001<7>76
    SLICE_X55Y40.SR      net (fanout=1)        0.746   XLXI_3/regDI_mux0001<7>76
    SLICE_X55Y40.CLK     Tsrck                 0.794   XLXI_3/regDI<0>
                                                       XLXI_3/regDI_0
    -------------------------------------------------  ---------------------------
    Total                                      6.547ns (3.341ns logic, 3.206ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_12 (FF)
  Destination:          XLXI_3/regDI_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.477ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.032 - 0.059)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_12 to XLXI_3/regDI_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y37.YQ      Tcko                  0.511   XLXI_3/State<13>
                                                       XLXI_3/State_12
    SLICE_X54Y30.G4      net (fanout=4)        1.822   XLXI_3/State<12>
    SLICE_X54Y30.Y       Tilo                  0.660   XLXI_3/regDI_or0002
                                                       XLXI_3/nextState<18>111_SW0
    SLICE_X54Y30.F4      net (fanout=2)        0.039   XLXI_3/N32
    SLICE_X54Y30.X       Tilo                  0.660   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X54Y36.F1      net (fanout=7)        0.585   XLXI_3/regDI_or0002
    SLICE_X54Y36.X       Tilo                  0.660   XLXI_3/regDI_mux0001<7>76
                                                       XLXI_3/regDI_mux0001<7>76
    SLICE_X55Y40.SR      net (fanout=1)        0.746   XLXI_3/regDI_mux0001<7>76
    SLICE_X55Y40.CLK     Tsrck                 0.794   XLXI_3/regDI<0>
                                                       XLXI_3/regDI_0
    -------------------------------------------------  ---------------------------
    Total                                      6.477ns (3.285ns logic, 3.192ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_5/Data_out_7 (SLICE_X49Y58.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/first_byte_7 (FF)
  Destination:          XLXI_5/Data_out_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_5/first_byte_7 to XLXI_5/Data_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y58.XQ      Tcko                  0.412   XLXI_5/first_byte<7>
                                                       XLXI_5/first_byte_7
    SLICE_X49Y58.BX      net (fanout=1)        0.317   XLXI_5/first_byte<7>
    SLICE_X49Y58.CLK     Tckdi       (-Th)    -0.080   XLXI_5/Data_out<7>
                                                       XLXI_5/Data_out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/Data_out_5 (SLICE_X48Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/first_byte_5 (FF)
  Destination:          XLXI_5/Data_out_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_5/first_byte_5 to XLXI_5/Data_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.XQ      Tcko                  0.411   XLXI_5/first_byte<5>
                                                       XLXI_5/first_byte_5
    SLICE_X48Y57.BX      net (fanout=1)        0.317   XLXI_5/first_byte<5>
    SLICE_X48Y57.CLK     Tckdi       (-Th)    -0.116   XLXI_5/Data_out<5>
                                                       XLXI_5/Data_out_5
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/Data_out_1 (SLICE_X48Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/first_byte_1 (FF)
  Destination:          XLXI_5/Data_out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_5/first_byte_1 to XLXI_5/Data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y55.XQ      Tcko                  0.412   XLXI_5/first_byte<1>
                                                       XLXI_5/first_byte_1
    SLICE_X48Y54.BX      net (fanout=1)        0.317   XLXI_5/first_byte<1>
    SLICE_X48Y54.CLK     Tckdi       (-Th)    -0.116   XLXI_5/Data_out<1>
                                                       XLXI_5/Data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.528ns logic, 0.317ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_5/state_FSM_FFd10/CLK
  Logical resource: XLXI_5/state_FSM_FFd10/CK
  Location pin: SLICE_X34Y71.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_5/state_FSM_FFd10/CLK
  Logical resource: XLXI_5/state_FSM_FFd10/CK
  Location pin: SLICE_X34Y71.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_5/state_FSM_FFd20/CLK
  Logical resource: XLXI_5/state_FSM_FFd20/CK
  Location pin: SLICE_X36Y70.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.316|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2234 paths, 0 nets, and 1022 connections

Design statistics:
   Minimum period:   7.316ns{1}   (Maximum frequency: 136.687MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 26 10:31:38 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 119 MB



