// Seed: 1193527878
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wor id_3,
    output tri id_4,
    input tri id_5,
    input supply0 id_6
    , id_16, id_17,
    output uwire id_7,
    output tri id_8,
    input tri1 id_9,
    output uwire id_10,
    output tri1 id_11,
    input tri1 id_12,
    input wor id_13,
    output supply1 id_14
);
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd56
) (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 _id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri id_5,
    input uwire id_6,
    output logic id_7,
    input uwire id_8,
    output tri0 id_9,
    input supply1 id_10,
    output tri0 id_11,
    output supply1 id_12,
    input tri id_13[-1 'b0 : id_2  &  -1],
    input supply1 id_14,
    input supply0 id_15,
    output uwire id_16
);
  always id_7 = 1'b0;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_14,
      id_5,
      id_1,
      id_3,
      id_8,
      id_12,
      id_0,
      id_15,
      id_12,
      id_0,
      id_6,
      id_10,
      id_1
  );
endmodule
