<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h' l='114' type='17'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h' l='117'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h' l='113'>// VGPRS:</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='136' c='_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1105' u='r' c='_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1116' u='r' c='_ZNK4llvm18AMDGPUCallLowering17passSpecialInputsERNS_16MachineIRBuilderERNS_7CCStateERNS_15SmallVectorImplISt4pairINS_10MCRegisterENS_8RegisterEEEERNS12441744'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4726' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2701' u='r' c='_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2712' u='r' c='_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745'/>
