<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_744E9390-8822-46EE-B89E-917D80CD36C7"><title>VCCPRIM_3P3</title><body><section id="SECTION_35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E" /><section id="SECTION_Power_Integrity_Processor_Power_Rails_48D6A958-269C-4E6E-9257-C140E051E099_35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E_Settings"><table id="TABLE_Power_Integrity_Processor_Power_Rails_48D6A958-269C-4E6E-9257-C140E051E099_35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Require 1 layer of VCC3P3 plane with minimum width of 0.5mm from vrm to board pin with immediate GND reference on one adjacent layer. Refer to reference design image for design implementation.</p></entry><entry><p>VCCPRIM_3P3_1</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_3p3_1_3"><title>VCCPRIM_3P3_1</title><image href="FIG_vccprim_3p3_1_3.PNG" scalefit="yes" id="IMG_vccprim_3p3_1_3_PNG" /></fig><table id="TABLE_Power_Integrity_Processor_Power_Rails_48D6A958-269C-4E6E-9257-C140E051E099_35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance.</p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_Processor_Power_Rails_48D6A958-269C-4E6E-9257-C140E051E099_35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Secondary side</p></entry><entry><p>0201</p></entry><entry><p>1 uF</p></entry><entry><p>1</p></entry><entry><p>Place right under BGA area.</p></entry><entry><p>VCCPRIM_3P3_2</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_3p3_2_3"><title>VCCPRIM_3P3_2</title><image href="FIG_vccprim_3p3_2_3.PNG" scalefit="yes" id="IMG_vccprim_3p3_2_3_PNG" /></fig></section></body></topic>