{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567175595907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567175595907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 11:33:15 2019 " "Processing started: Fri Aug 30 11:33:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567175595907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567175595907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA-clock -c FPGA-clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA-clock -c FPGA-clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567175595907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567175596763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1567175596763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perifericos/conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perifericos/conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "perifericos/conversorHex7Seg.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/perifericos/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567175616816 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "perifericos/conversorHex7Seg.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/perifericos/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567175616816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567175616816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numerosteste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file numerosteste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 numerosteste-comportamento " "Found design unit 1: numerosteste-comportamento" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567175616816 ""} { "Info" "ISGN_ENTITY_NAME" "1 numerosteste " "Found entity 1: numerosteste" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567175616816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567175616816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacoes/somavec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operacoes/somavec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somavec-somas " "Found design unit 1: somavec-somas" {  } { { "operacoes/somavec.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/operacoes/somavec.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567175616816 ""} { "Info" "ISGN_ENTITY_NAME" "1 somavec " "Found entity 1: somavec" {  } { { "operacoes/somavec.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/operacoes/somavec.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567175616816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567175616816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacoes/soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operacoes/soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma-somaab " "Found design unit 1: soma-somaab" {  } { { "operacoes/Soma.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/operacoes/Soma.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567175616832 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma " "Found entity 1: soma" {  } { { "operacoes/Soma.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/operacoes/Soma.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567175616832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567175616832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "numerosteste " "Elaborating entity \"numerosteste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567175616926 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 numerosteste.vhd(8) " "VHDL Signal Declaration warning at numerosteste.vhd(8): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567175616941 "|numerosteste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 numerosteste.vhd(8) " "VHDL Signal Declaration warning at numerosteste.vhd(8): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567175616941 "|numerosteste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 numerosteste.vhd(8) " "VHDL Signal Declaration warning at numerosteste.vhd(8): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567175616941 "|numerosteste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 numerosteste.vhd(8) " "VHDL Signal Declaration warning at numerosteste.vhd(8): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567175616941 "|numerosteste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 numerosteste.vhd(8) " "VHDL Signal Declaration warning at numerosteste.vhd(8): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567175616941 "|numerosteste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 numerosteste.vhd(8) " "VHDL Signal Declaration warning at numerosteste.vhd(8): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567175616941 "|numerosteste"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 numerosteste.vhd(8) " "VHDL Signal Declaration warning at numerosteste.vhd(8): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567175616941 "|numerosteste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:display7 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:display7\"" {  } { { "numerosteste.vhd" "display7" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567175616941 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567175617691 "|numerosteste|HEX6[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1567175617691 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1567175617816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567175619019 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567175619019 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567175619300 "|numerosteste|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567175619300 "|numerosteste|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567175619300 "|numerosteste|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567175619300 "|numerosteste|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567175619300 "|numerosteste|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567175619300 "|numerosteste|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567175619300 "|numerosteste|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567175619300 "|numerosteste|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567175619300 "|numerosteste|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567175619300 "|numerosteste|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567175619300 "|numerosteste|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567175619300 "|numerosteste|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567175619300 "|numerosteste|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567175619300 "|numerosteste|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567175619300 "|numerosteste|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567175619300 "|numerosteste|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "numerosteste.vhd" "" { Text "C:/Users/manuc/Desktop/insper/sem6/Arquit/FPGA-clock/numerosteste.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567175619300 "|numerosteste|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1567175619300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567175619300 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567175619300 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567175619300 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567175619300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567175619347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 11:33:39 2019 " "Processing ended: Fri Aug 30 11:33:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567175619347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567175619347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567175619347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567175619347 ""}
