0.7
2020.2
Jun 14 2024
10:04:17
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/riscv_v1_2/riscv_v1_2.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/riscv_v1_2/riscv_v1_2.srcs/sim_1/new/ALU_V1_tb.v,1727957419,verilog,,,,ALU_tb,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/riscv_v1_2/riscv_v1_2.srcs/sources_1/new/ALU_v1.v,1727957424,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/riscv_v1_2/riscv_v1_2.srcs/sim_1/new/ALU_V1_tb.v,,ALU_v1,,,,,,,,
