#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1be6ae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bc6a40 .scope module, "tb" "tb" 3 27;
 .timescale -12 -12;
L_0x1be46f0 .functor NOT 1, L_0x1c140d0, C4<0>, C4<0>, C4<0>;
L_0x1be4760 .functor XOR 1, L_0x1c13c50, L_0x1c13da0, C4<0>, C4<0>;
L_0x1c13fc0 .functor XOR 1, L_0x1be4760, L_0x1c13ef0, C4<0>, C4<0>;
v0x1c12dc0_0 .net *"_ivl_10", 0 0, L_0x1c13ef0;  1 drivers
v0x1c12ec0_0 .net *"_ivl_12", 0 0, L_0x1c13fc0;  1 drivers
v0x1c12fa0_0 .net *"_ivl_2", 0 0, L_0x1c13b90;  1 drivers
v0x1c13060_0 .net *"_ivl_4", 0 0, L_0x1c13c50;  1 drivers
v0x1c13140_0 .net *"_ivl_6", 0 0, L_0x1c13da0;  1 drivers
v0x1c13270_0 .net *"_ivl_8", 0 0, L_0x1be4760;  1 drivers
v0x1c13350_0 .var "clk", 0 0;
v0x1c133f0_0 .net "in", 7 0, v0x1c125a0_0;  1 drivers
v0x1c13490_0 .net "parity_dut", 0 0, L_0x1c13a80;  1 drivers
v0x1c13530_0 .net "parity_ref", 0 0, L_0x1c13930;  1 drivers
v0x1c135d0_0 .var/2u "stats1", 159 0;
v0x1c13670_0 .var/2u "strobe", 0 0;
v0x1c13730_0 .net "tb_match", 0 0, L_0x1c140d0;  1 drivers
v0x1c137f0_0 .net "tb_mismatch", 0 0, L_0x1be46f0;  1 drivers
L_0x1c13b90 .concat [ 1 0 0 0], L_0x1c13930;
L_0x1c13c50 .concat [ 1 0 0 0], L_0x1c13930;
L_0x1c13da0 .concat [ 1 0 0 0], L_0x1c13a80;
L_0x1c13ef0 .concat [ 1 0 0 0], L_0x1c13930;
L_0x1c140d0 .cmp/eeq 1, L_0x1c13b90, L_0x1c13fc0;
S_0x1bc6bd0 .scope module, "good1" "reference_module" 3 66, 3 4 0, S_0x1bc6a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
v0x1be4960_0 .net "in", 7 0, v0x1c125a0_0;  alias, 1 drivers
v0x1be4a00_0 .net "parity", 0 0, L_0x1c13930;  alias, 1 drivers
L_0x1c13930 .reduce/xor v0x1c125a0_0;
S_0x1c12250 .scope module, "stim1" "stimulus_gen" 3 62, 3 14 0, S_0x1bc6a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
v0x1c124c0_0 .net "clk", 0 0, v0x1c13350_0;  1 drivers
v0x1c125a0_0 .var "in", 7 0;
E_0x1befdc0/0 .event negedge, v0x1c124c0_0;
E_0x1befdc0/1 .event posedge, v0x1c124c0_0;
E_0x1befdc0 .event/or E_0x1befdc0/0, E_0x1befdc0/1;
S_0x1c126a0 .scope module, "top_module1" "top_module" 3 70, 4 1 0, S_0x1bc6a40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
L_0x1bf2020 .functor BUFZ 8, v0x1c125a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1c128d0_0 .net "dataBits", 7 0, L_0x1bf2020;  1 drivers
v0x1c129b0_0 .net "in", 7 0, v0x1c125a0_0;  alias, 1 drivers
v0x1c12ac0_0 .net "parity", 0 0, L_0x1c13a80;  alias, 1 drivers
L_0x1c13a80 .reduce/xor L_0x1bf2020;
S_0x1c12bc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 76, 3 76 0, S_0x1bc6a40;
 .timescale -12 -12;
E_0x1befb10 .event anyedge, v0x1c13670_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c13670_0;
    %nor/r;
    %assign/vec4 v0x1c13670_0, 0;
    %wait E_0x1befb10;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c12250;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1befdc0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x1c125a0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1bc6a40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c13350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c13670_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1bc6a40;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c13350_0;
    %inv;
    %store/vec4 v0x1c13350_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1bc6a40;
T_4 ;
    %vpi_call/w 3 54 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 55 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c124c0_0, v0x1c137f0_0, v0x1c133f0_0, v0x1c13530_0, v0x1c13490_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1bc6a40;
T_5 ;
    %load/vec4 v0x1c135d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1c135d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c135d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 85 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "parity", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 86 "$display", "Hint: Output '%s' has no mismatches.", "parity" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1c135d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c135d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 88 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 89 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c135d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c135d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 90 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1bc6a40;
T_6 ;
    %wait E_0x1befdc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c135d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c135d0_0, 4, 32;
    %load/vec4 v0x1c13730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1c135d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 101 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c135d0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c135d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c135d0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1c13530_0;
    %load/vec4 v0x1c13530_0;
    %load/vec4 v0x1c13490_0;
    %xor;
    %load/vec4 v0x1c13530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1c135d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 105 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c135d0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1c135d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c135d0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/reduction/reduction_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/reduction/iter0/response4/top_module.sv";
