------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Setup 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.433
TNS   : 0.000

Type  : Setup 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 0.933
TNS   : 0.000

Type  : Setup 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.944
TNS   : 0.000

Type  : Setup 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_fall'
Slack : 1.127
TNS   : 0.000

Type  : Setup 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_rise'
Slack : 1.134
TNS   : 0.000

Type  : Setup 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_fall'
Slack : 1.145
TNS   : 0.000

Type  : Setup 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_rise'
Slack : 1.152
TNS   : 0.000

Type  : Setup 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.348
TNS   : 0.000

Type  : Setup 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 1.457
TNS   : 0.000

Type  : Setup 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.457
TNS   : 0.000

Type  : Setup 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.457
TNS   : 0.000

Type  : Setup 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.457
TNS   : 0.000

Type  : Setup 'ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx[0]|clk0'
Slack : 3.186
TNS   : 0.000

Type  : Setup 'clkin_125'
Slack : 3.877
TNS   : 0.000

Type  : Setup 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 4.831
TNS   : 0.000

Type  : Setup 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 7.456
TNS   : 0.000

Type  : Setup 'clkin_100'
Slack : 9.439
TNS   : 0.000

Type  : Setup 'clkin_50'
Slack : 17.178
TNS   : 0.000

Type  : Setup 'altera_reserved_tck'
Slack : 47.611
TNS   : 0.000

Type  : Hold 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.115
TNS   : 0.000

Type  : Hold 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 0.143
TNS   : 0.000

Type  : Hold 'ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx[0]|clk0'
Slack : 0.164
TNS   : 0.000

Type  : Hold 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.187
TNS   : 0.000

Type  : Hold 'clkin_125'
Slack : 0.222
TNS   : 0.000

Type  : Hold 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 0.250
TNS   : 0.000

Type  : Hold 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 0.256
TNS   : 0.000

Type  : Hold 'clkin_50'
Slack : 0.257
TNS   : 0.000

Type  : Hold 'altera_reserved_tck'
Slack : 0.275
TNS   : 0.000

Type  : Hold 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.285
TNS   : 0.000

Type  : Hold 'clkin_100'
Slack : 0.288
TNS   : 0.000

Type  : Hold 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_fall'
Slack : 1.104
TNS   : 0.000

Type  : Hold 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_rise'
Slack : 1.106
TNS   : 0.000

Type  : Hold 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_fall'
Slack : 1.151
TNS   : 0.000

Type  : Hold 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_rise'
Slack : 1.153
TNS   : 0.000

Type  : Hold 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.479
TNS   : 0.000

Type  : Hold 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.479
TNS   : 0.000

Type  : Hold 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.559
TNS   : 0.000

Type  : Hold 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.073
TNS   : 0.000

Type  : Recovery 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.897
TNS   : 0.000

Type  : Recovery 'clkin_125'
Slack : 2.484
TNS   : 0.000

Type  : Recovery 'ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx[0]|clk0'
Slack : 3.196
TNS   : 0.000

Type  : Recovery 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 3.824
TNS   : 0.000

Type  : Recovery 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 3.969
TNS   : 0.000

Type  : Recovery 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 5.532
TNS   : 0.000

Type  : Recovery 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 5.596
TNS   : 0.000

Type  : Recovery 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 18.651
TNS   : 0.000

Type  : Recovery 'clkin_50'
Slack : 19.073
TNS   : 0.000

Type  : Recovery 'altera_reserved_tck'
Slack : 48.696
TNS   : 0.000

Type  : Removal 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.495
TNS   : 0.000

Type  : Removal 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 0.502
TNS   : 0.000

Type  : Removal 'ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx[0]|clk0'
Slack : 0.504
TNS   : 0.000

Type  : Removal 'clkin_125'
Slack : 0.515
TNS   : 0.000

Type  : Removal 'clkin_50'
Slack : 0.523
TNS   : 0.000

Type  : Removal 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 0.543
TNS   : 0.000

Type  : Removal 'altera_reserved_tck'
Slack : 0.599
TNS   : 0.000

Type  : Removal 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.665
TNS   : 0.000

Type  : Removal 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.902
TNS   : 0.000

Type  : Removal 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 0.990
TNS   : 0.000

Type  : Minimum Pulse Width 'ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|pll|clk[0]'
Slack : 0.113
TNS   : 0.000

Type  : Minimum Pulse Width 'ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|pll|clk[0]'
Slack : 0.394
TNS   : 0.000

Type  : Minimum Pulse Width 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.919
TNS   : 0.000

Type  : Minimum Pulse Width 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.066
TNS   : 0.000

Type  : Minimum Pulse Width 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 1.123
TNS   : 0.000

Type  : Minimum Pulse Width 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 2.537
TNS   : 0.000

Type  : Minimum Pulse Width 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 2.604
TNS   : 0.000

Type  : Minimum Pulse Width 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 2.609
TNS   : 0.000

Type  : Minimum Pulse Width 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 2.737
TNS   : 0.000

Type  : Minimum Pulse Width 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 2.795
TNS   : 0.000

Type  : Minimum Pulse Width 'ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx[0]|clk0'
Slack : 3.075
TNS   : 0.000

Type  : Minimum Pulse Width 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout'
Slack : 3.180
TNS   : 0.000

Type  : Minimum Pulse Width 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout'
Slack : 3.181
TNS   : 0.000

Type  : Minimum Pulse Width 'clkin_125'
Slack : 3.207
TNS   : 0.000

Type  : Minimum Pulse Width 'clkin_100'
Slack : 4.465
TNS   : 0.000

Type  : Minimum Pulse Width 'ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 8.962
TNS   : 0.000

Type  : Minimum Pulse Width 'clkin_50'
Slack : 9.427
TNS   : 0.000

Type  : Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.389
TNS   : 0.000

------------------------------------------------------------
