# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1230 0.000128 2048 200 890 138240 17.9582 14.5733 275.313 419.2 727.161 727.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1110 3.2e-05 2048 50 1460 602880 70.9407 56.1062 2006 1676.2 3809.37 3809.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1970 0.001024 512 80 400 19072 0.38912 3.39776 25.6457 29.4757 29.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 670 0.001024 4096 250 2290 9344 2.71667 77.9108 104.751 185.424 185.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 890 3.2e-05 2048 235 3300 460800 128.101 56.1576 3755.05 1675.56 5615.07 5615.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1550 0.000128 1024 480 760 128512 11.5273 6.85542 119.894 231.171 369.584 369.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1410 6.4e-05 1024 290 830 271360 25.0084 13.5006 273.268 419.185 731.12 731.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1690 3.2e-05 1024 210 380 583680 47.1196 26.878 490.959 837.857 1402.98 1403.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 970 0.000128 2048 150 790 134912 18.1542 14.3729 256.42 422.577 711.628 711.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 330 0.000512 1024 100 430 6144 5.28813 1.66707 3.59114 59.2729 69.9744 70.1154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1230 0.000128 2048 200 890 138240 17.9882 14.3903 313.467 419.36 765.316 765.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1110 3.2e-05 2048 50 1460 602784 71.008 56.1527 2275.93 1676.89 4080.1 4080.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1970 0.001024 512 80 400 19080 0.391168 4.15296 25.6693 30.2557 30.3131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 670 0.001024 4096 250 2290 9360 2.73562 90.087 105.021 197.888 197.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 890 3.2e-05 2048 235 3300 460800 128.167 56.1029 4389.54 1676.17 6250.19 6250.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1550 0.000128 1024 480 760 128448 11.5544 6.86227 137.01 227.837 383.398 383.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1410 6.4e-05 1024 290 830 271872 24.9771 13.5272 313.481 428.662 780.809 780.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1690 3.2e-05 1024 210 380 584064 47.0011 26.9508 327.008 843.337 1250.62 1250.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 970 0.000128 2048 150 790 134784 18.1924 14.3832 290.632 424.362 747.676 747.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 330 0.000512 1024 100 430 5760 5.20038 1.61629 3.84608 64.5182 75.336 75.4829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1230 0.000128 2048 200 890 138240 17.963 14.392 326.902 419.516 778.884 778.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1110 3.2e-05 2048 50 1460 602560 70.8674 56.1152 2385.42 1676.84 4189.36 4189.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1970 0.001024 512 80 400 19040 0.388768 4.3296 25.6429 30.4043 30.4599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 670 0.001024 4096 250 2290 9280 2.72717 92.4883 104.565 199.823 199.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 890 3.2e-05 2048 235 3300 460800 127.902 56.1663 4578.62 1676.7 6439.59 6439.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1550 0.000128 1024 480 760 128000 11.5399 6.86461 143.258 229.266 391.06 391.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1410 6.4e-05 1024 290 830 271360 24.9934 13.5148 329.307 419.358 787.336 787.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1690 3.2e-05 1024 210 380 583680 47.3586 26.9189 341.386 838.861 1255.12 1255.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 970 0.000128 2048 150 790 134720 18.1531 14.4485 304.101 419.45 756.26 756.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 330 0.000512 1024 100 430 5120 5.29834 1.62963 3.6256 58.8259 69.5355 69.6648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1230 0.000128 2048 200 890 137856 17.9226 14.3557 305.009 418.904 756.301 756.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1110 3.2e-05 2048 50 1460 602880 70.6437 56.0108 2226.43 1677.29 4030.48 4030.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1970 0.001024 512 80 400 19008 0.388896 4.00179 25.6364 30.071 30.1293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 670 0.001024 4096 250 2290 9312 2.72509 87.2137 104.827 194.808 194.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 890 3.2e-05 2048 235 3300 457728 128.365 55.9596 4251.84 1674.83 6111.2 6111.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1550 0.000128 1024 480 760 128256 11.5014 6.84874 133.795 234.844 387.12 387.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1410 6.4e-05 1024 290 830 270336 25.0126 13.5077 304.726 418.722 762.126 762.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1690 3.2e-05 1024 210 380 582144 46.8757 26.8746 317.072 837.323 1228.3 1228.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 970 0.000128 2048 150 790 134400 18.087 14.4246 282.879 418.943 734.435 734.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 330 0.000512 1024 100 430 6144 5.21517 1.6343 4.04432 58.5458 69.5904 69.7239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1230 0.000128 2048 200 890 138000 18.0613 14.3913 308.999 418.82 760.382 760.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1110 3.2e-05 2048 50 1460 602800 71.1462 56.218 2254.24 1675.87 4057.58 4057.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1970 0.001024 512 80 400 19000 0.388448 4.0055 25.6116 30.0474 30.1032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 670 0.001024 4096 250 2290 9300 2.72605 88.1797 104.691 195.638 195.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 890 3.2e-05 2048 235 3300 460800 127.977 56.0783 4319.78 1673.77 6177.8 6177.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1550 0.000128 1024 480 760 128000 11.5678 6.86662 134.741 231.58 384.886 384.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1410 6.4e-05 1024 290 830 272000 24.9655 13.55 310.237 423.824 772.735 772.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1690 3.2e-05 1024 210 380 582400 47.1216 26.9517 322.076 837.093 1233.4 1233.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 970 0.000128 2048 150 790 134800 18.2049 14.3774 286.938 418.867 738.491 738.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 330 0.000512 1024 100 430 4800 5.34048 1.63437 3.2673 59.1942 69.5946 69.7283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1230 0.000128 2048 200 890 137984 17.9333 14.422 318.177 418.559 769.198 769.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1110 3.2e-05 2048 50 1460 602560 70.7619 56.1582 2310.86 1674.96 4112.84 4112.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1970 0.001024 512 80 400 19040 0.38912 4.22678 25.6553 30.3126 30.3705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 670 0.001024 4096 250 2290 9296 2.72646 90.7448 104.732 198.247 198.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 890 3.2e-05 2048 235 3300 458752 128.095 56.1076 4399.36 1672.62 6256.37 6256.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1550 0.000128 1024 480 760 128128 11.5069 6.85069 138.661 232.649 389.793 389.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1410 6.4e-05 1024 290 830 270592 24.9947 13.5107 316.097 418.354 773.114 773.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1690 3.2e-05 1024 210 380 582400 46.8748 26.8987 330.194 836.38 1240.5 1240.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 970 0.000128 2048 150 790 134400 18.1037 14.4997 293.381 418.486 744.569 744.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 330 0.000512 1024 100 430 5376 5.16531 1.5872 3.72861 57.5517 68.1867 68.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1230 0.000128 2048 200 890 137760 17.9885 14.3804 317.822 419.221 769.523 769.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1110 3.2e-05 2048 50 1460 602400 70.9398 56.193 2321.1 1676.45 4124.79 4124.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1970 0.001024 512 80 400 18960 0.387072 4.20883 25.6102 30.2485 30.3051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 670 0.001024 4096 250 2290 9240 2.72195 0 104.567 107.297 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1230 0.000128 2048 200 890 137728 17.9059 14.3493 307.52 418.511 758.404 758.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1110 3.2e-05 2048 50 1460 602624 70.6825 55.9906 2249.04 1676.96 4052.78 4052.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1970 0.001024 512 80 400 18944 0.387072 4.07226 25.592 30.0944 30.1507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 670 0.001024 4096 250 2290 9216 2.71286 87.1707 104.481 194.408 194.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 890 3.2e-05 2048 235 3300 458752 127.622 56.0128 4285.21 1671.51 6140.55 6140.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1550 0.000128 1024 480 760 128000 11.4932 6.85261 134.867 230.779 384.124 384.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1410 6.4e-05 1024 290 830 270336 24.8943 13.482 306.978 418.181 763.694 763.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1690 3.2e-05 1024 210 380 583680 46.8614 26.878 321.277 841.371 1236.55 1236.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 970 0.000128 2048 150 790 134144 18.0647 14.406 284.818 418.319 735.714 735.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 330 0.000512 1024 100 430 6144 5.29859 1.6705 4.07712 59.2258 70.4259 70.5614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1230 0.000128 2048 200 890 137472 17.9428 14.3508 309.166 418.713 760.279 760.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1110 3.2e-05 2048 50 1460 602112 70.7319 56.0022 2258.57 1674.61 4060.02 4060.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1970 0.001024 512 80 400 18816 0.385536 4.10202 25.5456 30.0764 30.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 670 0.001024 4096 250 2290 9216 2.72384 88.9503 104.714 196.431 196.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 890 3.2e-05 2048 235 3300 454656 127.645 55.6587 4290.81 1664.5 6138.81 6138.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1550 0.000128 1024 480 760 127488 11.4592 6.84528 135.18 228.388 382.002 382.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1410 6.4e-05 1024 290 830 267264 25.026 13.4739 305.199 416.409 760.268 760.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1690 3.2e-05 1024 210 380 580608 47.0425 26.8621 322.035 836.449 1232.55 1232.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 970 0.000128 2048 150 790 134400 18.0983 14.3346 287.111 421.125 740.775 740.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 330 0.000512 1024 100 430 3072 5.25235 1.56019 2.4048 56.4707 65.8446 65.9737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1230 0.000128 2048 200 890 137600 18.0337 14.3954 331.517 419.448 783.517 783.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1110 3.2e-05 2048 50 1460 602400 70.8575 56.1377 2402.46 1677.74 4207.31 4207.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1970 0.001024 512 80 400 18800 0.387072 4.48307 25.5618 30.4764 30.5336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 670 0.001024 4096 250 2290 9200 2.72819 94.0995 104.786 201.659 201.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 890 3.2e-05 2048 235 3300 454400 128.162 55.8023 4595.68 1666.87 6446.71 6446.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1550 0.000128 1024 480 760 126400 11.5569 6.86899 142.827 228.757 390.143 390.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1410 6.4e-05 1024 290 830 268800 24.9904 13.4902 327.96 417.043 783.641 783.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1690 3.2e-05 1024 210 380 582400 47.0094 26.9411 345.461 837.867 1257.44 1257.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 970 0.000128 2048 150 790 134400 18.2053 14.452 306.929 419.467 759.155 759.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 330 0.000512 1024 100 430 3200 5.49482 1.63898 2.64378 58.6105 68.5437 68.6817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1230 0.000128 2048 200 890 137216 17.933 14.3575 388.998 418.696 840.094 840.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1110 3.2e-05 2048 50 1460 602112 70.6177 56.0511 2826.34 1677.46 4630.57 4630.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1970 0.001024 512 80 400 18688 0.385024 5.23402 25.9447 31.6057 31.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 670 0.001024 4096 250 2290 8960 2.69949 103.413 103.809 209.962 210.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 890 3.2e-05 2048 235 3300 458752 127.56 55.8715 5378.08 1672.18 7233.9 7234.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1550 0.000128 1024 480 760 126976 11.5272 7.15936 169.038 229.826 417.679 417.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1410 6.4e-05 1024 290 830 270336 24.9048 13.4901 387.942 418.31 844.803 844.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1690 3.2e-05 1024 210 380 581632 46.7255 26.8267 404.125 836.156 1313.99 1314.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 970 0.000128 2048 150 790 134144 18.0734 14.3627 360.284 418.691 811.513 811.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 330 0.000512 1024 100 430 4096 5.18253 1.56051 3.71869 49.9998 60.6175 60.7478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1230 0.000128 2048 200 900 138112 18.0014 14.3933 522.998 419.424 974.931 975.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1110 3.2e-05 2048 50 1470 602880 71.0864 56.0022 2317.23 1677.82 4122.25 4122.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1970 0.001024 512 80 405 19104 0.38848 3.50413 25.6619 29.5968 29.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 670 0.001024 4096 250 2295 9376 2.73299 77.4395 104.946 185.164 185.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 890 3.2e-05 2048 235 3300 460800 127.947 56.0047 3740.39 1677.92 5602.47 5602.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1550 0.000128 1024 480 765 128256 11.5107 6.82902 127.446 231.323 377.244 377.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1410 6.4e-05 1024 290 825 272384 24.892 13.4948 301.39 419.334 759.281 759.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1690 3.2e-05 1024 210 375 583680 47.1645 26.88 549.64 838.538 1462.39 1462.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 970 0.000128 2048 150 795 134528 18.1837 14.3528 483.839 419.418 935.901 935.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 330 0.000512 1024 100 435 6144 5.27776 1.66176 6.18835 60.9757 74.2561 74.3931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1230 0.000128 2048 200 900 138080 18.0635 14.4099 504.425 419.49 956.497 956.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1110 3.2e-05 2048 50 1470 602880 71.1441 56.1071 1991.89 1677.76 3797.01 3797.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1970 0.001024 512 80 405 19080 0.388096 3.57581 25.5857 29.5935 29.6502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 670 0.001024 4096 250 2295 9360 2.72278 75.9795 104.915 183.66 183.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 890 3.2e-05 2048 235 3300 460800 128.421 56.15 3788 1678.09 5650.86 5651.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1550 0.000128 1024 480 765 128320 11.5654 6.86694 118.752 233.878 371.193 371.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1410 6.4e-05 1024 290 825 272640 24.9436 13.525 270.776 419.375 728.78 728.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1690 3.2e-05 1024 210 375 583680 47.2301 26.9485 553.595 838.545 1466.48 1466.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 970 0.000128 2048 150 795 134560 18.2543 14.3806 456.362 419.489 908.585 908.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 330 0.000512 1024 100 435 5760 5.24918 1.63021 6.01629 59.1331 72.1823 72.3108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1230 0.000128 2048 200 900 138048 17.9548 14.3688 270.816 418.934 722.181 722.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1110 3.2e-05 2048 50 1470 602688 70.9552 56.1257 1975.58 1675.65 3778.42 3778.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1970 0.001024 512 80 405 19104 0.388 3.5799 25.6501 29.6621 29.7165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 670 0.001024 4096 250 2295 9360 2.72803 77.7055 104.858 185.338 185.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 890 3.2e-05 2048 235 3300 459264 128.191 56.0067 3754.56 1673.48 5612.45 5612.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1550 0.000128 1024 480 765 127872 11.5255 6.86432 118.149 235.607 372.279 372.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1410 6.4e-05 1024 290 825 271872 24.8874 13.5188 268.07 418.456 725.093 725.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1690 3.2e-05 1024 210 375 582912 47.2857 26.9146 486.959 837.483 1398.81 1398.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 970 0.000128 2048 150 795 134400 18.1628 14.367 443.26 418.996 894.893 894.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 330 0.000512 1024 100 435 5376 5.27229 1.6343 5.59766 59.431 72.0866 72.2197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1230 0.000128 2048 200 900 137984 18.0076 14.3974 279.751 419.398 731.665 731.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1110 3.2e-05 2048 50 1470 602784 71.1175 56.166 2025.56 1676.99 3829.94 3830.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1970 0.001024 512 80 405 19096 0.38768 3.6791 25.6702 29.7822 29.8389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 670 0.001024 4096 250 2295 9352 2.73066 78.2008 104.944 185.92 185.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 890 3.2e-05 2048 235 3300 458752 128.558 56.0178 3847.16 1674.05 5705.99 5706.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1550 0.000128 1024 480 765 128128 11.5653 6.86662 121.528 230.088 370.178 370.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1410 6.4e-05 1024 290 825 271488 24.9889 13.5299 275.955 418.878 733.516 733.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1690 3.2e-05 1024 210 375 583296 47.3765 26.9558 501.17 859.382 1435.05 1435.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 970 0.000128 2048 150 795 134400 18.2217 14.3581 260.208 432.41 725.303 725.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 330 0.000512 1024 100 435 5376 5.30474 1.63786 3.35555 51.9562 62.4119 62.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1230 0.000128 2048 200 900 137984 17.9692 14.5842 287.339 419.453 739.457 739.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1110 3.2e-05 2048 50 1470 602880 70.7472 56.0719 2078.31 1677.21 3882.45 3882.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1970 0.001024 512 80 405 19072 0.38832 3.53152 25.6592 29.6204 29.6812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 670 0.001024 4096 250 2295 9344 2.73216 80.6502 105.011 188.44 188.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 890 3.2e-05 2048 235 3300 460800 128.01 56.0762 3884.39 1676.58 5745.25 5745.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1550 0.000128 1024 480 765 128000 11.5365 6.84912 123.694 232.753 374.961 375.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1410 6.4e-05 1024 290 825 272384 24.87 13.4983 281.597 421.019 741.142 741.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1690 3.2e-05 1024 210 375 583680 46.923 26.8841 294.874 838.425 1207.27 1207.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 970 0.000128 2048 150 795 134400 18.1576 14.4023 265.916 419.432 718.009 718.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 330 0.000512 1024 100 435 6144 5.28845 1.66912 3.87462 59.1839 70.1706 70.3099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1230 0.000128 2048 200 900 137952 17.9883 14.3784 323.124 419.001 774.604 774.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1110 3.2e-05 2048 50 1470 602496 70.9097 56.0995 2338.46 1675.45 4141.03 4141.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1970 0.001024 512 80 405 19080 0.38944 4.27632 25.6529 30.3628 30.4204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 670 0.001024 4096 250 2295 9288 2.72134 91.432 104.601 198.798 198.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 890 3.2e-05 2048 235 3300 458496 128.624 56.1646 4440.18 1687.75 6312.91 6313.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1550 0.000128 1024 480 765 127872 11.5581 6.85894 140.107 232.838 391.496 391.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1410 6.4e-05 1024 290 825 271872 24.967 13.527 318.205 428.11 784.976 785.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1690 3.2e-05 1024 210 375 582912 47.0559 26.9427 330.161 842.902 1247.23 1247.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 970 0.000128 2048 150 795 134496 18.1815 14.3706 299.215 423.851 755.72 755.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 330 0.000512 1024 100 435 4608 5.28656 1.60947 3.3824 57.8973 68.3332 68.4667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1230 0.000128 2048 200 900 137920 17.97 14.3831 315.578 419.552 767.599 767.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1110 3.2e-05 2048 50 1470 602560 70.7688 56.1619 2286.94 1676.8 4090.79 4090.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1970 0.001024 512 80 405 19040 0.38912 4.13526 25.6437 30.2094 30.2674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 670 0.001024 4096 250 2295 9280 2.72384 89.2618 104.765 196.796 196.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 890 3.2e-05 2048 235 3300 460800 127.878 56.0922 4359.3 1676.85 6220.32 6220.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1550 0.000128 1024 480 765 128000 11.5384 6.86285 136.945 229.16 384.639 384.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1410 6.4e-05 1024 290 825 272640 24.8704 13.5148 312.403 419.485 770.434 770.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1690 3.2e-05 1024 210 375 583680 46.8689 26.928 322.678 842.443 1239.08 1239.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 970 0.000128 2048 150 795 134400 18.1551 14.3606 291.627 419.538 743.786 743.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 330 0.000512 1024 100 435 5120 5.29158 1.63619 3.6737 58.5619 69.3193 69.4509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1230 0.000128 2048 200 900 137856 17.9102 14.3954 337.362 418.618 788.398 788.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1110 3.2e-05 2048 50 1470 602496 70.5843 56.1599 2436.92 1676.03 4239.81 4239.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1970 0.001024 512 80 405 19008 0.387424 4.47488 25.6261 30.5305 30.5867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 670 0.001024 4096 250 2295 9312 2.73408 95.8732 104.874 203.525 203.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 890 3.2e-05 2048 235 3300 457728 128.064 55.9696 4612.42 1673.12 6469.77 6469.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1550 0.000128 1024 480 765 127488 11.5022 6.84899 146.654 232.487 397.624 397.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1410 6.4e-05 1024 290 825 271872 24.8094 13.4929 332.043 418.745 789.25 789.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1690 3.2e-05 1024 210 375 582144 46.7946 26.863 344.543 836.578 1254.94 1255.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 970 0.000128 2048 150 795 134016 18.0817 14.3729 310.214 418.549 761.321 761.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 330 0.000512 1024 100 435 4608 5.33469 1.63635 3.59962 58.3676 69.0916 69.2244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1230 0.000128 2048 200 900 138000 18.0417 14.3946 334.685 419.171 786.408 786.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1110 3.2e-05 2048 50 1470 602800 71.0049 56.1266 2419.29 1689.29 4235.83 4235.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1970 0.001024 512 80 405 19000 0.389248 4.44198 25.6339 30.5083 30.5666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 670 0.001024 4096 250 2295 9300 2.73485 95.2851 108.968 207.032 207.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 890 3.2e-05 2048 235 3300 457600 128.803 56.1533 4569.54 1675.17 6429.86 6430.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1550 0.000128 1024 480 765 128000 11.5774 6.87075 145.231 232.808 396.615 396.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1410 6.4e-05 1024 290 825 272000 24.9492 13.5327 329.881 419.045 787.57 787.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1690 3.2e-05 1024 210 375 582400 47.0356 26.9523 341.864 837.732 1253.74 1253.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 970 0.000128 2048 150 795 134400 18.2225 14.3781 309.195 419.169 761.062 761.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 330 0.000512 1024 100 435 4800 5.33766 1.63306 3.70618 58.3967 69.2304 69.3637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1230 0.000128 2048 200 900 137536 17.9577 14.4171 336.29 418.988 787.761 787.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1110 3.2e-05 2048 50 1470 602560 70.6687 56.1557 2439.91 1676.74 4243.57 4243.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1970 0.001024 512 80 405 19040 0.38912 4.44448 25.6693 30.5461 30.6052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 670 0.001024 4096 250 2295 9296 2.72822 95.6865 104.957 203.416 203.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 890 3.2e-05 2048 235 3300 458752 127.971 55.9896 4620.15 1674.49 6478.78 6478.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1550 0.000128 1024 480 765 128128 11.5042 6.85779 146.507 227.953 392.949 393.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1410 6.4e-05 1024 290 825 270592 25.002 13.5188 331.164 418.984 788.833 788.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1690 3.2e-05 1024 210 375 582400 46.8759 26.8995 343.991 837.371 1255.3 1255.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 970 0.000128 2048 150 795 133952 18.1174 14.3503 310.152 419.025 761.744 761.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 330 0.000512 1024 100 435 3584 5.31446 1.58442 2.82269 50.8269 60.7049 60.8381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1230 0.000128 2048 200 900 137760 18.0045 14.3896 329.586 419.42 781.511 781.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1110 3.2e-05 2048 50 1470 602400 70.8526 56.1029 2395.25 1676.49 4198.8 4198.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1970 0.001024 512 80 405 18960 0.387072 4.34176 25.6167 30.3868 30.4431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 670 0.001024 4096 250 2295 9240 2.72006 93.6264 104.688 201.081 201.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 890 3.2e-05 2048 235 3300 456960 128.179 56.0965 4528.86 1670.09 6383.42 6383.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1550 0.000128 1024 480 765 127680 11.5225 6.86432 144.263 238.752 401.534 401.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1410 6.4e-05 1024 290 825 270720 24.8907 13.5047 325.222 430.791 794.569 794.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1690 3.2e-05 1024 210 375 581760 47.1045 26.933 337.594 841.82 1253.62 1253.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 970 0.000128 2048 150 795 134400 18.1556 14.3572 306.462 419.158 758.237 758.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 330 0.000512 1024 100 435 5760 5.25635 1.63437 4.40259 58.3531 69.7994 69.9293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1230 0.000128 2048 200 900 137216 17.9261 14.3907 314.871 418.022 765.321 765.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1110 3.2e-05 2048 50 1470 602624 70.6188 56.0456 2298.61 1675.79 4101.17 4101.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1970 0.001024 512 80 405 18944 0.38752 4.13968 25.6047 30.1761 30.2342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 670 0.001024 4096 250 2295 9216 2.7167 90.1575 104.534 197.451 197.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 890 3.2e-05 2048 235 3300 458752 127.548 55.843 4354.6 1670.37 6208.56 6208.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1550 0.000128 1024 480 765 126976 11.5077 6.85389 136.554 234 389.052 389.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1410 6.4e-05 1024 290 825 270336 24.8928 13.4836 310.993 424.598 774.13 774.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1690 3.2e-05 1024 210 375 583680 57.3277 26.8845 324.019 860.927 1269.32 1269.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 970 0.000128 2048 150 795 133632 18.0796 14.3414 291.489 437.314 761.329 761.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 330 0.000512 1024 100 435 6144 5.30067 1.67469 4.49334 71.0287 82.6541 82.7884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1230 0.000128 2048 200 900 137472 17.9371 14.3519 370.702 418.805 821.904 822.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1110 3.2e-05 2048 50 1470 602112 70.6577 56.2379 2674.48 1675 4476.49 4476.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1970 0.001024 512 80 405 18816 0.386304 4.92739 25.5511 30.9077 30.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 670 0.001024 4096 250 2295 9216 2.72794 102.713 104.858 210.341 210.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 890 3.2e-05 2048 235 3300 454656 127.55 55.7565 5010.59 1664.73 6858.83 6858.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1550 0.000128 1024 480 765 125952 11.5217 7.01293 158.129 227.924 404.713 404.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1410 6.4e-05 1024 290 825 270336 24.7185 13.5168 363.955 416.541 818.893 819.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1690 3.2e-05 1024 210 375 580608 47.0201 26.8641 377.792 836.614 1288.46 1288.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 970 0.000128 2048 150 795 133632 18.0897 14.3658 340.831 418.805 792.198 792.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 330 0.000512 1024 100 435 3072 5.24755 1.55853 2.85142 56.4553 66.2634 66.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1230 0.000128 2048 200 900 137600 18.0188 14.3942 371.529 419.097 823.146 823.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1110 3.2e-05 2048 50 1470 602400 70.8209 56.1828 2673.75 1676.19 4477.05 4477.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1970 0.001024 512 80 405 18800 0.385024 5.11699 25.5525 31.0968 31.1514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 670 0.001024 4096 250 2295 9200 2.72442 103.037 104.821 210.627 210.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 890 3.2e-05 2048 235 3300 454400 128.089 55.7903 5051.76 1666.38 6902.21 6902.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1550 0.000128 1024 480 765 126400 11.5651 6.86118 158.838 230.166 407.561 407.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1410 6.4e-05 1024 290 825 268800 24.9712 13.7644 361.1 416.641 816.636 816.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1690 3.2e-05 1024 210 375 582400 46.9754 26.9332 378.261 837.231 1289.56 1289.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 970 0.000128 2048 150 795 134400 18.2039 14.3808 342.123 419.06 793.864 793.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 330 0.000512 1024 100 435 3200 5.49389 1.64045 3.01488 51.9332 62.2388 62.3653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1230 0.000128 2048 200 900 137216 17.9424 14.3489 337.718 418.644 788.764 788.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1110 3.2e-05 2048 50 1470 602112 70.6084 55.9764 2454.41 1677.26 4258.35 4258.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1970 0.001024 512 80 405 18688 0.384768 4.43075 25.5316 30.39 30.4457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 670 0.001024 4096 250 2295 8960 2.70541 89.5772 103.916 196.241 196.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 890 3.2e-05 2048 235 3300 458752 127.498 55.9898 4641.24 1672.49 6497.41 6497.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1550 0.000128 1024 480 765 126976 11.5231 6.88742 146.524 228.534 393.597 393.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1410 6.4e-05 1024 290 825 270336 24.9024 13.5665 332.222 418.248 789.094 789.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1690 3.2e-05 1024 210 375 581632 46.734 26.8306 345.89 835.977 1255.59 1255.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 970 0.000128 2048 150 795 133120 18.1189 14.3334 311.202 418.578 762.337 762.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 330 0.000512 1024 100 435 4096 5.17942 1.56499 3.44195 56.4495 66.7944 66.9231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1230 0.000128 2048 200 900 137728 17.9869 14.3639 505.116 418.982 956.561 956.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1110 3.2e-05 2048 50 1460 602752 70.8157 56.0435 1862.16 1675.61 3664.74 3664.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1970 0.001024 512 80 400 19104 0.393216 3.28896 25.643 29.3701 29.4275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 670 0.001024 4096 250 2300 9344 2.72998 72.6755 104.776 180.223 180.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 890 3.2e-05 2048 235 3300 460800 127.92 55.995 3550.38 1675.09 5409.57 5409.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1550 0.000128 1024 480 760 127744 11.5296 6.83226 110.568 232.838 361.899 362.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1410 6.4e-05 1024 290 840 270848 25.0258 13.495 255.9 418.985 713.565 713.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1690 3.2e-05 1024 210 380 583680 47.0925 27.134 566.14 837.556 1478.08 1478.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 970 0.000128 2048 150 800 134656 18.2042 14.3552 457.736 418.97 909.365 909.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 330 0.000512 1024 100 440 5632 5.32432 1.66246 5.44835 61.5014 74.0942 74.2263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1230 0.000128 2048 200 900 137760 18.0402 14.4219 517.743 419.391 969.707 969.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1110 3.2e-05 2048 50 1460 602720 71.0926 56.1854 2087.4 1677.37 3892.16 3892.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1970 0.001024 512 80 400 19080 0.390304 3.74832 25.6206 29.8006 29.8561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 670 0.001024 4096 250 2300 9320 2.73024 82.4445 104.869 190.09 190.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 890 3.2e-05 2048 235 3300 460800 128.208 56.1539 3988.06 1676.67 5849.28 5849.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1550 0.000128 1024 480 760 127680 11.567 6.86429 124.711 232.203 375.472 375.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1410 6.4e-05 1024 290 840 270720 25.1629 13.5248 288.917 424.249 752.013 752.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1690 3.2e-05 1024 210 380 583680 47.27 26.9462 565.715 838.439 1478.53 1478.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 970 0.000128 2048 150 800 134720 18.245 14.3768 472.216 419.379 924.316 924.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 330 0.000512 1024 100 440 5120 5.30154 1.63104 5.76285 58.6547 71.5023 71.6268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1230 0.000128 2048 200 900 137664 17.9741 14.3992 269.526 419.286 721.294 721.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1110 3.2e-05 2048 50 1460 602496 70.8759 56.0973 1941.25 1677.19 3745.52 3745.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1970 0.001024 512 80 400 19104 0.387808 3.46038 25.665 29.5556 29.6135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 670 0.001024 4096 250 2300 9312 2.73008 76.2164 104.867 183.857 183.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 890 3.2e-05 2048 235 3300 459264 128.11 55.9964 3710.18 1674.1 5568.58 5568.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1550 0.000128 1024 480 760 127488 11.5763 6.8608 116.334 238.733 373.633 373.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1410 6.4e-05 1024 290 840 270336 25.038 13.51 268.152 432.357 739.219 739.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1690 3.2e-05 1024 210 380 582912 47.2569 26.9172 460.656 850.013 1385.01 1385.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 970 0.000128 2048 150 800 134592 18.1707 14.3524 420.102 419.216 872.021 872.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 330 0.000512 1024 100 440 5376 5.2768 1.63027 3.30736 58.8839 69.2569 69.3837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1230 0.000128 2048 200 900 137536 18.0183 14.3688 277.379 418.955 728.83 728.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1110 3.2e-05 2048 50 1460 602560 70.9564 56.1108 1973.59 1675.24 3776 3776.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1970 0.001024 512 80 400 19096 0.387072 3.59613 25.6517 29.6761 29.7346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 670 0.001024 4096 250 2300 9296 2.72458 77.4378 104.655 184.863 184.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 890 3.2e-05 2048 235 3300 458752 128.444 56.0476 3754.48 1672.27 5611.45 5611.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1550 0.000128 1024 480 760 127232 11.5858 6.8649 118.068 228.237 364.886 364.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1410 6.4e-05 1024 290 840 270592 25.0935 13.9544 272.754 418.239 730.206 730.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1690 3.2e-05 1024 210 380 583296 47.0702 26.974 289.161 842.081 1205.45 1205.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 970 0.000128 2048 150 800 134624 18.2053 14.4508 257.55 419.057 709.37 709.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 330 0.000512 1024 100 440 5376 5.30368 1.64067 3.43661 58.6578 69.193 69.3299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1230 0.000128 2048 200 900 137728 17.9488 14.4088 279.14 419.157 730.763 730.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1110 3.2e-05 2048 50 1460 602624 70.8344 56.0005 2007.07 1676.05 3810.06 3810.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1970 0.001024 512 80 400 19072 0.387936 3.40573 25.6396 29.4759 29.5322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 670 0.001024 4096 250 2300 9280 2.72355 76.971 104.634 184.373 184.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 890 3.2e-05 2048 235 3300 460800 127.861 56.0694 3762.55 1675.55 5622.22 5622.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1550 0.000128 1024 480 760 127488 11.5501 6.84947 119.524 231.323 369.374 369.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1410 6.4e-05 1024 290 840 270336 25.1069 13.503 275.408 419.034 733.207 733.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1690 3.2e-05 1024 210 380 583680 46.8355 26.8831 291.053 837.777 1202.71 1202.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 970 0.000128 2048 150 800 134656 18.1393 14.3503 259.999 419.089 711.682 711.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 330 0.000512 1024 100 440 5120 5.37469 1.66726 3.23709 59.2071 69.6411 69.7733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1230 0.000128 2048 200 900 137664 17.994 14.4021 342.329 423.107 797.945 798.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1110 3.2e-05 2048 50 1460 602496 70.9038 56.1725 2451.84 1691.88 4270.91 4271.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1970 0.001024 512 80 400 19080 0.389024 4.42982 25.7717 30.6336 30.6911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 670 0.001024 4096 250 2300 9288 2.72864 96.6679 105.745 205.187 205.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 890 3.2e-05 2048 235 3300 460800 127.929 56.1165 4682.56 1691.77 6558.58 6558.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1550 0.000128 1024 480 760 127296 11.5744 6.86691 146.729 232.268 397.571 397.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1410 6.4e-05 1024 290 840 270720 25.1002 13.5285 339.101 422.956 800.847 800.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1690 3.2e-05 1024 210 380 582912 47.0308 26.9456 353.887 845.735 1273.77 1273.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 970 0.000128 2048 150 800 134496 18.174 14.3954 314.759 425.137 772.569 772.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 330 0.000512 1024 100 440 4608 5.2888 1.61178 3.65542 58.205 68.9135 69.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1230 0.000128 2048 200 900 137664 17.9485 14.3747 238.993 419.168 690.592 690.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1110 3.2e-05 2048 50 1460 601920 70.6777 56.1221 1696.25 1674.77 3497.92 3498.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1970 0.001024 512 80 400 19008 0.388032 3.12896 25.579 29.1356 29.1905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 670 0.001024 4096 250 2300 9216 2.71696 66.6771 104.741 174.177 174.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 890 3.2e-05 2048 235 3300 456192 127.987 56.0087 3222.72 1668.73 5075.64 5075.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1550 0.000128 1024 480 760 126720 11.5065 6.86941 102.192 228.828 349.527 349.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1410 6.4e-05 1024 290 840 269568 24.9283 13.4937 235.635 417.385 691.597 691.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1690 3.2e-05 1024 210 380 582912 46.8648 26.9138 246.684 837.597 1158.22 1158.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 970 0.000128 2048 150 800 134208 18.1494 14.3708 219.363 419.171 671.156 671.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 330 0.000512 1024 100 440 2304 5.32112 1.55533 1.80816 56.1009 64.9433 65.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1230 0.000128 2048 200 900 137600 17.9667 14.4021 327.152 419.517 779.153 779.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1110 3.2e-05 2048 50 1460 602240 70.785 56.0422 2359.59 1676.85 4163.37 4163.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1970 0.001024 512 80 400 19040 0.388832 4.32195 25.6445 30.3982 30.4532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 670 0.001024 4096 250 2300 9280 2.72323 93.2393 104.8 200.808 200.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 890 3.2e-05 2048 235 3300 460800 127.789 56.1396 4534.99 1677.39 6396.51 6396.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1550 0.000128 1024 480 760 127360 11.5643 6.86285 141.103 230.175 389.832 389.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1410 6.4e-05 1024 290 840 270080 25.1353 13.5127 324.938 419.354 783.1 783.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1690 3.2e-05 1024 210 380 583680 46.8508 26.9175 341.082 838.423 1253.43 1253.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 970 0.000128 2048 150 800 134720 18.1423 14.4677 303.174 419.437 755.33 755.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 330 0.000512 1024 100 440 5120 5.29344 1.63238 3.91312 58.4326 69.4249 69.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1230 0.000128 2048 200 900 136960 17.868 14.4425 228.573 418.085 679.079 679.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1110 3.2e-05 2048 50 1460 602240 70.5195 56.0025 1644.03 1677.19 3447.85 3447.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1970 0.001024 512 80 400 18880 0.386624 2.99008 25.5919 29.0111 29.0673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 670 0.001024 4096 250 2300 9120 2.70746 63.7229 104.387 170.861 170.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 890 3.2e-05 2048 235 3300 460800 127.502 56.0337 3155.58 1677.94 5017.26 5017.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1550 0.000128 1024 480 760 125440 11.5075 6.84259 98.278 228.017 344.777 344.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1410 6.4e-05 1024 290 840 268800 25.1585 13.4968 227.32 419.541 685.679 685.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1690 3.2e-05 1024 210 380 583680 46.7462 26.8906 238.863 838.694 1151.36 1151.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 970 0.000128 2048 150 800 133760 18.0386 14.3662 211.099 418.021 661.626 661.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 330 0.000512 1024 100 440 5120 5.29597 1.64042 3.11424 58.1513 68.3562 68.4893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1230 0.000128 2048 200 900 137472 17.92 14.3482 306.867 418.502 757.746 757.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1110 3.2e-05 2048 50 1460 602496 70.5524 56.0572 2210.79 1675.56 4013.07 4013.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1970 0.001024 512 80 400 19008 0.387072 4.01318 25.6194 30.0606 30.1177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 670 0.001024 4096 250 2300 9216 2.71987 86.9244 104.685 194.371 194.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 890 3.2e-05 2048 235 3300 457728 128.059 56.0021 4230.05 1672.52 6086.82 6086.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1550 0.000128 1024 480 760 127488 11.5008 6.85056 132.162 230.361 381.007 381.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1410 6.4e-05 1024 290 840 270336 24.9813 13.4922 306.377 418.315 763.324 763.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1690 3.2e-05 1024 210 380 582144 46.8263 26.9271 319.037 836.516 1229.47 1229.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 970 0.000128 2048 150 800 134400 18.0685 14.3708 285.435 418.491 736.464 736.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 330 0.000512 1024 100 440 4608 5.33437 1.63622 3.34995 58.309 68.7813 68.9119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1230 0.000128 2048 200 900 137472 17.9342 14.4797 221.056 419.165 672.743 672.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1110 3.2e-05 2048 50 1460 602112 70.6518 56.1743 1577.03 1676.41 3380.38 3380.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1970 0.001024 512 80 400 18816 0.386208 2.84672 25.5683 28.842 28.9014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 670 0.001024 4096 250 2300 9024 2.70666 60.8053 104.033 167.589 167.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 890 3.2e-05 2048 235 3300 454656 127.575 55.6565 2994.2 1666.16 4843.79 4843.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1550 0.000128 1024 480 760 125952 11.5228 6.86282 94.2236 227.107 339.84 339.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1410 6.4e-05 1024 290 840 267264 25.0012 13.4439 216.375 416.922 671.901 672.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1690 3.2e-05 1024 210 380 580608 46.9983 26.8595 228.303 837.395 1139.71 1139.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 970 0.000128 2048 150 800 134400 18.0924 14.3708 204.312 419.151 656.03 656.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 330 0.000512 1024 100 440 3072 5.24854 1.55853 2.15488 56.2443 65.3577 65.4868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1230 0.000128 2048 200 900 137600 18.0698 14.4118 322.172 419.288 774.056 774.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1110 3.2e-05 2048 50 1460 602400 71.0075 56.1521 2312.09 1677.11 4116.46 4116.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1970 0.001024 512 80 400 19000 0.387168 4.11424 25.6283 30.1721 30.2285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 670 0.001024 4096 250 2300 9200 2.71731 90.3761 104.473 197.61 197.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 890 3.2e-05 2048 235 3300 457600 128.766 56.1878 4391.21 1675.87 6252.23 6252.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1550 0.000128 1024 480 760 127200 11.6024 6.8719 138.213 232.47 389.283 389.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1410 6.4e-05 1024 290 840 270400 25.1598 13.5373 320.357 418.942 778.154 778.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1690 3.2e-05 1024 210 380 582400 47.0585 26.957 334.202 837.768 1246.15 1246.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 970 0.000128 2048 150 800 134400 18.2072 14.4378 297.952 419.215 749.916 750.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 330 0.000512 1024 100 440 4800 5.34262 1.63405 3.61779 55.2015 65.9514 66.0838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1230 0.000128 2048 200 900 137600 18.0052 14.3829 227.757 419.096 679.35 679.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1110 3.2e-05 2048 50 1460 602400 70.7779 56.1437 1624.44 1676.16 3427.62 3427.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1970 0.001024 512 80 400 18800 0.386368 2.9344 25.5489 28.9123 28.9687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 670 0.001024 4096 250 2300 9000 2.69818 62.2301 103.864 168.835 168.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 890 3.2e-05 2048 235 3300 454400 128.087 55.8599 3064.87 1666.25 4915.26 4915.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1550 0.000128 1024 480 760 126400 11.5599 6.86477 97.2528 227.083 342.89 342.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1410 6.4e-05 1024 290 840 268800 24.9798 13.6809 224.145 416.706 679.668 679.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1690 3.2e-05 1024 210 380 582400 46.9798 26.9378 235.756 840.62 1150.45 1150.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 970 0.000128 2048 150 800 134400 18.1985 14.3725 210.009 419.02 661.7 661.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 330 0.000512 1024 100 440 3200 5.49034 1.64032 2.28714 58.2595 67.8314 67.9625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1230 0.000128 2048 200 900 137088 17.9561 14.4149 411.7 418.536 862.716 862.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1110 3.2e-05 2048 50 1460 602112 70.7856 56.0841 2938.32 1674.99 4740.28 4740.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1970 0.001024 512 80 400 19040 0.390944 5.54678 25.6495 31.6299 31.6863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 670 0.001024 4096 250 2300 9184 2.71974 115.075 104.358 222.197 222.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 890 3.2e-05 2048 235 3300 458752 127.943 56.0719 5579.49 1672.73 7436.44 7436.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1550 0.000128 1024 480 760 127232 11.5374 6.86374 175.696 231.854 426.079 426.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1410 6.4e-05 1024 290 840 270592 25.0026 13.5085 407.151 418.337 864.161 864.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1690 3.2e-05 1024 210 380 582400 46.8614 26.9046 425.297 836.431 1335.65 1335.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 970 0.000128 2048 150 800 134400 18.0956 14.3565 379.235 418.532 830.325 830.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 330 0.000512 1024 100 440 3584 5.31917 1.58515 3.70176 57.3679 68.1267 68.2699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1230 0.000128 2048 200 900 137088 17.9368 14.5039 266.101 419.248 717.897 717.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1110 3.2e-05 2048 50 1460 602112 70.5213 56.0699 1913.88 1676.86 3717.44 3717.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1970 0.001024 512 80 400 18816 0.384384 3.5655 25.5839 29.5784 29.6346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 670 0.001024 4096 250 2300 8960 2.69299 72.7099 103.86 179.307 179.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 890 3.2e-05 2048 235 3300 458752 127.795 56.0141 3664.11 1675.28 5523.39 5523.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1550 0.000128 1024 480 760 127232 11.5324 6.85296 115.909 229.088 363.509 363.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1410 6.4e-05 1024 290 840 268800 25.1589 13.4964 267.439 423.482 729.739 729.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1690 3.2e-05 1024 210 380 580608 46.9566 27.009 276.77 844.229 1195.13 1195.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 970 0.000128 2048 150 800 134400 18.0643 14.3302 247.075 419.246 698.816 698.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 330 0.000512 1024 100 440 0 1.51443 0.004704 54.7579 56.3596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1230 0.000128 2048 200 900 137280 18.01 14.3753 393.125 418.869 844.49 844.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1110 3.2e-05 2048 50 1460 601920 70.9084 56.1637 2810.26 1675.04 4612.47 4612.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1970 0.001024 512 80 400 18960 0.387072 5.34173 25.6026 31.3745 31.4322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 670 0.001024 4096 250 2300 9240 2.72256 111.496 104.719 218.98 219.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 890 3.2e-05 2048 235 3300 456960 128.03 55.9607 5333.66 1670.17 7188.02 7188.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1550 0.000128 1024 480 760 126720 11.5448 6.86285 167.792 228.823 415.149 415.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1410 6.4e-05 1024 290 840 268800 25.0859 13.5107 388.09 421.91 848.755 848.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1690 3.2e-05 1024 210 380 581760 47.0686 26.9367 407.717 836.976 1318.86 1318.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 970 0.000128 2048 150 800 134400 18.1508 14.4191 363.694 418.792 815.159 815.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 330 0.000512 1024 100 440 3840 5.42822 1.63021 3.76861 58.3082 69.2899 69.4236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1230 0.000128 2048 200 900 136320 17.9639 14.381 264.952 418.299 715.706 715.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1110 3.2e-05 2048 50 1460 600960 70.7107 56.0311 1902.56 1675.69 3705.11 3705.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1970 0.001024 512 80 400 18720 0.385024 3.42608 25.538 29.391 29.4492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 670 0.001024 4096 250 2300 9120 2.71971 73.9942 104.817 181.573 181.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 890 3.2e-05 2048 235 3300 453120 128.883 55.9031 3583.38 1671.26 5439.63 5439.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1550 0.000128 1024 480 760 126720 11.5347 6.86368 114.116 227.106 359.759 359.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1410 6.4e-05 1024 290 840 268800 25.0434 13.5037 263.072 417.982 719.761 719.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1690 3.2e-05 1024 210 380 579840 46.8807 26.9251 275.715 835.433 1185.12 1185.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 970 0.000128 2048 150 800 133440 18.1129 14.3501 245.667 418.247 696.481 696.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 330 0.000512 1024 100 440 3840 5.43162 1.64774 3.04976 58.4824 68.7625 68.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1230 0.000128 2048 200 900 137216 17.9194 14.3897 380.682 418.308 831.408 831.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1110 3.2e-05 2048 50 1460 602112 70.6733 56.0433 2728.2 1676.95 4531.98 4532.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1970 0.001024 512 80 400 18944 0.387072 5.1511 25.6071 31.1904 31.2482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 670 0.001024 4096 250 2300 9216 2.7177 107.969 104.725 215.456 215.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 890 3.2e-05 2048 235 3300 458752 127.471 55.9675 5203.25 1672.98 7059.87 7060.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1550 0.000128 1024 480 760 126976 11.5065 6.97494 163.678 229.331 411.625 411.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1410 6.4e-05 1024 290 840 268288 25.1884 13.5325 375.315 418.092 832.286 832.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1690 3.2e-05 1024 210 380 583680 46.8007 26.882 396.657 838.585 1309.09 1309.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 970 0.000128 2048 150 800 134144 18.0769 14.3382 353.374 423.031 808.923 809.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 330 0.000512 1024 100 440 4096 5.47882 1.67104 3.90326 59.011 70.2178 70.3537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1230 0.000128 2048 200 900 137216 17.913 14.348 258.048 418.348 708.774 708.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1110 3.2e-05 2048 50 1460 602112 70.5745 56.03 1836.86 1676.11 3639.69 3639.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1970 0.001024 512 80 400 18688 0.381696 3.35034 25.5147 29.2894 29.3499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 670 0.001024 4096 250 2300 8960 2.69926 70.4558 103.964 177.163 177.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 890 3.2e-05 2048 235 3300 458752 127.53 55.8653 3493.51 1689.13 5366.22 5366.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1550 0.000128 1024 480 760 126976 11.5319 6.84646 110.189 229.393 358.09 358.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1410 6.4e-05 1024 290 840 266240 25.2297 13.4881 251.347 418.025 708.252 708.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1690 3.2e-05 1024 210 380 581632 46.7412 26.8267 266.741 835.462 1175.93 1176.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 970 0.000128 2048 150 800 134144 18.0821 14.3403 238.427 418.359 689.313 689.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 330 0.000512 1024 100 440 0 1.56272 0.005536 57.5033 59.1527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1230 0.000128 2048 200 900 137472 17.9364 14.3501 333.112 418.765 784.273 784.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1110 3.2e-05 2048 50 1460 602112 70.6973 55.9946 2392.94 1674.98 4194.72 4194.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1970 0.001024 512 80 400 18816 0.385056 4.37498 25.5575 30.3612 30.4166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 670 0.001024 4096 250 2300 9024 2.70944 90.1996 103.93 196.882 196.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 890 3.2e-05 2048 235 3300 454656 127.552 55.6929 4514.52 1664.74 6362.7 6362.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1550 0.000128 1024 480 760 125952 11.5385 6.84646 141.178 227.902 387.597 387.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1410 6.4e-05 1024 290 840 267264 25.0078 13.4592 327.449 416.454 782.525 782.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1690 3.2e-05 1024 210 380 580608 47.0424 26.8691 344.884 846.303 1265.26 1265.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 970 0.000128 2048 150 800 134400 18.0941 14.3357 309.124 423.591 773.902 773.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 330 0.000512 1024 100 440 3072 5.2479 1.56022 3.07366 56.4478 66.4856 66.6153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1230 0.000128 2048 200 900 136704 17.9002 14.3569 234.084 417.265 683.718 683.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1110 3.2e-05 2048 50 1460 600576 70.7008 56.0848 1671.93 1673.46 3472.28 3472.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1970 0.001024 512 80 400 18432 0.3824 3.00442 25.4283 28.8581 28.9157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 670 0.001024 4096 250 2300 8832 2.69926 61.4249 103.948 168.114 168.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 890 3.2e-05 2048 235 3300 442368 128.402 55.0642 3085.44 1648.85 4917.96 4918.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1550 0.000128 1024 480 760 122880 11.489 6.82406 97.8599 226.395 342.7 342.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1410 6.4e-05 1024 290 840 264192 24.8514 13.7189 227.984 412.584 679.296 679.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1690 3.2e-05 1024 210 380 577536 46.7339 26.7349 240.827 832.838 1147.29 1147.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 970 0.000128 2048 150 800 133632 18.07 14.3401 215.104 421.81 669.427 669.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 330 0.000512 1024 100 440 0 1.57082 0.0048 57.234 58.8916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1230 0.000128 2048 200 900 137600 18.0222 14.4301 347.124 419.495 799.181 799.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1110 3.2e-05 2048 50 1460 602400 70.818 56.1332 2468.84 1677.75 4273.66 4273.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1970 0.001024 512 80 400 18800 0.385024 4.50243 25.5598 30.4907 30.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 670 0.001024 4096 250 2300 9000 2.70797 95.0089 103.96 201.721 201.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 890 3.2e-05 2048 235 3300 454400 128.081 55.806 4656.72 1667.65 6508.46 6508.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1550 0.000128 1024 480 760 126400 11.5614 6.85808 147.367 226.313 392.226 392.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1410 6.4e-05 1024 290 840 268800 24.9731 13.4881 340.497 417.025 796.143 796.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1690 3.2e-05 1024 210 380 582400 46.9739 26.9414 357.988 837.985 1270.05 1270.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 970 0.000128 2048 150 800 134400 18.1922 14.3913 319.088 421.669 773.442 773.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 330 0.000512 1024 100 440 3200 5.48899 1.64246 3.30893 58.5422 69.1325 69.2654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1230 0.000128 2048 200 900 136000 17.9387 14.4036 242.709 417.484 692.645 692.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1110 3.2e-05 2048 50 1460 601600 70.6893 56.0292 1738.4 1674.52 3539.74 3539.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1970 0.001024 512 80 400 18400 0.382976 3.18054 25.4204 29.0261 29.0814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 670 0.001024 4096 250 2300 8800 2.69926 65.4787 103.86 172.08 172.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 890 3.2e-05 2048 235 3300 448000 127.135 55.1137 3341.83 1648.81 5173.08 5173.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1550 0.000128 1024 480 760 124800 11.4365 6.8289 103.894 223.159 345.446 345.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1410 6.4e-05 1024 290 840 262400 25.0218 13.7092 238.071 412.603 689.563 689.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1690 3.2e-05 1024 210 380 576000 46.9905 26.7943 252.994 833.233 1160.18 1160.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 970 0.000128 2048 150 800 132800 18.094 14.3446 224.457 417.408 674.409 674.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1230 0.000128 2048 200 888 138368 17.9712 14.4401 485.071 419.423 937.022 937.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1110 3.2e-05 2048 50 1464 602368 70.8504 56.0647 1849.85 1677.38 3654.25 3654.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1970 0.001024 512 80 408 19104 0.386848 3.33616 25.6615 29.4274 29.4872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 670 0.001024 4096 250 2304 9312 2.72608 71.5931 104.811 179.175 179.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 890 3.2e-05 2048 235 3312 459776 128.266 56.1449 3513.71 1677.62 5375.94 5376.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1550 0.000128 1024 480 768 127488 11.5318 6.83254 110.76 233.446 362.703 362.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1410 6.4e-05 1024 290 840 271360 24.9556 13.5002 255.594 419.339 713.557 713.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1690 3.2e-05 1024 210 384 580096 47.4415 26.8844 505.205 838.444 1418.14 1418.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 970 0.000128 2048 150 792 134528 18.1899 14.4261 437.222 419.355 889.3 889.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 330 0.000512 1024 100 432 4608 5.4088 1.66653 4.3817 61.0671 72.6819 72.8171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1230 0.000128 2048 200 888 138400 18.0445 14.4489 453.007 419.435 905.049 905.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1110 3.2e-05 2048 50 1464 602400 71.1027 56.1804 1953.96 1677.55 3758.91 3759.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1970 0.001024 512 80 408 19080 0.388544 3.50208 25.648 29.5817 29.6382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 670 0.001024 4096 250 2304 9320 2.7337 76.3064 104.973 184.062 184.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 890 3.2e-05 2048 235 3312 459520 128.708 56.1554 3723.44 1676.74 5585.24 5585.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1550 0.000128 1024 480 768 127680 11.5816 6.86317 117.575 229.823 365.977 366.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1410 6.4e-05 1024 290 840 271360 25.0796 13.525 270.271 419.548 728.585 728.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1690 3.2e-05 1024 210 384 580480 47.6122 26.9503 464.91 838.557 1378.19 1378.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 970 0.000128 2048 150 792 134560 18.2927 14.4007 415.605 419.462 867.864 867.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 330 0.000512 1024 100 432 3840 5.41619 1.63027 3.78016 58.8525 69.8379 69.9653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1230 0.000128 2048 200 888 138240 17.9362 14.394 263.63 418.939 715.009 715.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1110 3.2e-05 2048 50 1464 602304 70.8749 56.0599 1922.04 1675.67 3724.75 3724.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1970 0.001024 512 80 408 19056 0.3864 3.54899 25.6208 29.6004 29.6573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 670 0.001024 4096 250 2304 9312 2.73203 75.5006 104.891 183.167 183.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 890 3.2e-05 2048 235 3312 457728 128.484 56.0006 3641.54 1672.67 5498.9 5499.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1550 0.000128 1024 480 768 127104 11.5405 6.8569 115.276 231.224 365.03 365.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1410 6.4e-05 1024 290 840 270336 32.1272 13.5117 266.097 418.396 730.297 730.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 1690 3.2e-05 1024 210 384 579840 47.4984 26.9197 470.404 846.238 1391.23 1391.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 970 0.000128 2048 150 792 134400 18.1232 14.5033 246.789 423.258 702.78 702.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 330 0.000512 1024 100 432 3840 5.40118 1.63296 2.44752 51.7337 61.376 61.5013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1230 0.000128 2048 200 888 137856 17.9347 14.4147 436.801 419.091 888.354 888.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1110 3.2e-05 2048 50 1464 602112 70.6652 56.0418 1243.41 1677.18 3047.4 3047.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1970 0.001024 512 80 408 19008 0.38592 2.33056 25.6398 28.4002 28.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 670 0.001024 4096 250 2304 9216 2.72179 48.156 104.641 155.561 155.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 890 3.2e-05 2048 235 3312 457728 128.178 55.902 2355.52 1674.13 4213.91 4214.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1550 0.000128 1024 480 768 126720 11.544 6.84819 74.4025 230.95 323.875 323.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1410 6.4e-05 1024 290 840 270336 24.9968 13.4931 172.271 418.729 629.655 629.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1690 3.2e-05 1024 210 384 579072 47.4079 26.8569 486.487 837.139 1398.05 1398.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 970 0.000128 2048 150 792 134016 18.1448 14.3301 396.22 418.907 847.703 847.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 330 0.000512 1024 100 432 3072 5.46896 1.63226 3.2241 60.2004 70.6775 70.8055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1230 0.000128 2048 200 888 138208 17.9961 14.3716 307.016 418.999 758.495 758.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1110 3.2e-05 2048 50 1464 602112 70.8561 56.1534 2232.61 1675.38 4035.12 4035.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1970 0.001024 512 80 408 19040 0.389056 4.16339 25.6202 30.214 30.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 670 0.001024 4096 250 2304 9296 2.72384 87.2073 104.751 194.727 194.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 890 3.2e-05 2048 235 3312 458752 128.201 56.0988 4223.62 1672.43 6080.54 6080.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1550 0.000128 1024 480 768 127232 11.5698 6.8664 132.983 230.526 382.074 382.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1410 6.4e-05 1024 290 840 270592 25.058 13.5835 307.454 418.27 764.526 764.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1690 3.2e-05 1024 210 384 579712 47.3595 26.9488 319.889 837.666 1232.02 1232.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 970 0.000128 2048 150 792 134400 18.1966 14.3875 283.574 419.016 735.278 735.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 330 0.000512 1024 100 432 3584 5.45494 1.63939 2.51005 58.5353 68.2985 68.4298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1230 0.000128 2048 200 888 137984 17.9159 14.3954 195.261 418.669 646.35 646.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1110 3.2e-05 2048 50 1464 601664 70.7338 56.0374 1408.49 1675.41 3210.78 3210.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1970 0.001024 512 80 408 18928 0.385984 2.63834 25.5801 28.6485 28.7068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 670 0.001024 4096 250 2304 9184 2.71488 54.5956 104.485 161.839 161.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 890 3.2e-05 2048 235 3312 458752 128.004 56.0444 2667.83 1673.05 4525.13 4525.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1550 0.000128 1024 480 768 127232 11.5271 6.85824 84.7927 231.443 334.751 334.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1410 6.4e-05 1024 290 840 270592 24.9887 13.5134 195.546 418.565 652.773 652.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1690 3.2e-05 1024 210 384 578816 47.2314 28.8461 517.158 836.668 1430.06 1430.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 970 0.000128 2048 150 792 133952 18.1398 14.3501 477.749 418.655 928.997 929.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 330 0.000512 1024 100 432 1792 5.476 1.58682 2.11619 57.3548 66.69 66.8179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1230 0.000128 2048 200 888 138240 17.9438 14.3649 296.994 419.219 748.632 748.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1110 3.2e-05 2048 50 1464 602368 70.6186 56.0418 2163.86 1676.3 3966.93 3967.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1970 0.001024 512 80 408 19072 0.38704 3.82371 25.6471 29.9001 29.9581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 670 0.001024 4096 250 2304 9280 2.72179 83.7858 104.744 191.295 191.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 890 3.2e-05 2048 235 3312 458752 128.335 55.9618 4034.99 1675.77 5895.26 5895.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1550 0.000128 1024 480 768 127488 11.5295 6.85587 129.732 235.459 383.709 383.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1410 6.4e-05 1024 290 840 271360 24.9592 13.4984 299.494 419.219 757.329 757.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1690 3.2e-05 1024 210 384 579584 47.1952 26.8805 310.329 838.106 1222.67 1222.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 970 0.000128 2048 150 792 134400 18.1508 14.3829 276.833 419.151 728.616 728.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 330 0.000512 1024 100 432 4096 5.47123 1.66922 2.72976 59.0906 69.1122 69.2514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1230 0.000128 2048 200 888 137728 17.8947 14.5555 198.991 418.301 649.852 649.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1110 3.2e-05 2048 50 1464 602112 70.5847 56.0517 1436.5 1676.93 3240.18 3240.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1970 0.001024 512 80 408 18944 0.386976 2.43507 25.6159 28.4822 28.5393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 670 0.001024 4096 250 2304 9216 2.7201 54.9717 104.813 162.549 162.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 890 3.2e-05 2048 235 3312 454656 128.622 55.8525 2609.55 1672.62 4466.85 4467.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1550 0.000128 1024 480 768 126976 11.5212 6.85376 86.1985 228.904 333.605 333.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1410 6.4e-05 1024 290 840 270336 24.8815 13.5516 197.488 418.091 654.167 654.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1690 3.2e-05 1024 210 384 579584 47.1434 26.882 208.641 843.666 1126.49 1126.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 970 0.000128 2048 150 792 133632 18.0854 14.388 183.735 418.228 634.536 634.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 330 0.000512 1024 100 432 4096 5.47763 1.67475 2.16493 59.7898 69.2585 69.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1230 0.000128 2048 200 888 138240 17.9625 14.3885 322.581 419.016 774.057 774.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1110 3.2e-05 2048 50 1464 602208 70.8648 56.2051 2364.6 1675.47 4167.25 4167.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1970 0.001024 512 80 408 19008 0.387072 4.29414 25.611 30.3349 30.3919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 670 0.001024 4096 250 2304 9288 2.72998 92.9893 104.811 200.575 200.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 890 3.2e-05 2048 235 3312 458496 128.521 56.3277 4494.21 1674.75 6353.99 6354.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1550 0.000128 1024 480 768 127296 11.5764 6.93853 141.586 232.065 392.294 392.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1410 6.4e-05 1024 290 840 270720 25.1166 14.1161 327.64 418.953 785.985 786.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1690 3.2e-05 1024 210 384 579456 47.3776 26.9478 337.095 841.281 1252.86 1253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 970 0.000128 2048 150 792 134496 18.1638 14.5401 299.899 419.032 751.741 751.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 330 0.000512 1024 100 432 3456 5.38979 1.61203 2.69069 57.7219 67.5715 67.7058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1230 0.000128 2048 200 888 138240 17.933 14.3788 226.39 419.505 678.313 678.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1110 3.2e-05 2048 50 1464 601920 70.6862 56.1377 1647.3 1676.11 3450.34 3450.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1970 0.001024 512 80 408 18864 0.385312 3.01136 25.5691 29.0092 29.0662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 670 0.001024 4096 250 2304 9216 2.72986 64.9544 104.888 172.615 172.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 890 3.2e-05 2048 235 3312 456192 127.998 55.9636 3131.18 1670.15 4985.48 4985.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1550 0.000128 1024 480 768 126720 11.507 6.85936 99.6994 231.718 349.913 350.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1410 6.4e-05 1024 290 840 269568 24.9194 13.6644 229.191 417.72 685.657 685.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1690 3.2e-05 1024 210 384 578304 47.39 26.9148 237.019 838.15 1149.64 1149.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 970 0.000128 2048 150 792 134208 18.1512 14.3805 210.564 419.439 662.638 662.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 330 0.000512 1024 100 432 2304 5.32381 1.55648 1.80317 56.4113 65.2509 65.3834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1230 0.000128 2048 200 888 138240 17.9567 14.3774 304.501 419.594 756.542 756.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1110 3.2e-05 2048 50 1464 601920 70.7144 56.1562 2241.63 1676.98 4045.59 4045.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1970 0.001024 512 80 408 19040 0.387072 4.11274 25.6489 30.1922 30.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 670 0.001024 4096 250 2304 9280 2.72422 88.4715 104.905 196.147 196.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 890 3.2e-05 2048 235 3312 458240 128.443 56.0742 4276.69 1677.04 6138.44 6138.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1550 0.000128 1024 480 768 127360 11.5642 6.8608 134.873 232.234 385.667 385.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1410 6.4e-05 1024 290 840 271360 24.9852 13.5127 312.112 419.499 770.271 770.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1690 3.2e-05 1024 210 384 579840 47.2392 26.9169 319.817 838.794 1232.93 1233.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 970 0.000128 2048 150 792 134400 18.1535 14.3633 283.929 421.875 738.428 738.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 330 0.000512 1024 100 432 3840 5.40832 1.62816 2.85789 59.646 69.6966 69.8331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1230 0.000128 2048 200 888 137600 17.8515 14.356 218.488 418.002 668.811 668.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1110 3.2e-05 2048 50 1464 601600 70.5117 56.0764 1600.65 1676.95 3404.31 3404.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1970 0.001024 512 80 408 18880 0.385728 2.94675 25.597 28.9726 29.0287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 670 0.001024 4096 250 2304 9120 2.71142 62.0114 104.453 169.222 169.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 890 3.2e-05 2048 235 3312 455680 128.805 55.9964 3033.26 1677.51 4895.77 4895.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1550 0.000128 1024 480 768 125440 11.5104 6.83962 95.6986 229.617 343.796 343.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1410 6.4e-05 1024 290 840 271360 24.9478 13.5523 223.443 419.453 681.557 681.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1690 3.2e-05 1024 210 384 578560 47.2317 26.8844 228.688 838.523 1141.49 1141.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 970 0.000128 2048 150 792 133760 18.0416 14.3591 202.891 417.928 653.321 653.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 330 0.000512 1024 100 432 2560 5.50998 1.64134 1.84368 59.1944 68.3461 68.4832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1230 0.000128 2048 200 888 137856 17.9017 14.4823 393.962 418.865 845.32 845.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1110 3.2e-05 2048 50 1464 602112 70.477 56.095 2867.71 1677.04 4671.43 4671.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1970 0.001024 512 80 408 19008 0.38576 5.41491 25.6387 31.4826 31.5398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 670 0.001024 4096 250 2304 9216 2.7233 111.608 104.629 219.003 219.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 890 3.2e-05 2048 235 3312 457728 127.989 55.914 5427.66 1675.4 7287.15 7287.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1550 0.000128 1024 480 768 126720 11.5406 6.85152 171.801 232.594 422.914 423.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1410 6.4e-05 1024 290 840 270336 24.9926 13.4943 396.914 418.767 854.322 854.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1690 3.2e-05 1024 210 384 579072 47.0647 26.8594 409.545 837.129 1320.76 1320.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 970 0.000128 2048 150 792 134016 18.0818 14.3462 363.662 418.846 815.039 815.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 330 0.000512 1024 100 432 3072 5.46659 1.63798 2.91181 58.3751 68.5458 68.6797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1230 0.000128 2048 200 888 137472 17.9379 14.3647 249.12 418.81 700.344 700.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1110 3.2e-05 2048 50 1464 601344 70.625 55.96 1828.83 1675.13 3630.64 3630.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1970 0.001024 512 80 408 18816 0.38816 3.50646 25.5589 29.4949 29.5511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 670 0.001024 4096 250 2304 9024 2.69926 68.6306 104.042 175.414 175.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 890 3.2e-05 2048 235 3312 454656 127.544 55.7117 3470.93 1664.73 5319.12 5319.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1550 0.000128 1024 480 768 125952 11.5113 6.84851 110.859 226.368 355.714 355.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1410 6.4e-05 1024 290 840 267264 25.0008 13.4462 254.374 416.438 709.413 709.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1690 3.2e-05 1024 210 384 577536 47.3137 26.8696 262.126 836.67 1173.14 1173.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 970 0.000128 2048 150 792 133632 18.0856 14.3648 231.061 418.744 682.356 682.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 330 0.000512 1024 100 432 0 1.56454 0.00448 56.0394 57.6892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1230 0.000128 2048 200 888 138000 18.0367 14.4118 387.074 418.88 838.513 838.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1110 3.2e-05 2048 50 1464 602000 71.0496 56.231 2817.63 1676.16 4621.19 4621.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1970 0.001024 512 80 408 19000 0.38912 5.44019 25.6285 31.5024 31.5605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 670 0.001024 4096 250 2304 9200 2.72989 110.729 104.567 218.072 218.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 890 3.2e-05 2048 235 3312 457600 128.684 56.1036 5334.04 1674.91 7193.94 7194.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1550 0.000128 1024 480 768 127200 11.6108 6.87104 169.556 230.597 418.771 418.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1410 6.4e-05 1024 290 840 270400 25.1584 13.5355 391.314 418.758 848.926 849.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1690 3.2e-05 1024 210 384 579200 47.3579 26.9537 403.815 837.155 1315.44 1315.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 970 0.000128 2048 150 792 134400 18.2197 14.3718 359.284 418.883 810.862 810.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 330 0.000512 1024 100 432 3200 5.47987 1.63491 2.98458 54.1064 64.3652 64.5052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1230 0.000128 2048 200 888 137600 18.0143 14.393 262.315 419.096 713.932 714.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1110 3.2e-05 2048 50 1464 601600 70.8124 56.1457 1909.61 1676.14 3712.83 3712.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1970 0.001024 512 80 408 18800 0.384992 3.48957 25.5536 29.4695 29.5301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 670 0.001024 4096 250 2304 9000 2.69939 72.8697 103.956 179.57 179.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 890 3.2e-05 2048 235 3312 454400 128.075 55.8305 3594.33 1665.46 5443.89 5444.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1550 0.000128 1024 480 768 126400 11.5793 6.86893 114.611 228.613 361.804 361.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1410 6.4e-05 1024 290 840 268800 24.9726 13.569 264.092 416.686 719.487 719.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1690 3.2e-05 1024 210 384 579200 47.3372 26.9346 273.987 837.181 1185.61 1185.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 970 0.000128 2048 150 792 134400 18.193 14.3754 244.238 419.03 695.943 696.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 330 0.000512 1024 100 432 3200 5.4967 1.64278 2.43443 58.5445 68.2756 68.4112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1230 0.000128 2048 200 888 137984 17.9218 14.3667 379.211 418.95 830.56 830.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1110 3.2e-05 2048 50 1464 601664 70.7208 56.0603 2761.3 1676.55 4564.75 4564.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1970 0.001024 512 80 408 18928 0.386368 5.21475 25.5893 31.2316 31.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 670 0.001024 4096 250 2304 9184 2.7137 107.881 104.552 215.19 215.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 890 3.2e-05 2048 235 3312 458752 127.959 56.0974 5260.88 1674.2 7119.33 7119.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1550 0.000128 1024 480 768 127232 11.5309 6.87939 165.994 228.433 412.97 413.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1410 6.4e-05 1024 290 840 270592 24.9927 13.5107 384.309 421.932 844.912 845.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1690 3.2e-05 1024 210 384 578816 47.1748 26.9025 396.09 837.263 1307.6 1307.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 970 0.000128 2048 150 792 133952 18.1084 14.3589 351.772 418.968 803.313 803.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 330 0.000512 1024 100 432 1792 5.47798 1.58515 2.03331 57.4303 66.6806 66.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1230 0.000128 2048 200 888 137984 17.8839 14.3463 251.298 419.213 702.853 702.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1110 3.2e-05 2048 50 1464 601216 70.5396 56.0648 1825.65 1676.67 3629.03 3629.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1970 0.001024 512 80 408 18816 0.386336 3.3055 25.5861 29.322 29.3805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 670 0.001024 4096 250 2304 8960 2.70131 68.7748 103.951 175.47 175.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 890 3.2e-05 2048 235 3312 458752 127.8 56.0223 3472.62 1674.36 5330.99 5331.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1550 0.000128 1024 480 768 127232 11.5361 6.85043 110.804 231.714 361.035 361.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1410 6.4e-05 1024 290 840 268800 25.1716 13.4925 252.67 418.864 710.356 710.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1690 3.2e-05 1024 210 384 577024 47.3386 26.8669 260.088 837.387 1171.84 1171.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 970 0.000128 2048 150 792 133504 18.0729 14.4282 230.692 419.204 682.496 682.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 330 0.000512 1024 100 432 0 1.51354 0.005248 54.7554 56.3558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1230 0.000128 2048 200 888 138240 17.9764 14.3752 368.4 419.17 820.03 820.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1110 3.2e-05 2048 50 1464 601920 70.9046 56.1152 2680.3 1676.25 4483.67 4483.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1970 0.001024 512 80 408 18960 0.387104 4.97021 25.6202 31.0195 31.0764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 670 0.001024 4096 250 2304 9240 2.72435 104.723 104.889 212.379 212.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 890 3.2e-05 2048 235 3312 456960 128.088 55.943 5070.24 1669.91 6924.38 6924.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1550 0.000128 1024 480 768 126720 11.5592 6.8649 161.261 230.562 410.375 410.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1410 6.4e-05 1024 290 840 268800 25.0706 13.5283 371.151 417.673 827.583 827.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1690 3.2e-05 1024 210 384 579840 47.2348 26.9288 385.424 837.595 1297.34 1297.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 970 0.000128 2048 150 792 134400 18.1457 14.3961 341.284 419.105 793.032 793.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 330 0.000512 1024 100 432 3840 5.42918 1.63021 3.34698 58.3494 68.9111 69.0463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1230 0.000128 2048 200 888 137280 17.9157 14.3884 237.584 418.298 688.3 688.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1110 3.2e-05 2048 50 1464 600960 70.683 56.1149 1728.35 1675.69 3530.95 3531.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1970 0.001024 512 80 408 18720 0.383936 3.22016 25.5405 29.1897 29.2472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 670 0.001024 4096 250 2304 9120 2.72083 66.6568 104.904 174.325 174.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 890 3.2e-05 2048 235 3312 453120 128.846 55.9083 3238.45 1670.66 5094.06 5094.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1550 0.000128 1024 480 768 126720 11.5388 6.86246 104.278 226.612 349.422 349.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1410 6.4e-05 1024 290 840 268800 25.0491 13.5412 239.709 418.121 696.587 696.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1690 3.2e-05 1024 210 384 576000 47.2519 26.8474 246.933 840.752 1161.95 1162.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 970 0.000128 2048 150 792 133440 18.104 14.3872 218.664 418.291 669.55 669.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 330 0.000512 1024 100 432 3840 5.43139 1.64592 2.70883 58.2174 68.1573 68.2922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1230 0.000128 2048 200 888 137728 17.9115 14.3542 351.537 417.947 801.86 801.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1110 3.2e-05 2048 50 1464 602112 70.6625 56.0282 2567.19 1675.52 4369.51 4369.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1970 0.001024 512 80 408 18944 0.385728 4.74838 25.5998 30.7768 30.8326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 670 0.001024 4096 250 2304 9216 2.72771 99.9688 104.726 207.466 207.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 890 3.2e-05 2048 235 3312 454656 128.507 55.8493 4820.9 1670.08 6675.53 6675.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1550 0.000128 1024 480 768 126976 11.521 6.85571 154.263 228.643 401.415 401.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1410 6.4e-05 1024 290 840 270336 24.8759 15.0715 356.206 417.736 814.048 814.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1690 3.2e-05 1024 210 384 579584 47.2019 26.878 367.225 837.862 1279.33 1279.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 970 0.000128 2048 150 792 133632 18.0966 14.3462 323.92 417.886 774.354 774.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 330 0.000512 1024 100 432 4096 5.47594 1.67117 3.42432 58.9683 69.6943 69.8284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1230 0.000128 2048 200 888 137216 17.9219 14.415 234.677 418.695 685.817 685.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1110 3.2e-05 2048 50 1464 602112 70.5657 56.1914 1729.17 1677.47 3533.5 3533.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1970 0.001024 512 80 408 18688 0.382496 3.26445 25.526 29.2151 29.2737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 670 0.001024 4096 250 2304 8960 2.70317 64.1038 104.135 170.986 171.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 890 3.2e-05 2048 235 3312 450560 129.461 55.9084 3234.58 1672.09 5092.23 5092.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1550 0.000128 1024 480 768 126976 11.5303 6.84877 104.655 230.303 353.465 353.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1410 6.4e-05 1024 290 840 270336 24.8977 13.4903 241.569 418.306 698.422 698.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1690 3.2e-05 1024 210 384 577536 47.062 26.8297 246.551 836.864 1157.47 1157.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 970 0.000128 2048 150 792 133120 18.1084 14.3495 216.953 418.624 668.136 668.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 24 330 0.000512 1024 100 432 0 1.55862 0.006144 56.1347 57.7833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1230 0.000128 2048 200 900 138240 17.9518 14.4548 545.172 419.422 997.12 997.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1110 3.2e-05 2048 50 1475 602752 70.7028 56.0427 2104.6 1677.38 3908.84 3908.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1970 0.001024 512 80 400 19104 0.387936 3.73146 25.6245 29.788 29.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 670 0.001024 4096 250 2300 9344 2.72589 81.7684 104.893 189.432 189.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 890 3.2e-05 2048 235 3300 459776 128.145 56.0127 3976.92 1676.75 5838.03 5838.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1550 0.000128 1024 480 775 128000 11.5139 6.82422 126.833 234.005 379.309 379.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1410 6.4e-05 1024 290 825 271360 24.9347 13.4945 282.375 419.445 740.412 740.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1690 3.2e-05 1024 210 375 583168 47.1988 26.8759 545.343 838.462 1458.05 1458.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 970 0.000128 2048 150 800 134528 18.1898 14.6043 495.253 419.446 947.61 947.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 330 0.000512 1024 100 450 4608 5.41693 1.66192 5.11773 60.0373 72.3879 72.5199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1230 0.000128 2048 200 900 138240 18.059 14.3889 442.256 419.438 894.26 894.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1110 3.2e-05 2048 50 1475 602720 71.1013 56.1096 1887.89 1677.56 3692.78 3692.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1970 0.001024 512 80 400 19080 0.387072 3.31194 25.6469 29.3892 29.4469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 670 0.001024 4096 250 2300 9320 2.72998 72.9315 104.807 180.512 180.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 890 3.2e-05 2048 235 3300 459520 128.803 56.107 3565.57 1676.77 5427.44 5427.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1550 0.000128 1024 480 775 128000 11.5658 6.86499 113.183 230.176 361.927 362.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1410 6.4e-05 1024 290 825 271360 25.0616 13.527 254.499 419.349 712.602 712.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1690 3.2e-05 1024 210 375 583040 47.4042 26.9495 445.416 838.643 1358.58 1358.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 970 0.000128 2048 150 800 134560 18.2823 14.4048 405.965 419.372 858.13 858.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 330 0.000512 1024 100 450 3840 5.41341 1.63021 3.7745 59.9324 70.9033 71.0321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1230 0.000128 2048 200 900 138240 18.0096 14.373 475.488 419.589 927.575 927.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1110 3.2e-05 2048 50 1475 602240 70.8895 56.1332 1218.55 1676.98 3022.66 3022.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1970 0.001024 512 80 400 19040 0.390144 2.17498 25.6469 28.2535 28.3116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 670 0.001024 4096 250 2300 9280 2.72794 47.1125 104.817 154.701 154.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 890 3.2e-05 2048 235 3300 458240 128.598 56.1277 2296.81 1677.03 4158.77 4158.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1550 0.000128 1024 480 775 128000 11.5335 6.84637 73.0813 233.287 324.882 324.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1410 6.4e-05 1024 290 825 271360 24.9946 13.5107 164.514 419.439 622.618 622.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1690 3.2e-05 1024 210 375 582400 47.4875 26.9226 458.272 838.6 1371.45 1371.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 970 0.000128 2048 150 800 134400 18.24 14.3606 424.439 419.574 876.72 876.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 330 0.000512 1024 100 450 3840 5.40563 1.63104 3.82461 59.656 70.6753 70.8093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1230 0.000128 2048 200 900 138240 17.936 14.3741 274.128 418.863 725.414 725.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1110 3.2e-05 2048 50 1475 602496 70.8592 56.1194 2004.27 1675.34 3806.7 3806.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1970 0.001024 512 80 400 19104 0.389376 3.57907 25.6515 29.6619 29.7185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 670 0.001024 4096 250 2300 9312 2.72794 76.9106 104.702 184.384 184.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 890 3.2e-05 2048 235 3300 457728 128.382 55.9802 3784.05 1673.18 5641.79 5641.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1550 0.000128 1024 480 775 127872 11.5232 6.86694 120.779 229.649 368.952 369.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1410 6.4e-05 1024 290 825 271104 24.9271 13.5144 270.319 418.236 727.156 727.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1690 3.2e-05 1024 210 375 582912 47.2078 26.9171 465.673 837.261 1377.22 1377.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 970 0.000128 2048 150 800 134400 18.1288 14.3688 258.444 419.093 710.138 710.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 330 0.000512 1024 100 450 3840 5.40528 1.63418 2.65664 58.5134 68.3681 68.4974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1230 0.000128 2048 200 900 137856 17.9465 14.3933 442.623 418.939 894.016 894.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1110 3.2e-05 2048 50 1475 602496 70.6092 56.0745 1300.19 1677.38 3104.36 3104.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1970 0.001024 512 80 400 19008 0.388608 2.32883 25.6305 28.3905 28.4468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 670 0.001024 4096 250 2300 9216 2.71491 49.8428 104.559 157.163 157.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 890 3.2e-05 2048 235 3300 457728 128.255 55.8981 2448.07 1675.19 4307.62 4307.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1550 0.000128 1024 480 775 127488 11.5113 6.8487 77.8507 231.483 327.825 327.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1410 6.4e-05 1024 290 825 270336 24.9897 13.4958 174.427 418.777 631.85 631.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1690 3.2e-05 1024 210 375 582144 47.1632 26.8657 480.733 841.37 1396.29 1396.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 970 0.000128 2048 150 800 134016 18.1379 14.3367 401.568 418.954 853.106 853.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 330 0.000512 1024 100 450 3072 5.46525 1.63955 3.32598 59.6531 70.2422 70.3709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1230 0.000128 2048 200 900 138208 18.0024 14.3899 295.915 419.046 747.464 747.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1110 3.2e-05 2048 50 1475 602560 70.8324 56.299 2151.71 1675.56 3954.52 3954.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1970 0.001024 512 80 400 19096 0.387072 3.93626 25.6546 30.02 30.0788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 670 0.001024 4096 250 2300 9296 2.72093 83.6398 105.286 191.693 191.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 890 3.2e-05 2048 235 3300 458752 128.278 56.0214 4080.23 1672.6 5937.36 5937.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1550 0.000128 1024 480 775 127680 11.5705 6.86896 128.877 229.078 376.529 376.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1410 6.4e-05 1024 290 825 270592 25.0614 13.5271 287.903 418.431 745.085 745.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1690 3.2e-05 1024 210 375 582400 47.0972 26.9491 306.957 837.752 1218.92 1219.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 970 0.000128 2048 150 800 134400 18.19 14.3593 275.757 419.028 727.441 727.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 330 0.000512 1024 100 450 4480 5.3776 1.6384 3.2279 55.3556 65.7562 65.8944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1230 0.000128 2048 200 900 137984 17.9211 14.3685 190.216 418.926 641.544 641.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1110 3.2e-05 2048 50 1475 602112 70.7504 56.282 1362.49 1676.39 3166.02 3166.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1970 0.001024 512 80 400 19040 0.387072 2.49418 25.6621 28.5869 28.6454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 670 0.001024 4096 250 2300 9184 2.71322 52.3523 104.452 159.559 159.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 890 3.2e-05 2048 235 3300 458752 127.946 56.0148 2559.89 1674.67 4418.72 4418.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1550 0.000128 1024 480 775 127232 11.543 6.89491 81.7512 227.826 328.144 328.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1410 6.4e-05 1024 290 825 270592 25.0078 13.557 184.191 418.721 641.64 641.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1690 3.2e-05 1024 210 375 580608 47.1186 26.8902 486.845 837.159 1398.17 1398.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 970 0.000128 2048 150 800 133952 18.1165 14.3535 463.485 418.891 914.947 915.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 330 0.000512 1024 100 450 3584 5.31965 1.58925 1.93962 57.3891 66.4006 66.5323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1230 0.000128 2048 200 900 138240 17.942 14.3542 308.353 419.5 760.262 760.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1110 3.2e-05 2048 50 1475 602624 70.7087 56.0087 2237.14 1677.44 4041.41 4041.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1970 0.001024 512 80 400 19072 0.387552 3.86458 25.656 29.9515 30.0093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 670 0.001024 4096 250 2300 9280 2.71894 86.8643 104.716 194.349 194.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 890 3.2e-05 2048 235 3300 458752 128.324 56.1855 4178.82 1676.78 6040.32 6040.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1550 0.000128 1024 480 775 128000 11.5055 6.85597 134.594 229.753 382.84 382.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1410 6.4e-05 1024 290 825 271360 24.9728 13.4964 302.721 419.437 760.793 760.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1690 3.2e-05 1024 210 375 582656 46.9152 26.8812 318.366 838.643 1230.98 1231.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 970 0.000128 2048 150 800 134400 18.1509 14.3333 286.617 419.66 738.864 738.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 330 0.000512 1024 100 450 4096 5.47184 1.66707 2.9105 59.1051 69.3116 69.4517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1230 0.000128 2048 200 900 137728 17.8995 14.4027 205.662 418.306 656.379 656.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1110 3.2e-05 2048 50 1475 602112 70.6305 56.0614 1484.76 1677.06 3288.62 3288.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1970 0.001024 512 80 400 18944 0.386528 2.45261 25.6109 28.4945 28.5488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 670 0.001024 4096 250 2300 9216 2.72275 57.0454 104.721 164.534 164.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 890 3.2e-05 2048 235 3300 454656 128.529 55.8861 2701.88 1671.5 4557.99 4558.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1550 0.000128 1024 480 775 126976 11.5099 6.84886 89.2066 227.29 334.985 335.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1410 6.4e-05 1024 290 825 270336 24.8833 13.6745 200.161 418.087 656.963 657.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1690 3.2e-05 1024 210 375 581632 46.944 26.8865 212.966 838.694 1125.65 1125.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 970 0.000128 2048 150 800 133632 18.0868 14.4201 191.936 418.241 642.786 642.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 330 0.000512 1024 100 450 4096 5.47958 1.66899 2.3359 60.0658 69.7091 69.8429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1230 0.000128 2048 200 900 138240 17.9725 14.3836 323.784 418.904 775.155 775.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1110 3.2e-05 2048 50 1475 602496 70.8759 56.118 2364.39 1675.07 4166.56 4166.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1970 0.001024 512 80 400 19080 0.389664 4.27254 25.65 30.3576 30.4128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 670 0.001024 4096 250 2300 9288 2.72384 92.484 104.695 199.947 200.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 890 3.2e-05 2048 235 3300 458496 128.593 56.1209 4494.3 1675.27 6354.48 6354.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1550 0.000128 1024 480 775 127872 11.5627 6.86413 142.442 233.918 394.916 395.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1410 6.4e-05 1024 290 825 270720 25.1111 13.6503 319.249 418.817 776.989 777.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1690 3.2e-05 1024 210 375 582912 47.0124 26.9494 336.198 837.243 1247.56 1247.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 970 0.000128 2048 150 800 134496 18.1766 14.3565 302.909 418.905 754.449 754.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 330 0.000512 1024 100 450 3456 5.38886 1.60746 2.82995 57.908 67.8846 68.0176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1230 0.000128 2048 200 900 138240 17.9403 14.3758 233.558 419.195 685.184 685.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1110 3.2e-05 2048 50 1475 601920 70.685 56.1193 1686.87 1674.85 3488.64 3488.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1970 0.001024 512 80 400 19008 0.38912 3.0991 25.6536 29.1848 29.2434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 670 0.001024 4096 250 2300 9216 2.71814 65.4648 104.718 172.948 173.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 890 3.2e-05 2048 235 3300 456192 127.98 55.894 3201.01 1669.91 5054.99 5055.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1550 0.000128 1024 480 775 126720 11.5057 6.85936 101.862 229.886 350.248 350.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1410 6.4e-05 1024 290 825 269568 24.9135 13.7201 229.058 420.594 688.453 688.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1690 3.2e-05 1024 210 375 582912 46.8694 26.9164 240.784 837.654 1152.39 1152.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 970 0.000128 2048 150 800 134208 18.1398 14.3631 217.036 419.186 668.832 668.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 330 0.000512 1024 100 450 2304 5.3209 1.55389 1.82912 49.7969 58.6537 58.7929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1230 0.000128 2048 200 900 138240 17.958 14.4586 314.934 419.511 766.974 767.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1110 3.2e-05 2048 50 1475 602240 70.7429 56.0432 2303.72 1676.62 4107.23 4107.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1970 0.001024 512 80 400 19040 0.387616 4.0601 25.6388 30.1303 30.1878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 670 0.001024 4096 250 2300 9280 2.72051 90.112 104.798 197.673 197.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 890 3.2e-05 2048 235 3300 458240 128.414 56.1609 4352.22 1676.67 6213.66 6213.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1550 0.000128 1024 480 775 128000 11.5402 6.86234 139.215 229.62 387.364 387.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1410 6.4e-05 1024 290 825 271360 24.9805 13.5145 312.425 419.356 770.435 770.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1690 3.2e-05 1024 210 375 582400 46.9511 26.9169 326.329 838.611 1238.96 1239.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 970 0.000128 2048 150 800 134400 18.155 14.3913 294.711 419.497 746.854 746.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 330 0.000512 1024 100 450 3840 5.40381 1.63261 2.99526 58.3046 68.4904 68.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1230 0.000128 2048 200 900 137600 17.8575 14.3565 221.223 417.988 671.538 671.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1110 3.2e-05 2048 50 1475 602240 70.5149 56.0878 1615.66 1676.8 3419.17 3419.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1970 0.001024 512 80 400 18880 0.387616 2.89357 25.7274 29.0537 29.1082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 670 0.001024 4096 250 2300 9120 2.7047 62.3231 104.362 169.434 169.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 890 3.2e-05 2048 235 3300 455680 128.783 56.01 3034.12 1676.89 4896 4896.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1550 0.000128 1024 480 775 126720 11.4506 6.83866 97.3222 229.04 344.779 344.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1410 6.4e-05 1024 290 825 271360 24.9268 13.6867 219.358 419.443 677.571 677.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1690 3.2e-05 1024 210 375 581120 46.9425 26.9496 229.052 838.496 1141.6 1141.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 970 0.000128 2048 150 800 133760 18.0345 14.3278 205.815 418.116 656.399 656.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 330 0.000512 1024 100 450 2560 5.51002 1.64038 1.92262 59.2108 68.4401 68.5691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1230 0.000128 2048 200 900 137856 17.8981 14.4455 385.09 418.538 836.085 836.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1110 3.2e-05 2048 50 1475 602496 70.5187 55.9918 2796.14 1675.89 4598.65 4598.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1970 0.001024 512 80 400 19008 0.38736 5.26746 25.6185 31.3181 31.3743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 670 0.001024 4096 250 2300 9216 2.71949 109.007 104.457 216.227 216.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 890 3.2e-05 2048 235 3300 457728 127.999 55.9452 5266.54 1673.34 7124.02 7124.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1550 0.000128 1024 480 775 127488 11.5037 6.85459 168.451 228.696 415.636 415.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1410 6.4e-05 1024 290 825 270336 24.9946 13.4962 378.805 418.421 835.875 836.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1690 3.2e-05 1024 210 375 582144 46.8068 26.9576 398.714 836.478 1309.12 1309.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 970 0.000128 2048 150 800 134016 18.0901 14.4395 357.856 418.469 808.956 809.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 330 0.000512 1024 100 450 3072 5.46701 1.6384 2.9561 58.3822 68.6 68.7327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1230 0.000128 2048 200 900 137472 17.918 14.3672 256.329 418.726 707.453 707.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1110 3.2e-05 2048 50 1475 602112 70.6112 56.0019 1872.01 1674.69 3673.42 3673.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1970 0.001024 512 80 400 18816 0.3864 3.42794 25.5569 29.4127 29.4687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 670 0.001024 4096 250 2300 9024 2.69946 69.6658 103.928 176.337 176.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 890 3.2e-05 2048 235 3300 454656 127.571 55.7486 3518.75 1664.56 5366.83 5366.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1550 0.000128 1024 480 775 125952 11.5313 6.84442 112.312 228.939 359.756 359.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1410 6.4e-05 1024 290 825 267264 25.0401 13.4485 251.938 416.425 707.013 707.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1690 3.2e-05 1024 210 375 580608 46.9835 26.8657 265.566 836.576 1176.15 1176.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 970 0.000128 2048 150 800 133632 18.0858 14.3341 238.987 418.666 690.179 690.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 330 0.000512 1024 100 450 0 1.56064 0.0056 57.0843 58.7333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1230 0.000128 2048 200 900 138000 18.0318 14.3845 384.8 419.178 836.507 836.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1110 3.2e-05 2048 50 1475 602400 71.0142 56.312 2799.38 1677.31 4604.13 4604.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1970 0.001024 512 80 400 19000 0.387232 5.27974 25.6282 31.3385 31.3961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 670 0.001024 4096 250 2300 9200 2.72173 109.877 105.939 218.584 218.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 890 3.2e-05 2048 235 3300 457600 128.62 56.1891 5273.48 1675.21 7133.7 7133.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1550 0.000128 1024 480 775 128000 11.5709 6.87338 169.122 228.083 415.779 415.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1410 6.4e-05 1024 290 825 270400 25.1737 13.5329 377.781 420.697 837.345 837.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1690 3.2e-05 1024 210 375 582400 47.0434 26.9571 398.836 837.744 1310.74 1310.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 970 0.000128 2048 150 800 134400 18.2057 14.3874 360.229 419.171 812.101 812.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 330 0.000512 1024 100 450 3200 5.47216 1.63226 3.04963 58.4178 68.7269 68.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1230 0.000128 2048 200 900 137600 18.0106 14.3992 259.543 419.086 711.148 711.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1110 3.2e-05 2048 50 1475 602400 70.7507 56.1224 1878.52 1676.17 3681.66 3681.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1970 0.001024 512 80 400 18800 0.385024 3.42819 25.5529 29.4097 29.4653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 670 0.001024 4096 250 2300 9000 2.70099 71.7677 103.864 178.376 178.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 890 3.2e-05 2048 235 3300 454400 128.074 55.8407 3501.51 1665.48 5351.1 5351.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1550 0.000128 1024 480 775 126400 11.5626 6.87443 112.204 230.18 360.946 361.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1410 6.4e-05 1024 290 825 268800 24.9588 13.5023 251.599 416.88 707.096 707.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1690 3.2e-05 1024 210 375 582400 46.9796 26.9354 265.515 837.106 1176.7 1176.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 970 0.000128 2048 150 800 134400 18.2006 14.4238 241.189 419.031 692.946 693.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 330 0.000512 1024 100 450 3200 5.48736 1.6417 2.50675 59.3558 69.1514 69.2827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1230 0.000128 2048 200 900 137984 17.9143 14.3703 373.79 418.996 825.178 825.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1110 3.2e-05 2048 50 1475 602112 70.7572 56.1165 2714.85 1676.74 4518.57 4518.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1970 0.001024 512 80 400 19040 0.387072 4.94042 25.6617 31.0324 31.0907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 670 0.001024 4096 250 2300 9184 2.71517 105.336 104.477 212.573 212.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 890 3.2e-05 2048 235 3300 458752 127.924 55.9765 5132.84 1674.42 6991.35 6991.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1550 0.000128 1024 480 775 127232 11.5463 6.85101 163.887 229.974 412.383 412.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1410 6.4e-05 1024 290 825 270592 25.0081 13.5167 369.791 418.877 827.346 827.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1690 3.2e-05 1024 210 375 580608 47.0257 26.8964 387.372 837.319 1298.77 1298.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 970 0.000128 2048 150 800 133952 18.1131 14.4455 347.742 418.988 799.392 799.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 330 0.000512 1024 100 450 3584 5.31731 1.58515 3.30438 57.3733 67.7351 67.8643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1230 0.000128 2048 200 900 137984 17.8843 14.3558 246.608 418.892 697.843 697.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1110 3.2e-05 2048 50 1475 602112 70.502 56.0918 1783.89 1675.41 3586 3586.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1970 0.001024 512 80 400 18816 0.385888 3.16205 25.5764 29.1678 29.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 670 0.001024 4096 250 2300 8960 2.69312 67.4993 103.783 174.016 174.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 890 3.2e-05 2048 235 3300 458752 127.846 55.9166 3357.4 1673.14 5214.5 5214.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1550 0.000128 1024 480 775 127232 11.5293 6.8519 107.636 230.038 356.184 356.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1410 6.4e-05 1024 290 825 268800 25.1603 13.4951 239.612 418.55 696.973 697.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1690 3.2e-05 1024 210 375 580608 46.9252 26.8677 252.817 838.329 1165.09 1165.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 970 0.000128 2048 150 800 133504 18.0813 14.42 226.683 418.814 678.098 678.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 330 0.000512 1024 100 450 0 1.51453 0.00592 54.7192 56.3179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1230 0.000128 2048 200 900 137760 17.9985 14.4419 362.218 419.447 814.216 814.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1110 3.2e-05 2048 50 1475 601920 70.9375 56.1106 2630.5 1676.49 4434.14 4434.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1970 0.001024 512 80 400 18960 0.388512 4.78682 25.6176 30.8353 30.8904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 670 0.001024 4096 250 2300 9240 2.73056 102.341 104.809 209.924 209.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 890 3.2e-05 2048 235 3300 456960 128.06 56.0851 4942.53 1670.08 6796.96 6797.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1550 0.000128 1024 480 775 126720 11.547 6.86723 157.892 231.085 407.521 407.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1410 6.4e-05 1024 290 825 268800 25.081 13.514 354.34 421.243 814.339 814.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1690 3.2e-05 1024 210 375 581760 47.0763 26.9292 374.289 837.697 1286.15 1286.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 970 0.000128 2048 150 800 134400 18.1519 14.3811 337.264 419.157 789.057 789.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 330 0.000512 1024 100 450 3840 5.42522 1.63226 3.42816 59.4119 70.0503 70.1809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1230 0.000128 2048 200 900 137280 17.9051 14.3739 237.768 417.906 688.061 688.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1110 3.2e-05 2048 50 1475 600960 70.7084 56.045 1741.24 1674.12 3542.23 3542.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1970 0.001024 512 80 400 18720 0.384672 3.20512 25.5259 29.1588 29.2147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 670 0.001024 4096 250 2300 9120 2.71942 65.5014 104.72 172.984 173.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 890 3.2e-05 2048 235 3300 453120 128.876 55.9062 3264.17 1669.13 5118.27 5118.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1550 0.000128 1024 480 775 126720 11.5426 6.85942 105.41 229.028 352.967 353.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1410 6.4e-05 1024 290 825 268800 25.043 13.5035 236.565 417.538 692.803 692.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1690 3.2e-05 1024 210 375 579840 46.8725 26.8457 247.533 834.735 1156.15 1156.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 970 0.000128 2048 150 800 133440 18.0963 14.3525 222.188 422.179 676.917 677.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 330 0.000512 1024 100 450 3840 5.42614 1.64237 2.79162 58.1667 68.1796 68.3101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1230 0.000128 2048 200 900 137728 17.9068 14.3505 346.441 417.912 796.719 796.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1110 3.2e-05 2048 50 1475 602112 70.6874 56.0708 2513.94 1675.57 4316.39 4316.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1970 0.001024 512 80 400 18944 0.387488 4.66048 25.5903 30.6816 30.7384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 670 0.001024 4096 250 2300 9216 2.72384 97.3803 104.626 204.777 204.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 890 3.2e-05 2048 235 3300 454656 128.55 55.9011 4688.2 1670.5 6543.36 6543.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1550 0.000128 1024 480 775 126976 11.505 6.85584 150.685 228.137 397.317 397.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1410 6.4e-05 1024 290 825 270336 24.8828 13.5061 339.213 417.693 795.458 795.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1690 3.2e-05 1024 210 375 581632 47.0052 26.8808 356.803 837.846 1268.7 1268.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 970 0.000128 2048 150 800 133632 18.0872 14.4292 319.714 419.84 772.173 772.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 330 0.000512 1024 100 450 4096 5.47654 1.67197 3.53555 59.0589 69.8999 70.0358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1230 0.000128 2048 200 900 137216 17.9326 14.3676 241.781 418.696 692.889 692.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1110 3.2e-05 2048 50 1475 602112 70.5914 55.9944 1778.89 1677.46 3583.04 3583.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1970 0.001024 512 80 400 18688 0.383232 3.25674 25.5216 29.2054 29.2633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 670 0.001024 4096 250 2300 8960 2.7023 64.7441 104.049 171.539 171.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 890 3.2e-05 2048 235 3300 450560 129.485 56.1184 3305.16 1672.61 5163.57 5163.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1550 0.000128 1024 480 775 126976 11.5343 6.85661 107.344 230.976 356.842 356.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1410 6.4e-05 1024 290 825 270336 24.9084 13.4875 241.09 418.305 697.953 698.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1690 3.2e-05 1024 210 375 577536 47.0609 26.8278 249.742 836.169 1159.96 1160.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 970 0.000128 2048 150 800 133120 18.1103 14.328 224.731 418.615 675.89 675.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 25 330 0.000512 1024 100 450 0 1.56176 0.004192 56.1332 57.7808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1230 0.000128 2048 200 896 137600 18.0009 14.3609 459.634 419.471 911.579 911.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1110 3.2e-05 2048 50 1472 602624 70.8088 56.0563 1843.1 1677.54 3647.62 3647.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1970 0.001024 512 80 416 19104 0.386944 3.33402 25.6617 29.4277 29.4851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 670 0.001024 4096 250 2304 9312 2.72637 71.163 104.826 178.762 178.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 890 3.2e-05 2048 235 3296 458752 128.352 56.0741 3464.25 1676.99 5325.87 5326.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1550 0.000128 1024 480 768 128000 11.5046 6.84218 110.523 230.333 359.339 359.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1410 6.4e-05 1024 290 832 268800 25.2035 13.5098 251.305 419.383 709.565 709.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1690 3.2e-05 1024 210 384 578048 47.7941 26.88 473.833 843.61 1392.29 1392.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 970 0.000128 2048 150 800 134656 18.2012 14.391 415.301 424.631 872.636 872.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 330 0.000512 1024 100 448 4608 5.41747 1.66557 4.37098 60.2554 71.8659 72.0036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1230 0.000128 2048 200 896 137472 18.0571 14.3626 457.855 419.559 909.944 910.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1110 3.2e-05 2048 50 1472 602624 71.0766 56.0087 1607.87 1677.66 3412.73 3412.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1970 0.001024 512 80 416 19072 0.388992 2.19341 25.6656 28.291 28.3443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 670 0.001024 4096 250 2304 9280 2.72618 45.9947 105.051 153.815 153.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 890 3.2e-05 2048 235 3296 458752 128.464 56.0296 2230.3 1677 4091.99 4092.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1550 0.000128 1024 480 768 128000 11.5334 6.84032 83.5317 227.646 329.686 329.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1410 6.4e-05 1024 290 832 268288 25.2289 13.4947 200.028 419.433 658.342 658.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1690 3.2e-05 1024 210 384 577536 47.8278 26.8842 500.531 846.781 1422.7 1422.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 970 0.000128 2048 150 800 134656 18.2383 14.3483 426.934 427.67 887.413 887.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 330 0.000512 1024 100 448 4096 5.46586 1.66829 3.93574 60.9334 72.1574 72.2899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1230 0.000128 2048 200 896 137600 18.0807 14.4467 444.171 419.089 895.9 896.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1110 3.2e-05 2048 50 1472 602560 71.018 56.1316 1877.16 1676.11 3680.53 3680.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1970 0.001024 512 80 416 19080 0.391584 3.4961 25.6354 29.568 29.6249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 670 0.001024 4096 250 2304 9320 2.73203 73.0364 104.81 180.623 180.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 890 3.2e-05 2048 235 3296 459520 128.615 56.182 3548.53 1675.49 5409.01 5409.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1550 0.000128 1024 480 768 128000 11.5646 6.86899 113.004 229.419 360.987 361.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1410 6.4e-05 1024 290 832 268800 25.307 13.6069 256.734 419.056 714.868 714.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1690 3.2e-05 1024 210 384 577920 47.8044 26.9435 451.926 837.733 1364.57 1364.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 970 0.000128 2048 150 800 134720 18.2725 14.3796 406.353 419.074 858.187 858.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 330 0.000512 1024 100 448 3840 5.41158 1.63158 3.88186 59.0051 70.0864 70.2136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1230 0.000128 2048 200 896 137600 18.0356 14.3768 467.935 419.139 919.601 919.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1110 3.2e-05 2048 50 1472 602240 70.846 56.0735 1211.32 1675.15 3013.49 3013.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1970 0.001024 512 80 416 19040 0.389408 2.26918 25.64 28.3414 28.3964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 670 0.001024 4096 250 2304 9280 2.72458 46.7975 104.795 154.36 154.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 890 3.2e-05 2048 235 3296 458240 128.56 56.0713 2287.19 1675.19 4147.21 4147.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1550 0.000128 1024 480 768 128000 11.542 6.96525 72.6995 227.704 319.041 319.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1410 6.4e-05 1024 290 832 268800 25.2189 13.5158 165.566 418.987 623.457 623.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1690 3.2e-05 1024 210 384 577280 47.8626 26.9261 469.137 837.76 1381.84 1381.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 970 0.000128 2048 150 800 134720 18.2012 14.3729 383.752 423.684 840.111 840.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 330 0.000512 1024 100 448 3840 5.40682 1.63075 3.87555 58.553 69.6208 69.7507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1230 0.000128 2048 200 896 137472 17.9451 14.5121 279.429 419.189 731.186 731.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1110 3.2e-05 2048 50 1472 602496 70.7286 56.0855 2035.61 1676.91 3839.44 3839.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1970 0.001024 512 80 416 19056 0.387424 3.84214 25.6414 29.9145 29.9716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 670 0.001024 4096 250 2304 9312 2.72051 79.2478 104.868 186.88 186.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 890 3.2e-05 2048 235 3296 457728 128.308 56.0513 3827.16 1673.6 5685.32 5685.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1550 0.000128 1024 480 768 127488 11.5191 6.8567 121.339 226.775 366.619 366.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1410 6.4e-05 1024 290 832 268032 25.2342 13.5148 274.979 418.654 732.543 732.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1690 3.2e-05 1024 210 384 577536 47.6392 26.9237 491.476 840.217 1406.42 1406.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 970 0.000128 2048 150 800 134592 18.0937 14.3604 262.055 419.316 713.924 714.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 330 0.000512 1024 100 448 3840 5.40448 1.63226 2.64118 51.7635 61.5927 61.7205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1230 0.000128 2048 200 896 137088 17.9219 14.3954 180.619 418.487 631.533 631.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1110 3.2e-05 2048 50 1472 602496 70.5905 56.0026 1303.54 1675.5 3105.75 3105.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1970 0.001024 512 80 416 19008 0.38544 2.48774 25.6341 28.5517 28.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 670 0.001024 4096 250 2304 9216 2.71824 50.5126 104.533 157.808 157.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 890 3.2e-05 2048 235 3296 457728 128.075 56.0538 2449.53 1673.07 4306.92 4307.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1550 0.000128 1024 480 768 127488 11.5204 6.85024 78.9989 226.5 323.998 324.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1410 6.4e-05 1024 290 832 267264 25.1831 13.4952 178.359 420.131 637.329 637.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1690 3.2e-05 1024 210 384 576000 47.543 26.8612 451.222 836.318 1362.11 1362.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 970 0.000128 2048 150 800 134400 18.0878 14.3346 412.543 418.42 863.492 863.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 330 0.000512 1024 100 448 3072 5.46998 1.63264 3.4729 58.5109 69.2457 69.3755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1230 0.000128 2048 200 896 137536 18.0062 14.3711 278.479 419.444 730.408 730.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1110 3.2e-05 2048 50 1472 602336 70.8767 56.1711 2002.52 1677.16 3806.84 3806.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1970 0.001024 512 80 416 19040 0.391168 3.67619 25.6389 29.749 29.8031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 670 0.001024 4096 250 2304 9296 2.72589 77.7708 104.866 185.406 185.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 890 3.2e-05 2048 235 3296 456960 128.701 56.1862 3753.54 1674.37 5612.98 5613.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1550 0.000128 1024 480 768 127680 11.5447 7.01088 120.653 230.142 369.481 369.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1410 6.4e-05 1024 290 832 267904 25.277 13.5213 273.092 418.726 730.771 730.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1690 3.2e-05 1024 210 384 577920 47.5456 26.9742 290.823 843.207 1208.71 1208.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 970 0.000128 2048 150 800 134624 18.1888 14.4241 256.901 419.369 708.981 709.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 330 0.000512 1024 100 448 4480 5.37718 1.63994 2.93475 58.57 68.6749 68.8067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1230 0.000128 2048 200 896 137088 17.9537 14.4888 179.54 418.95 631.042 631.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1110 3.2e-05 2048 50 1472 602112 70.7622 56.0598 1284.36 1676.54 3087.84 3087.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1970 0.001024 512 80 416 18928 0.385504 2.40845 25.5992 28.4366 28.4938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 670 0.001024 4096 250 2304 9184 2.71565 49.4612 104.551 156.772 156.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 890 3.2e-05 2048 235 3296 455168 129.052 56.1128 2396.53 1674.19 4256.09 4256.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1550 0.000128 1024 480 768 127232 11.5423 6.85459 77.392 229.55 325.468 325.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1410 6.4e-05 1024 290 832 267008 25.2573 13.5121 174.757 418.751 632.435 632.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1690 3.2e-05 1024 210 384 577024 47.7179 26.8984 429.452 837.286 1341.52 1341.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 970 0.000128 2048 150 800 134400 18.0932 14.3564 167.813 419.06 619.428 619.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 330 0.000512 1024 100 448 3584 5.31898 1.588 2.02074 57.2462 66.3289 66.4556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1230 0.000128 2048 200 896 137088 18.0686 14.3815 435.659 419.042 887.263 887.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1110 3.2e-05 2048 50 1472 601440 70.9252 56.3186 1055.51 1675.98 2858.84 2858.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1970 0.001024 512 80 416 18816 0.385024 2.00499 25.5595 27.991 28.0463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 670 0.001024 4096 250 2304 9072 2.70899 40.3334 104.239 147.324 147.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 890 3.2e-05 2048 235 3296 456960 128.665 56.0516 1973.61 1674.14 3832.66 3832.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1550 0.000128 1024 480 768 127680 11.5631 6.8608 64.3789 229.905 312.835 312.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1410 6.4e-05 1024 290 832 266112 25.3629 13.6008 143.739 418.773 601.638 601.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1690 3.2e-05 1024 210 384 575232 47.9006 26.926 429.408 837.146 1341.54 1341.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 970 0.000128 2048 150 800 134400 18.2017 14.3729 394.457 419.047 846.181 846.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 330 0.000512 1024 100 448 2688 5.42003 1.58592 3.08394 57.5168 67.7656 67.8871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1230 0.000128 2048 200 896 137472 17.9658 14.3592 282.09 419.136 733.663 733.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1110 3.2e-05 2048 50 1472 602624 70.6811 56.1551 2040.49 1675.94 3843.38 3843.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1970 0.001024 512 80 416 19072 0.386592 3.60858 25.6507 29.6888 29.7456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 670 0.001024 4096 250 2304 9280 2.72474 78.3203 104.712 185.803 185.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 890 3.2e-05 2048 235 3296 458752 128.373 55.9715 3775.76 1676.1 5636.41 5636.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1550 0.000128 1024 480 768 128000 11.5173 6.85123 122.728 228.693 369.917 370.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1410 6.4e-05 1024 290 832 268288 25.1917 13.5037 277.769 419.001 735.624 735.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1690 3.2e-05 1024 210 384 577536 47.4142 26.8821 296.466 837.858 1208.78 1208.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 970 0.000128 2048 150 800 134656 18.1387 14.3482 261.735 419.105 713.431 713.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 330 0.000512 1024 100 448 4096 5.46758 1.66707 2.90618 58.8818 69.0806 69.2139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1230 0.000128 2048 200 896 136704 17.9224 14.4211 191.18 418.02 641.65 641.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1110 3.2e-05 2048 50 1472 602112 70.6685 56.1163 1373.38 1675.8 3176.07 3176.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1970 0.001024 512 80 416 18944 0.386688 2.36134 25.6144 28.4054 28.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 670 0.001024 4096 250 2304 9216 2.72086 52.9162 104.739 160.419 160.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 890 3.2e-05 2048 235 3296 454656 128.562 55.9305 2475.24 1670.35 4330.27 4330.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1550 0.000128 1024 480 768 126976 11.504 6.86051 81.9501 230.032 330.477 330.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1410 6.4e-05 1024 290 832 266240 25.2165 13.4862 186.613 417.868 643.342 643.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1690 3.2e-05 1024 210 384 577536 47.3565 26.8862 203.6 837.985 1115.99 1116.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 970 0.000128 2048 150 800 134144 18.0627 14.3365 179.294 418.025 629.816 629.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 330 0.000512 1024 100 448 4096 5.47891 1.67322 2.32573 60.032 69.6632 69.8005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1230 0.000128 2048 200 896 136704 17.9769 14.4403 160.082 419.118 611.727 611.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1110 3.2e-05 2048 50 1472 602112 70.6886 56.1537 1142.17 1676.24 2945.35 2945.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1970 0.001024 512 80 416 18816 0.386592 1.94941 25.5739 27.9527 28.0117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 670 0.001024 4096 250 2304 9024 2.70941 43.0449 104.114 149.913 149.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 890 3.2e-05 2048 235 3296 454656 127.563 55.638 2061.88 1666.6 3911.87 3912.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1550 0.000128 1024 480 768 125952 11.5321 6.89357 67.9308 229.21 315.695 315.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1410 6.4e-05 1024 290 832 264192 25.2383 13.4428 153.507 416.751 609.098 609.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1690 3.2e-05 1024 210 384 574464 47.8839 26.8648 396.145 840.522 1311.58 1311.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 970 0.000128 2048 150 800 134400 18.1599 14.3347 362.137 419.046 813.784 813.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 32 330 0.000512 1024 100 448 0 1.56058 0.004768 56.5759 58.2223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1230 0.000128 2048 200 896 137376 18.0053 14.3735 401.203 419.413 853.103 853.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1110 3.2e-05 2048 50 1472 602208 70.8448 56.126 2884.23 1677.08 4688.39 4688.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1970 0.001024 512 80 416 19008 0.388864 5.54598 25.6288 31.6058 31.6625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 670 0.001024 4096 250 2304 9288 2.72768 112.527 104.911 220.207 220.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 890 3.2e-05 2048 235 3296 458496 128.511 56.0985 5421.19 1676.34 7282.34 7282.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1550 0.000128 1024 480 768 127872 11.5622 7.14717 173.612 227.072 419.524 419.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1410 6.4e-05 1024 290 832 268416 25.2665 13.5629 393.409 422.61 855.009 855.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1690 3.2e-05 1024 210 384 577152 47.5436 26.9476 415.556 838.342 1328.55 1328.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 970 0.000128 2048 150 800 134496 18.178 14.4156 367.925 419.391 820.014 820.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 330 0.000512 1024 100 448 3456 5.39069 1.61456 3.49363 57.9396 68.5933 68.7309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1230 0.000128 2048 200 896 137088 17.9925 14.3811 249.909 419.601 701.994 702.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1110 3.2e-05 2048 50 1472 601920 70.6731 56.0497 1813 1676.47 3616.29 3616.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1970 0.001024 512 80 416 18864 0.387072 3.57584 25.5772 29.583 29.6386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 670 0.001024 4096 250 2304 9216 2.72157 71.1741 104.917 178.856 178.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 890 3.2e-05 2048 235 3296 456192 127.994 55.8817 3444.7 1670.38 5299.14 5299.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1550 0.000128 1024 480 768 126720 11.511 6.85446 110.236 227.799 356.528 356.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1410 6.4e-05 1024 290 832 267264 25.1482 14.4342 251.501 417.852 709.094 709.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1690 3.2e-05 1024 210 384 576000 47.5094 26.9087 262.586 838.413 1175.58 1175.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 970 0.000128 2048 150 800 134208 18.1441 14.5836 231.06 419.793 683.681 683.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 330 0.000512 1024 100 448 2304 5.32208 1.56064 2.04998 56.1535 65.2409 65.3725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1230 0.000128 2048 200 896 136512 17.9975 14.3953 205.372 417.909 655.783 655.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1110 3.2e-05 2048 50 1472 602208 70.7777 56.2852 1498.21 1676.28 3301.65 3301.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1970 0.001024 512 80 416 18792 0.384704 2.92502 25.5687 28.9211 28.9758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 670 0.001024 4096 250 2304 9072 2.71386 57.2355 104.44 164.434 164.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 890 3.2e-05 2048 235 3296 456192 128.252 55.9906 2840.46 1669.26 4694.16 4694.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1550 0.000128 1024 480 768 126144 11.5761 6.88128 91.7695 228.811 339.168 339.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1410 6.4e-05 1024 290 832 266112 25.2881 13.5105 207.868 417.56 664.387 664.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1690 3.2e-05 1024 210 384 573696 47.5399 26.8718 216.985 846.789 1138.34 1138.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 970 0.000128 2048 150 800 133920 18.1225 14.42 190.622 417.832 641.099 641.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 330 0.000512 1024 100 448 3456 5.41808 1.61254 2.504 57.6257 67.3193 67.4529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1230 0.000128 2048 200 896 137600 17.9724 14.4527 372.664 419.608 824.81 824.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1110 3.2e-05 2048 50 1472 602240 70.7448 56.1046 2688.01 1677.01 4491.99 4492.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1970 0.001024 512 80 416 19040 0.389664 5.33299 25.6471 31.4154 31.4735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 670 0.001024 4096 250 2304 9280 2.72384 106.076 104.917 213.761 213.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 890 3.2e-05 2048 235 3296 458240 128.309 56.1174 5068.54 1677.1 6930.27 6930.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1550 0.000128 1024 480 768 128000 11.5277 6.86154 163.408 229.376 411.303 411.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1410 6.4e-05 1024 290 832 268800 25.2083 13.5259 369.442 419.459 827.797 827.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1690 3.2e-05 1024 210 384 577280 47.4241 26.9249 389.097 838.617 1302.23 1302.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 970 0.000128 2048 150 800 134720 18.1301 14.4157 344.527 419.536 796.712 796.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 330 0.000512 1024 100 448 3840 5.40963 1.63226 3.66282 58.3863 69.2433 69.3768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1230 0.000128 2048 200 896 136960 17.8773 14.3892 251.255 417.999 701.635 701.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1110 3.2e-05 2048 50 1472 602240 70.5175 56.0042 1808.89 1676.84 3612.37 3612.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1970 0.001024 512 80 416 18880 0.38464 3.39763 25.598 29.4244 29.4789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 670 0.001024 4096 250 2304 9120 2.70566 69.8532 104.462 177.065 177.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 890 3.2e-05 2048 235 3296 455680 128.801 56.007 3375.62 1677.56 5238.18 5238.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1550 0.000128 1024 480 768 126720 11.4525 6.83613 107.833 228.798 355.048 355.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1410 6.4e-05 1024 290 832 268800 25.1493 13.4979 246.404 422.99 708.206 708.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1690 3.2e-05 1024 210 384 576000 47.4258 26.9287 259.013 838.598 1172.12 1172.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 970 0.000128 2048 150 800 133760 18.0191 14.3764 230.337 417.931 680.765 680.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 330 0.000512 1024 100 448 2560 5.50944 1.6423 2.17728 58.166 67.6503 67.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1230 0.000128 2048 200 896 136320 17.9472 14.3677 207.805 417.983 658.212 658.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1110 3.2e-05 2048 50 1472 600960 70.703 56.0143 1509.7 1674.37 3310.89 3311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1970 0.001024 512 80 416 18720 0.384768 2.86102 25.645 28.9334 28.9894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 670 0.001024 4096 250 2304 9120 2.71878 58.7022 104.825 166.288 166.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 890 3.2e-05 2048 235 3296 453120 128.913 55.9828 2818.06 1669.26 4672.42 4672.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1550 0.000128 1024 480 768 126720 11.5264 6.86406 90.9674 228.987 338.474 338.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1410 6.4e-05 1024 290 832 264960 25.2889 13.5385 205.294 417.607 661.885 662.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1690 3.2e-05 1024 210 384 572160 47.5729 26.8431 215.759 846.733 1137.06 1137.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 970 0.000128 2048 150 800 133440 18.0985 14.3503 191.703 417.908 642.16 642.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 330 0.000512 1024 100 448 3840 5.42966 1.64509 2.72794 58.1653 68.1171 68.2482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1230 0.000128 2048 200 896 137088 17.9364 14.5071 353.218 418.625 804.398 804.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1110 3.2e-05 2048 50 1472 602496 70.5834 56.0167 2557.39 1676.25 4360.34 4360.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1970 0.001024 512 80 416 19008 0.388896 4.7752 25.6283 30.8356 30.8911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 670 0.001024 4096 250 2304 9216 2.72227 98.8565 104.57 206.193 206.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 890 3.2e-05 2048 235 3296 457728 127.993 55.9288 4801.5 1673.77 6659.38 6659.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1550 0.000128 1024 480 768 127488 11.4919 6.85158 154.11 229.699 402.281 402.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1410 6.4e-05 1024 290 832 267264 25.1917 13.489 349.789 418.444 807.069 807.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1690 3.2e-05 1024 210 384 576000 47.383 26.8748 369.459 836.572 1280.45 1280.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 970 0.000128 2048 150 800 134400 18.0588 14.3336 325.944 418.55 776.99 777.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 330 0.000512 1024 100 448 3072 5.47136 1.63779 2.91184 58.29 68.4638 68.5941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1230 0.000128 2048 200 896 136704 17.9724 14.3684 227.907 418.804 679.169 679.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1110 3.2e-05 2048 50 1472 602112 70.6383 56.0624 1652.99 1674.96 3454.76 3454.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1970 0.001024 512 80 416 18816 0.38752 3.15597 25.562 29.1508 29.2052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 670 0.001024 4096 250 2304 9024 2.70374 62.4824 104.035 169.267 169.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 890 3.2e-05 2048 235 3296 454656 127.558 55.687 3108.66 1665.36 4957.46 4957.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1550 0.000128 1024 480 768 125952 11.5241 6.84403 100.262 228.823 347.587 347.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1410 6.4e-05 1024 290 832 264192 25.2356 13.4473 225.97 416.442 681.259 681.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1690 3.2e-05 1024 210 384 574464 47.5432 26.8636 238.92 836.653 1150.15 1150.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 970 0.000128 2048 150 800 134400 18.0846 14.3395 211.085 418.729 662.344 662.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 330 0.000512 1024 100 448 0 1.56058 0.006144 56.0411 57.6887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1230 0.000128 2048 200 896 135936 17.9742 14.3534 199.428 418.433 650.306 650.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1110 3.2e-05 2048 50 1472 601344 70.5411 56.0865 1439.54 1676.85 3243.13 3243.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1970 0.001024 512 80 416 18720 0.386912 2.69626 25.577 28.7027 28.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 670 0.001024 4096 250 2304 8928 2.70333 54.1195 104.135 161.001 161.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 890 3.2e-05 2048 235 3296 451584 127.109 55.3596 2668.57 1658.35 4509.59 4509.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1550 0.000128 1024 480 768 124416 11.5011 6.83418 85.368 225.196 329.022 329.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1410 6.4e-05 1024 290 832 262656 25.1197 13.3689 194.228 414.917 647.791 647.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1690 3.2e-05 1024 210 384 571392 47.5531 26.8247 206.691 835.534 1116.77 1116.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 970 0.000128 2048 150 800 133632 18.0738 14.3327 183.855 422.269 638.637 638.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 330 0.000512 1024 100 448 0 1.5625 0.004096 56.1753 57.8234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1230 0.000128 2048 200 896 137200 18.0773 14.39 348.998 419.166 800.742 800.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1110 3.2e-05 2048 50 1472 602400 71.035 56.1562 2513.86 1677.27 4318.44 4318.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1970 0.001024 512 80 416 19000 0.38912 4.85952 25.6396 30.9321 30.9903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 670 0.001024 4096 250 2304 9200 2.71917 97.4013 104.58 204.746 204.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 890 3.2e-05 2048 235 3296 457600 128.666 56.1769 4710.67 1675.17 6570.88 6571.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1550 0.000128 1024 480 768 127200 11.6074 6.87085 151.066 230.05 399.726 399.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1410 6.4e-05 1024 290 832 267200 25.3243 13.5332 342.266 418.987 800.27 800.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1690 3.2e-05 1024 210 384 577600 47.587 26.9565 363.292 837.67 1275.66 1275.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 970 0.000128 2048 150 800 134400 18.2016 14.4371 320.322 419.113 772.179 772.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 330 0.000512 1024 100 448 3200 5.4751 1.63408 3.04621 58.3276 68.6412 68.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1230 0.000128 2048 200 896 136800 18.0684 14.5259 239.635 419.163 691.504 691.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1110 3.2e-05 2048 50 1472 602400 70.7507 56.1763 1746.1 1676.42 3549.55 3549.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1970 0.001024 512 80 416 18800 0.385024 3.27309 25.5596 29.2631 29.3205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 670 0.001024 4096 250 2304 9000 2.69939 65.272 103.975 171.992 172.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 890 3.2e-05 2048 235 3296 454400 128.062 55.7998 3272.67 1665.73 5122.46 5122.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1550 0.000128 1024 480 768 126400 11.5679 6.85936 105.2 224.943 348.7 348.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1410 6.4e-05 1024 290 832 265600 25.2667 13.4924 239.112 416.757 694.785 694.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1690 3.2e-05 1024 210 384 576000 47.5968 26.9306 251.423 837.34 1163.46 1163.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 970 0.000128 2048 150 800 134400 18.2029 14.3699 222.18 419.087 673.942 674.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 330 0.000512 1024 100 448 3200 5.48605 1.64061 2.63427 58.3167 68.2355 68.3691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1230 0.000128 2048 200 896 135600 17.9898 14.3751 198.877 416.141 647.494 647.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1110 3.2e-05 2048 50 1472 601200 70.9593 56.1333 1447.53 1674.27 3249 3249.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1970 0.001024 512 80 416 18600 0.385024 2.67219 25.4937 28.5927 28.6484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 670 0.001024 4096 250 2304 9000 2.71366 55.0764 104.488 162.323 162.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 890 3.2e-05 2048 235 3296 451200 130.15 56.1981 2697.25 1674.32 4558.1 4558.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1550 0.000128 1024 480 768 124800 11.4646 6.83827 86.7425 225.919 331.092 331.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1410 6.4e-05 1024 290 832 264000 25.5944 13.5993 197.647 418.901 655.901 656.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1690 3.2e-05 1024 210 384 576000 47.6766 26.9604 211.456 837.242 1123.49 1123.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 970 0.000128 2048 150 800 133200 18.1654 14.3844 185.164 416.06 633.874 633.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1230 0.000128 2048 200 896 137088 17.957 14.5039 336.652 418.991 788.217 788.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1110 3.2e-05 2048 50 1472 602112 70.7057 56.2446 2454.8 1676.74 4258.6 4258.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1970 0.001024 512 80 416 18928 0.38816 4.67155 25.6022 30.7042 30.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 670 0.001024 4096 250 2304 9184 2.7136 95.5349 104.564 202.857 202.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 890 3.2e-05 2048 235 3296 455168 128.899 56.1247 4590.75 1674.39 6450.36 6450.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1550 0.000128 1024 480 768 127232 11.5376 6.85875 148.144 229.908 396.575 396.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1410 6.4e-05 1024 290 832 267008 25.2364 13.5098 334.184 418.794 791.883 792.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1690 3.2e-05 1024 210 384 577024 47.4353 26.8962 353.306 837.374 1265.17 1265.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 970 0.000128 2048 150 800 134400 18.0918 14.3483 314.326 418.936 765.801 765.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 330 0.000512 1024 100 448 3584 5.31696 1.58685 3.27168 57.533 67.8666 67.9993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1230 0.000128 2048 200 896 137088 17.9295 14.3418 234.124 418.891 685.398 685.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1110 3.2e-05 2048 50 1472 602112 70.5219 56.0083 1703.42 1675.63 3505.69 3505.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1970 0.001024 512 80 416 18816 0.387072 3.24813 25.5875 29.2649 29.3212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 670 0.001024 4096 250 2304 8960 2.70131 62.8264 103.867 169.435 169.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 890 3.2e-05 2048 235 3296 451584 129.41 55.9306 3185.44 1673.15 5044.12 5044.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1550 0.000128 1024 480 768 127232 11.5297 6.84534 103.798 228.719 351.018 351.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1410 6.4e-05 1024 290 832 265216 25.345 13.4924 233.021 418.542 690.556 690.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1690 3.2e-05 1024 210 384 577024 47.3041 26.8677 245.675 836.726 1156.72 1156.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 970 0.000128 2048 150 800 134400 18.0549 14.3503 217.361 418.826 668.693 668.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 330 0.000512 1024 100 448 0 1.51283 0.0056 54.7234 56.3212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1230 0.000128 2048 200 896 137088 17.984 14.3857 194.63 419.593 646.702 646.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1110 3.2e-05 2048 50 1472 600768 70.7468 56.1459 1397.31 1674.92 3199.23 3199.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1970 0.001024 512 80 416 18480 0.382016 2.60902 25.4473 28.4821 28.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 670 0.001024 4096 250 2304 8736 2.68493 51.9903 103.363 158.081 158.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 890 3.2e-05 2048 235 3296 451584 129.708 56.1541 2608.76 1674.97 4469.78 4469.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1550 0.000128 1024 480 768 126336 11.5966 7.46022 84.8409 232.265 336.294 336.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1410 6.4e-05 1024 290 832 263424 25.5155 13.5114 190.657 419.102 648.941 649.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1690 3.2e-05 1024 210 384 575232 47.5348 26.9312 203.185 837.779 1115.59 1115.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 970 0.000128 2048 150 800 134400 18.1424 14.3858 179.75 419.586 631.962 632.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 330 0.000512 1024 100 448 0 1.59539 0.005024 57.3815 59.0626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1230 0.000128 2048 200 896 137280 18.0051 14.381 330.475 419.271 782.243 782.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1110 3.2e-05 2048 50 1472 601920 70.8979 56.2739 2392.5 1676.67 4196.45 4196.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1970 0.001024 512 80 416 18960 0.386816 4.65229 25.63 30.7112 30.7707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 670 0.001024 4096 250 2304 9240 2.72589 94.3832 104.911 202.062 202.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 890 3.2e-05 2048 235 3296 456960 128.022 56.1012 4497.1 1670.44 6351.88 6352.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1550 0.000128 1024 480 768 126720 11.5485 6.86368 142.28 227.755 388.578 388.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1410 6.4e-05 1024 290 832 266880 25.2585 13.5124 326.148 417.841 782.925 783.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1690 3.2e-05 1024 210 384 576000 47.6401 26.9315 343.64 837.864 1256.24 1256.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 970 0.000128 2048 150 800 134400 18.1629 14.3584 306.973 419.258 758.859 758.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 330 0.000512 1024 100 448 3840 5.42675 1.63021 3.4543 58.4753 69.1421 69.2782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1230 0.000128 2048 200 896 136320 17.9537 14.3995 236.66 418.254 687.374 687.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1110 3.2e-05 2048 50 1472 600960 70.706 56.1889 1711.95 1675.51 3514.46 3514.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1970 0.001024 512 80 416 18720 0.385024 3.10218 25.546 29.0723 29.1283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 670 0.001024 4096 250 2304 9120 2.71974 66.4905 104.901 174.155 174.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 890 3.2e-05 2048 235 3296 453120 128.899 55.9718 3191.24 1671.11 5047.42 5047.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1550 0.000128 1024 480 768 126720 11.5377 6.87184 103.254 227.936 349.728 349.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1410 6.4e-05 1024 290 832 264960 25.3038 13.4999 233.075 417.887 689.924 690.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1690 3.2e-05 1024 210 384 572160 47.5871 26.8411 245.749 835.381 1155.72 1155.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 970 0.000128 2048 150 800 133440 18.1071 14.3587 217.671 418.191 668.429 668.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 330 0.000512 1024 100 448 3840 5.43328 1.6425 3.00938 58.2041 68.4428 68.5749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1230 0.000128 2048 200 896 136800 18.0194 14.4404 195.129 418.579 646.278 646.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1110 3.2e-05 2048 50 1472 600480 70.8946 56.3835 1411.89 1674.72 3213.99 3214.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1970 0.001024 512 80 416 18720 0.386656 2.59686 25.6287 28.6552 28.7099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 670 0.001024 4096 250 2304 9000 2.71974 54.2758 104.899 161.937 161.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 890 3.2e-05 2048 235 3296 449280 129.923 56.107 2631.04 1671.94 4489.21 4489.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1550 0.000128 1024 480 768 126720 11.5811 6.8649 86.196 230.235 335.009 335.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1410 6.4e-05 1024 290 832 264960 25.3749 13.5195 194.343 418.058 651.453 651.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1690 3.2e-05 1024 210 384 570240 47.8677 26.8861 204.642 840.263 1119.82 1119.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 970 0.000128 2048 150 800 133920 18.1743 14.373 182.67 418.509 633.828 633.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 330 0.000512 1024 100 448 0 1.46227 0.004512 53.4705 55.0196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1230 0.000128 2048 200 896 136704 17.9371 14.5019 332.614 417.865 783.034 783.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1110 3.2e-05 2048 50 1472 602112 70.6683 56.0024 2414.33 1675.19 4216.3 4216.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1970 0.001024 512 80 416 18944 0.387552 4.49562 25.6088 30.5356 30.5906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 670 0.001024 4096 250 2304 9216 2.72179 94.1867 104.702 201.654 201.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 890 3.2e-05 2048 235 3296 454656 128.53 55.9206 4501.38 1671.5 6357.53 6357.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1550 0.000128 1024 480 768 126976 11.5196 6.84451 145.116 233.186 396.799 396.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1410 6.4e-05 1024 290 832 266240 25.2272 13.4902 328.044 417.644 784.562 784.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1690 3.2e-05 1024 210 384 577536 47.3842 26.882 349.384 837.692 1261.51 1261.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 970 0.000128 2048 150 800 134144 18.0679 14.3712 307.958 417.796 758.301 758.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 330 0.000512 1024 100 448 4096 5.48166 1.67318 3.6071 58.956 69.8744 70.0068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1230 0.000128 2048 200 896 136192 17.9809 14.3517 225.415 418.361 676.218 676.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1110 3.2e-05 2048 50 1472 602112 70.5282 56.0268 1631.72 1676.1 3434.48 3434.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1970 0.001024 512 80 416 18688 0.383776 2.96701 25.5253 28.9191 28.9758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 670 0.001024 4096 250 2304 8960 2.70336 62.208 104.05 169.007 169.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 890 3.2e-05 2048 235 3296 450560 129.442 55.8567 3027.35 1670.72 4883.58 4883.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1550 0.000128 1024 480 768 126976 11.5255 6.84845 99.3402 228.209 346.055 346.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1410 6.4e-05 1024 290 832 266240 25.2285 13.5602 223.706 417.965 680.627 680.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1690 3.2e-05 1024 210 384 573440 47.4687 27.2593 234.615 839.566 1149.07 1149.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 970 0.000128 2048 150 800 134144 18.0848 14.328 208.009 418.288 658.813 658.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 32 330 0.000512 1024 100 448 0 1.56461 0.005376 56.0947 57.7452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1230 0.000128 2048 200 896 135168 17.9934 14.5032 201.214 417.336 651.154 651.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1110 3.2e-05 2048 50 1472 600576 70.6524 55.935 1474.7 1673.72 3275.11 3275.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1970 0.001024 512 80 416 18432 0.380928 2.72227 25.4381 28.5834 28.6404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 670 0.001024 4096 250 2304 8832 2.70131 54.3085 104.054 161.106 161.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 890 3.2e-05 2048 235 3296 442368 128.325 55.1655 2697.75 1649.05 4530.48 4530.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1550 0.000128 1024 480 768 122880 11.4849 6.82003 86.59 225.081 330.107 330.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1410 6.4e-05 1024 290 832 258048 25.2929 13.3622 195.861 412.647 647.317 647.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1690 3.2e-05 1024 210 384 571392 47.3145 26.7516 210.211 832.939 1117.38 1117.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 970 0.000128 2048 150 800 133632 18.0739 14.3361 187.388 417.261 637.16 637.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 330 0.000512 1024 100 448 0 1.56822 0.004704 56.1867 57.8393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1230 0.000128 2048 200 920 137216 18.0034 14.3961 480.411 419.13 932.059 932.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1110 3.2e-05 2048 50 1480 602112 70.7493 56.0089 1875.7 1676.21 3678.78 3678.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1970 0.001024 512 80 400 19104 0.3872 3.33933 25.648 29.4158 29.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 670 0.001024 4096 250 2320 9248 2.7257 72.5811 104.775 180.127 180.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 890 3.2e-05 2048 235 3320 458752 128.398 56.0255 3530.15 1675.56 5390.33 5390.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1550 0.000128 1024 480 760 125952 11.5952 6.83741 110.806 231.604 360.973 361.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1410 6.4e-05 1024 290 840 268288 25.2006 13.9399 256.433 419.117 714.851 714.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1690 3.2e-05 1024 210 400 578048 47.7918 26.8816 500.685 837.951 1413.48 1413.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 970 0.000128 2048 150 800 134656 18.189 14.5408 424.544 419.329 876.709 876.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 330 0.000512 1024 100 440 2048 5.60582 1.66304 2.08355 60.0865 69.5932 69.7299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1230 0.000128 2048 200 920 137216 18.0447 14.5654 477.248 419.504 929.471 929.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1110 3.2e-05 2048 50 1480 602112 70.9068 56.0906 1638.48 1677.65 3443.23 3443.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1970 0.001024 512 80 400 19072 0.388768 2.15805 25.6565 28.2462 28.3037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 670 0.001024 4096 250 2320 9216 2.72774 46.602 104.849 154.223 154.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 890 3.2e-05 2048 235 3320 458752 128.394 55.9678 2280.37 1676.81 4141.72 4141.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1550 0.000128 1024 480 760 125952 11.6006 6.82806 71.7032 231.805 322.064 322.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1410 6.4e-05 1024 290 840 268288 25.2032 13.5004 165.547 419.446 623.853 623.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1690 3.2e-05 1024 210 400 577536 47.792 27.0661 531.199 838.484 1444.7 1444.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 970 0.000128 2048 150 800 134656 18.2148 14.3872 417.384 424.257 874.343 874.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 330 0.000512 1024 100 440 2048 5.60886 1.66925 2.10854 61.4964 71.0389 71.1661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1230 0.000128 2048 200 920 137120 18.0465 14.4026 302.34 419.392 754.283 754.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1110 3.2e-05 2048 50 1480 602080 70.8169 56.1681 2131.16 1677.32 3935.57 3935.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1970 0.001024 512 80 400 19080 0.38752 3.82429 25.6412 29.8973 29.9565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 670 0.001024 4096 250 2320 9240 2.7271 83.1533 105.549 191.472 191.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 890 3.2e-05 2048 235 3320 458240 128.681 56.0902 4024.19 1676.53 5885.68 5885.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1550 0.000128 1024 480 760 125760 11.6574 6.86099 126.273 232.887 377.807 377.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1410 6.4e-05 1024 290 840 268160 25.2894 13.5241 288.966 419.277 747.208 747.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1690 3.2e-05 1024 210 400 577920 47.7468 26.9435 521.594 838.339 1434.78 1434.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 970 0.000128 2048 150 800 134720 18.242 14.4486 454.938 419.357 907.085 907.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 330 0.000512 1024 100 440 1920 5.57066 1.63226 2.24496 58.7411 68.3381 68.4697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1230 0.000128 2048 200 920 136960 18.0388 14.3718 479.929 419.19 931.638 931.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1110 3.2e-05 2048 50 1480 601600 70.6942 56.0409 1351.88 1675.42 3154.14 3154.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1970 0.001024 512 80 400 19040 0.3872 2.43958 25.6333 28.505 28.5635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 670 0.001024 4096 250 2320 9200 2.7249 53.0032 104.761 160.532 160.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 890 3.2e-05 2048 235 3320 458240 128.341 56.1871 2550.53 1675.45 4410.7 4410.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1550 0.000128 1024 480 760 125440 11.6486 6.86192 80.9903 231.371 331.004 331.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1410 6.4e-05 1024 290 840 267520 25.2402 14.9257 185.999 419.037 645.359 645.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1690 3.2e-05 1024 210 400 577280 47.7264 26.9111 536.543 837.87 1449.21 1449.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 970 0.000128 2048 150 800 134720 18.1747 14.3524 424.767 419.122 876.516 876.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 330 0.000512 1024 100 440 1280 5.59322 1.63226 1.78576 59.541 68.7087 68.8359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1230 0.000128 2048 200 920 136800 18.0946 14.3772 549.066 419.267 1000.92 1001.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1110 3.2e-05 2048 50 1480 601440 70.8861 56.1448 1108.03 1676.67 2911.84 2911.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1970 0.001024 512 80 400 18960 0.38864 2.08685 25.6208 28.1364 28.1998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 670 0.001024 4096 250 2320 9120 2.72557 42.8869 104.649 150.304 150.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 890 3.2e-05 2048 235 3320 453120 129.088 56.0303 2062.91 1670.29 3918.51 3918.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1550 0.000128 1024 480 760 124800 11.6202 6.84518 65.9987 229.944 314.537 314.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1410 6.4e-05 1024 290 840 266880 25.2523 13.5094 152.737 417.774 609.43 609.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1690 3.2e-05 1024 210 400 576000 47.9547 26.9332 532.374 837.838 1445.26 1445.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 970 0.000128 2048 150 800 134400 18.2153 14.4321 473.651 419.261 925.658 925.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 330 0.000512 1024 100 440 1920 5.57344 1.63062 2.22682 59.1825 68.7707 68.9061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1230 0.000128 2048 200 920 137088 17.9822 14.3706 275.926 418.999 727.386 727.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1110 3.2e-05 2048 50 1480 601920 70.808 56.0845 1962.14 1675.89 3765.02 3765.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1970 0.001024 512 80 400 19104 0.387072 3.47846 25.6512 29.559 29.6161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 670 0.001024 4096 250 2320 9216 2.72723 76.0771 104.751 183.599 183.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 890 3.2e-05 2048 235 3320 457728 128.332 56.0086 3704.13 1672.91 5561.58 5561.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1550 0.000128 1024 480 760 125568 11.606 6.8608 116.258 229.181 364.036 364.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1410 6.4e-05 1024 290 840 267264 25.2307 13.8445 267.623 418.498 725.355 725.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1690 3.2e-05 1024 210 400 577536 47.4267 26.9148 296.104 842.249 1212.85 1212.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 970 0.000128 2048 150 800 134592 18.1023 14.3568 252.504 419.011 704.075 704.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 330 0.000512 1024 100 440 1536 5.57869 1.63098 1.52621 58.2911 67.1841 67.3138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1230 0.000128 2048 200 920 136704 17.9457 14.4179 181.202 418.91 632.58 632.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1110 3.2e-05 2048 50 1480 601728 70.6095 56.0456 1281.86 1677.19 3085.81 3085.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1970 0.001024 512 80 400 19008 0.388992 2.33894 25.6286 28.4009 28.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 670 0.001024 4096 250 2320 9120 2.71379 49.984 104.503 157.244 157.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 890 3.2e-05 2048 235 3320 457728 128.023 55.979 2413.08 1674.15 4271.41 4271.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1550 0.000128 1024 480 760 125184 11.6211 6.9343 76.0635 232.236 326.984 327.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1410 6.4e-05 1024 290 840 267264 25.1836 13.4915 175.107 418.727 632.657 632.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1690 3.2e-05 1024 210 400 576000 47.6514 26.8636 429.613 837.16 1341.44 1341.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 970 0.000128 2048 150 800 134400 18.1212 14.3749 372.735 418.85 824.183 824.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 330 0.000512 1024 100 440 1536 5.57674 1.63443 1.8785 59.7105 68.9558 69.0857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1230 0.000128 2048 200 920 137088 18.0326 14.3684 422.313 419.262 874.091 874.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1110 3.2e-05 2048 50 1480 601344 70.6959 56.058 1056.05 1675.13 2858.04 2858.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1970 0.001024 512 80 400 19008 0.397152 1.95242 25.6553 28.049 28.1068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 670 0.001024 4096 250 2320 9072 2.71318 40.2 104.431 147.387 147.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 890 3.2e-05 2048 235 3320 456192 127.995 55.9304 1980.7 1669.16 3833.98 3834.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1550 0.000128 1024 480 760 124416 11.602 6.8608 62.688 228.768 310.046 310.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1410 6.4e-05 1024 290 840 264960 25.2963 13.4936 144.537 417.481 600.965 601.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1690 3.2e-05 1024 210 400 576000 47.8384 27.087 425.93 837.845 1338.86 1338.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 970 0.000128 2048 150 800 134208 18.2065 14.4427 373.196 420.343 826.288 826.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 12 40 330 0.000512 1024 100 440 0 1.55357 0.004096 55.5191 57.1567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1230 0.000128 2048 200 920 137088 18.0315 14.3747 398.598 419.396 850.507 850.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1110 3.2e-05 2048 50 1480 601888 70.8281 56.1562 2807.73 1677.19 4612 4612.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1970 0.001024 512 80 400 19096 0.387168 5.308 25.6604 31.3972 31.4517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 670 0.001024 4096 250 2320 9240 2.73203 108.644 104.937 216.354 216.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 890 3.2e-05 2048 235 3320 456960 128.59 56.1311 5277.88 1674.05 7136.85 7136.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1550 0.000128 1024 480 760 125440 11.6556 6.86269 167.986 230.827 417.461 417.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1410 6.4e-05 1024 290 840 267904 25.2857 13.5213 389.785 418.67 847.42 847.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1690 3.2e-05 1024 210 400 577920 47.5352 26.9535 428.597 840.578 1343.82 1343.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 970 0.000128 2048 150 800 134624 18.185 14.396 362.889 419.396 814.97 815.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 330 0.000512 1024 100 440 1792 5.59658 1.6425 2.15926 59.6536 69.2069 69.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1230 0.000128 2048 200 920 136640 17.9876 14.3905 249.934 418.993 701.418 701.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1110 3.2e-05 2048 50 1480 601664 70.6452 56.1295 1763.99 1676.72 3567.59 3567.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1970 0.001024 512 80 400 19040 0.38896 3.18259 25.8899 29.5048 29.5599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 670 0.001024 4096 250 2320 9184 2.72208 68.6995 104.952 176.418 176.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 890 3.2e-05 2048 235 3320 455168 128.896 55.98 3301.54 1674.35 5160.97 5161.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1550 0.000128 1024 480 760 125440 11.6149 7.07395 105.022 231.958 355.802 355.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1410 6.4e-05 1024 290 840 267008 25.2365 13.5129 242.856 418.843 700.612 700.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1690 3.2e-05 1024 210 400 577024 47.401 26.8984 265.331 837.41 1177.21 1177.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 970 0.000128 2048 150 800 134400 18.0715 14.3518 225.307 418.982 676.818 676.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 40 330 0.000512 1024 100 440 0 1.58378 0.004096 56.9975 58.6717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1230 0.000128 2048 200 920 136416 18.0587 14.4339 203.789 418.744 655.135 655.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1110 3.2e-05 2048 50 1480 601440 70.8419 56.2033 1436.77 1674.84 3238.76 3238.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1970 0.001024 512 80 400 18984 0.395264 2.6503 25.6511 28.7403 28.7978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 670 0.001024 4096 250 2320 9072 2.71654 54.5716 104.549 161.881 161.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 890 3.2e-05 2048 235 3320 456960 128.548 56.1475 2696.26 1673.63 4554.78 4554.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1550 0.000128 1024 480 760 124992 11.6771 6.86019 85.6585 228.725 333.05 333.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1410 6.4e-05 1024 290 840 266112 25.3692 13.5352 197.975 421.769 658.808 658.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1690 3.2e-05 1024 210 400 575232 47.6731 26.9292 627.715 836.629 1539.11 1539.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 970 0.000128 2048 150 800 134400 18.147 14.4113 556.191 418.841 1007.69 1007.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 40 330 0.000512 1024 100 440 0 1.58749 0.00464 57.2999 58.9746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1230 0.000128 2048 200 920 137216 17.9924 14.465 371.703 419.215 823.489 823.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1110 3.2e-05 2048 50 1480 602112 70.6675 56.0053 2616.07 1676.3 4419.15 4419.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1970 0.001024 512 80 400 19072 0.387808 4.76355 25.6415 30.8359 30.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 670 0.001024 4096 250 2320 9216 2.72794 100.954 104.777 208.503 208.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 890 3.2e-05 2048 235 3320 458752 128.213 56.0909 4898.25 1677.39 6760.15 6760.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1550 0.000128 1024 480 760 125952 11.5881 6.85914 156.752 230.275 405.607 405.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1410 6.4e-05 1024 290 840 268288 25.1996 13.498 363.05 419.173 821.084 821.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1690 3.2e-05 1024 210 400 577536 47.3646 26.8856 394.541 837.98 1306.94 1307.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 970 0.000128 2048 150 800 134656 18.1358 14.3564 334.036 419.209 785.843 785.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 330 0.000512 1024 100 440 2048 5.6063 1.67034 2.30963 59.0684 68.8126 68.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1230 0.000128 2048 200 920 136704 17.928 14.3547 236.233 418.304 686.93 687.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1110 3.2e-05 2048 50 1480 601600 70.5953 56.0395 1665.64 1676.92 3469.31 3469.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1970 0.001024 512 80 400 18944 0.387072 2.92973 25.6067 28.9648 29.0209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 670 0.001024 4096 250 2320 9088 2.71171 63.6846 104.505 170.945 171.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 890 3.2e-05 2048 235 3320 454656 128.562 55.9944 3059.79 1672.27 4916.82 4916.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1550 0.000128 1024 480 760 124928 11.6032 6.85242 99.5004 229.212 347.301 347.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1410 6.4e-05 1024 290 840 266240 25.2255 13.8595 229.835 418.081 687.157 687.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1690 3.2e-05 1024 210 400 577536 47.3382 26.8845 252.557 838.674 1165.62 1165.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 970 0.000128 2048 150 800 134144 18.0587 14.336 213.581 418.226 664.302 664.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 330 0.000512 1024 100 440 2048 5.61581 1.67517 1.86093 58.7355 68.0437 68.1786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1230 0.000128 2048 200 920 136704 17.9646 14.3773 192.211 419.161 643.827 643.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1110 3.2e-05 2048 50 1480 601344 70.6179 55.9733 1351.96 1676.41 3155.07 3155.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1970 0.001024 512 80 400 18816 0.391168 2.37389 25.5697 28.3754 28.4323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 670 0.001024 4096 250 2320 9024 2.71014 51.6566 104.501 158.911 158.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 890 3.2e-05 2048 235 3320 454656 127.534 55.6564 2500.2 1666.14 4349.72 4349.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1550 0.000128 1024 480 760 124416 11.5699 6.88333 80.4631 230.05 329.09 329.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1410 6.4e-05 1024 290 840 264192 25.226 13.4437 183.91 416.799 639.537 639.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1690 3.2e-05 1024 210 400 574464 47.5812 26.8719 204.489 837.33 1116.43 1116.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 970 0.000128 2048 150 800 134400 18.083 14.3403 174.106 423.189 629.819 629.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 40 330 0.000512 1024 100 440 0 1.55994 0.004352 56.3583 58.0052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1230 0.000128 2048 200 920 137088 18.0286 14.4837 377.879 419.055 829.558 829.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1110 3.2e-05 2048 50 1480 601920 70.8954 56.0894 2678.21 1675.8 4481.11 4481.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1970 0.001024 512 80 400 19080 0.387072 4.83741 25.6509 30.9167 30.9742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 670 0.001024 4096 250 2320 9216 2.72778 104.135 104.821 211.728 211.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 890 3.2e-05 2048 235 3320 458496 128.48 56.1125 5052.96 1674.99 6912.74 6912.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1550 0.000128 1024 480 760 125568 11.6545 6.9695 159.758 229.068 407.578 407.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1410 6.4e-05 1024 290 840 267264 25.2984 13.535 367.939 418.919 825.854 825.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1690 3.2e-05 1024 210 400 577152 47.539 26.9455 401.499 844.861 1321 1321.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 970 0.000128 2048 150 800 134496 18.1764 14.3688 340.761 418.981 792.39 792.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 330 0.000512 1024 100 440 1152 5.57094 1.60768 1.66755 57.8237 66.8247 66.9623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1230 0.000128 2048 200 920 137088 17.9934 14.3923 247.049 419.59 699.129 699.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1110 3.2e-05 2048 50 1480 601344 70.636 56.2217 1737.55 1676.48 3541 3541.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1970 0.001024 512 80 400 19008 0.387072 3.13296 25.666 29.2273 29.2839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 670 0.001024 4096 250 2320 9072 2.7136 66.6723 104.522 173.949 174.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 890 3.2e-05 2048 235 3320 456192 127.975 55.9581 3253.43 1670.35 5107.89 5108.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1550 0.000128 1024 480 760 124416 11.6053 6.85757 102.519 227.879 348.988 349.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1410 6.4e-05 1024 290 840 264960 25.2747 13.5822 236.265 417.866 693.144 693.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1690 3.2e-05 1024 210 400 576000 47.4896 26.9151 259.397 838.439 1172.4 1172.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 970 0.000128 2048 150 800 134208 18.154 14.3605 221.115 423.797 677.532 677.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 40 330 0.000512 1024 100 440 0 1.55238 0.0056 57.1589 58.7992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1230 0.000128 2048 200 920 136512 17.9979 14.4927 216.841 417.746 667.187 667.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1110 3.2e-05 2048 50 1480 601344 70.8526 56.2278 1530.15 1675.43 3332.77 3332.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1970 0.001024 512 80 400 18792 0.391168 2.68918 25.553 28.6764 28.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 670 0.001024 4096 250 2320 9072 2.71658 58.6669 104.781 166.208 166.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 890 3.2e-05 2048 235 3320 456192 128.303 56.0185 2873.57 1669.16 4727.24 4727.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1550 0.000128 1024 480 760 124416 11.6677 6.86694 90.4861 228.854 338.003 338.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1410 6.4e-05 1024 290 840 266112 25.2867 13.5144 209.656 420.577 669.194 669.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1690 3.2e-05 1024 210 400 573696 47.5318 26.874 227.653 834.451 1136.67 1136.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 970 0.000128 2048 150 800 133920 18.1234 14.3689 194.995 417.673 645.265 645.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 40 330 0.000512 1024 100 440 0 1.61382 0.004704 57.5579 59.2561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1230 0.000128 2048 200 920 135936 17.9737 14.4289 191.198 418.439 642.145 642.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1110 3.2e-05 2048 50 1480 601344 70.5079 56.0263 1358.49 1676.85 3161.98 3162.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1970 0.001024 512 80 400 18720 0.38448 2.47338 25.5653 28.4663 28.5225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 670 0.001024 4096 250 2320 8928 2.71098 51.9843 104.52 159.257 159.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 890 3.2e-05 2048 235 3320 451584 127.168 55.3783 2547.74 1658.35 4388.82 4388.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1550 0.000128 1024 480 760 122112 11.5892 6.86502 79.8451 228.27 326.696 326.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1410 6.4e-05 1024 290 840 262656 25.1372 13.3714 185.564 414.92 639.152 639.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1690 3.2e-05 1024 210 400 571392 47.5825 26.8086 203.835 835.432 1113.81 1113.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 970 0.000128 2048 150 800 133632 18.078 14.3202 174.454 422.45 629.404 629.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 330 0.000512 1024 100 440 0 1.56298 0.004768 56.451 58.1006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1230 0.000128 2048 200 920 136960 18.0104 14.3742 355.539 419.263 807.294 807.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1110 3.2e-05 2048 50 1480 601600 70.7197 56.073 2508.32 1675.65 4310.87 4310.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1970 0.001024 512 80 400 19040 0.387616 4.60083 25.6307 30.6627 30.7184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 670 0.001024 4096 250 2320 9200 2.73002 97.8733 104.776 205.424 205.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 890 3.2e-05 2048 235 3320 458240 128.331 56.0636 4715.63 1675.88 6576.11 6576.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1550 0.000128 1024 480 760 125440 11.6249 6.86669 148.924 232.504 400.051 400.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1410 6.4e-05 1024 290 840 267520 25.2444 13.5107 343.517 419.101 801.529 801.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1690 3.2e-05 1024 210 400 577280 47.4178 26.9921 374.058 838.226 1286.85 1286.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 970 0.000128 2048 150 800 134720 18.1283 14.399 319.816 419.194 771.638 771.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 330 0.000512 1024 100 440 1280 5.60077 1.63226 1.76726 58.3458 67.4989 67.6324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1230 0.000128 2048 200 920 136320 17.889 14.3516 238.406 418.042 688.794 688.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1110 3.2e-05 2048 50 1480 601600 70.5209 56.1854 1701.23 1677 3505.04 3505.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1970 0.001024 512 80 400 18880 0.382976 3.13616 25.5897 29.1516 29.2072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 670 0.001024 4096 250 2320 9120 2.72074 65.411 104.847 173.025 173.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 890 3.2e-05 2048 235 3320 455680 128.788 55.9897 3205.72 1677.13 5067.82 5067.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1550 0.000128 1024 480 760 124160 11.5424 6.83664 101.262 230.996 350.769 350.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1410 6.4e-05 1024 290 840 266240 25.3048 13.506 234.489 419.494 692.953 693.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1690 3.2e-05 1024 210 400 576000 47.393 26.8861 253.153 838.714 1166.3 1166.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 970 0.000128 2048 150 800 133760 18.0261 14.5753 214.993 417.969 665.661 665.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 40 330 0.000512 1024 100 440 0 1.63872 0.004096 58.0468 59.7725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1230 0.000128 2048 200 920 136320 17.9436 14.404 200.67 417.806 650.933 651.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1110 3.2e-05 2048 50 1480 600960 70.693 56.0351 1426.35 1673.68 3226.87 3226.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1970 0.001024 512 80 400 18720 0.391168 2.6104 25.5209 28.5673 28.6228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 670 0.001024 4096 250 2320 8880 2.69664 53.8911 103.875 160.508 160.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 890 3.2e-05 2048 235 3320 453120 128.884 55.9654 2675.96 1669.25 4530.26 4530.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1550 0.000128 1024 480 760 124800 11.6187 6.85962 85.5387 227.752 331.898 331.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1410 6.4e-05 1024 290 840 264960 25.2935 13.4985 196.539 417.443 652.936 653.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1690 3.2e-05 1024 210 400 572160 47.5813 26.8506 212.433 837.888 1124.92 1125.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 970 0.000128 2048 150 800 133440 18.0976 14.3483 180.311 417.739 630.598 630.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 330 0.000512 1024 100 440 0 1.64627 0.004448 58.0977 59.8294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1230 0.000128 2048 200 920 135680 17.8958 14.3507 194.61 416.358 643.326 643.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1110 3.2e-05 2048 50 1480 601600 70.572 56.0032 1403.63 1675.83 3206.14 3206.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1970 0.001024 512 80 400 18560 0.382304 2.53338 25.4648 28.4233 28.4776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 670 0.001024 4096 250 2320 8960 2.71974 53.7461 104.748 161.256 161.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 890 3.2e-05 2048 235 3320 450560 129.771 55.9864 2627.84 1675.96 4489.76 4489.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1550 0.000128 1024 480 760 122880 11.4872 6.81712 82.8628 226.2 327.495 327.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1410 6.4e-05 1024 290 840 261120 25.1501 13.3236 190.018 412.45 641.103 641.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1690 3.2e-05 1024 210 400 573440 47.6651 26.8882 208.64 838.017 1121.37 1121.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 970 0.000128 2048 150 800 133120 18.0312 14.3275 180.726 416.287 629.479 629.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1230 0.000128 2048 200 920 136704 17.9645 14.4292 333.75 418.561 784.815 784.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1110 3.2e-05 2048 50 1480 601728 70.5519 56.0459 2365.76 1675.92 4168.38 4168.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1970 0.001024 512 80 400 19008 0.387712 4.44387 25.6249 30.4991 30.5547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 670 0.001024 4096 250 2320 9120 2.71648 92.1967 104.417 199.373 199.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 890 3.2e-05 2048 235 3320 457728 128.079 55.9907 4469.2 1687.3 6340.77 6340.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1550 0.000128 1024 480 760 125184 11.5978 6.84886 139.193 232.374 390.143 390.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1410 6.4e-05 1024 290 840 267264 25.1883 13.5537 320.518 418.385 777.803 777.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1690 3.2e-05 1024 210 400 576000 47.3646 26.863 350.009 836.453 1260.85 1260.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 970 0.000128 2048 150 800 134400 18.0708 14.3892 301.384 418.571 752.516 752.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 330 0.000512 1024 100 440 1536 5.57741 1.63328 1.97581 58.2775 67.6194 67.7541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1230 0.000128 2048 200 920 136704 17.9688 14.3667 237.728 419.155 689.329 689.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1110 3.2e-05 2048 50 1480 601344 70.5999 56.0192 1681.7 1676.4 3484.83 3484.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1970 0.001024 512 80 400 18816 0.38384 3.03894 25.5677 29.0337 29.0909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 670 0.001024 4096 250 2320 9024 2.7103 64.0965 104.503 171.356 171.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 890 3.2e-05 2048 235 3320 454656 127.559 55.6489 3156.26 1666.13 5005.8 5005.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1550 0.000128 1024 480 760 124416 11.5669 6.84851 100.049 227.945 346.539 346.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1410 6.4e-05 1024 290 840 264192 25.237 13.4451 229.46 416.849 685.156 685.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1690 3.2e-05 1024 210 400 574464 47.5459 26.8675 250.301 837.386 1162.26 1162.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 970 0.000128 2048 150 800 134400 18.0816 14.3365 215.212 419.145 666.876 666.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 40 330 0.000512 1024 100 440 0 1.55853 0.00432 56.1982 57.8412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1230 0.000128 2048 200 920 135936 17.9707 14.3482 194.749 418.042 645.219 645.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1110 3.2e-05 2048 50 1480 601344 70.5229 56.0806 1384.73 1675.3 3186.75 3186.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1970 0.001024 512 80 400 18720 0.39488 2.53277 25.5577 28.5271 28.5839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 670 0.001024 4096 250 2320 8928 2.71091 52.7761 104.42 159.95 160.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 890 3.2e-05 2048 235 3320 451584 127.129 55.3334 2583.09 1656.8 4422.55 4422.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1550 0.000128 1024 480 760 122112 11.5732 6.8369 81.0916 226.975 326.602 326.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1410 6.4e-05 1024 290 840 262656 25.1319 13.3673 188.487 414.528 641.675 641.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1690 3.2e-05 1024 210 400 571392 47.5692 26.81 206.755 834.718 1116.01 1116.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 970 0.000128 2048 150 800 133632 18.0828 14.3278 177.286 417.978 627.779 627.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 330 0.000512 1024 100 440 0 1.5633 0.006144 56.4141 58.0649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1230 0.000128 2048 200 920 135168 17.9936 14.4094 184.536 417.246 634.295 634.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1110 3.2e-05 2048 50 1480 600576 70.6925 55.928 1300.85 1673.4 3100.97 3101.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1970 0.001024 512 80 400 18432 0.37904 2.42992 25.4282 28.2814 28.3402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 670 0.001024 4096 250 2320 8832 2.712 49.3589 104.412 156.529 156.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 890 3.2e-05 2048 235 3320 442368 128.4 55.1355 2365.55 1648.73 4198.02 4198.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1550 0.000128 1024 480 760 122880 11.484 6.82205 76.73 224.069 319.238 319.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1410 6.4e-05 1024 290 840 258048 25.3081 13.3241 173.357 412.564 624.717 624.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1690 3.2e-05 1024 210 400 571392 47.3513 26.7396 193.813 832.667 1100.74 1100.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 970 0.000128 2048 150 800 133632 18.0774 14.3258 166.844 417.184 616.532 616.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 330 0.000512 1024 100 440 0 1.5719 0.005248 56.4489 58.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1230 0.000128 2048 200 920 136800 18.095 14.4056 346.368 418.829 797.811 797.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1110 3.2e-05 2048 50 1480 602000 71.0594 56.2007 2464.08 1676.09 4267.54 4267.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1970 0.001024 512 80 400 19000 0.387584 4.34131 25.6203 30.393 30.4538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 670 0.001024 4096 250 2320 9200 2.73363 95.7235 104.87 203.373 203.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 890 3.2e-05 2048 235 3320 457600 128.681 56.152 4627.8 1673.85 6486.69 6486.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1550 0.000128 1024 480 760 125600 11.6788 6.96307 146.247 229.896 394.918 395.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1410 6.4e-05 1024 290 840 267200 25.3281 13.5332 337.424 418.884 795.335 795.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1690 3.2e-05 1024 210 400 577600 47.5945 26.964 367.776 837.185 1279.69 1279.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 970 0.000128 2048 150 800 134400 18.2265 14.4031 313.581 418.875 765.189 765.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 330 0.000512 1024 100 440 1600 5.59789 1.63635 2.06179 58.3269 67.7772 67.9157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1230 0.000128 2048 200 920 136800 18.0672 14.4303 237.744 419.389 689.745 689.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1110 3.2e-05 2048 50 1480 601600 70.814 56.1377 1669.12 1677.32 3473.5 3473.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1970 0.001024 512 80 400 18800 0.384704 2.95117 25.5642 28.9417 28.9972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 670 0.001024 4096 250 2320 9000 2.70973 63.8444 104.405 171.003 171.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 890 3.2e-05 2048 235 3320 454400 128.09 55.8507 3120.97 1666.71 4971.82 4971.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1550 0.000128 1024 480 760 124800 11.6172 6.85942 99.7201 230.255 348.58 348.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1410 6.4e-05 1024 290 840 265600 25.2523 13.4885 228.524 416.929 684.349 684.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1690 3.2e-05 1024 210 400 576000 47.604 27.0524 248.656 841.235 1164.7 1164.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 970 0.000128 2048 150 800 134400 18.1792 14.4031 212.606 419.314 664.6 664.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 330 0.000512 1024 100 440 0 1.64045 0.005856 58.2084 59.9357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1230 0.000128 2048 200 920 135600 17.9947 14.4036 202.51 416.488 651.506 651.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1110 3.2e-05 2048 50 1480 601200 70.9784 56.1867 1446.29 1675.67 3249.24 3249.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1970 0.001024 512 80 400 18600 0.386752 2.73866 25.4932 28.6609 28.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 670 0.001024 4096 250 2320 9000 2.72365 55.3204 104.956 163.043 163.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 890 3.2e-05 2048 235 3320 451200 130.18 56.1269 2703.94 1675.72 4566.16 4566.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1550 0.000128 1024 480 760 122400 11.5549 6.8424 85.0018 229.318 332.846 332.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1410 6.4e-05 1024 290 840 264000 25.6149 13.5338 197.401 419.254 655.962 656.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1690 3.2e-05 1024 210 400 576000 47.6499 26.9541 215.754 838.031 1128.55 1128.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 970 0.000128 2048 150 800 133200 18.1653 14.3443 182.465 416.416 631.493 631.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1230 0.000128 2048 200 920 136000 17.9452 14.3765 187.636 417.875 637.939 638.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1110 3.2e-05 2048 50 1480 600000 70.7261 56.1193 1325.1 1676.11 3128.16 3128.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1970 0.001024 512 80 400 18400 0.379904 2.36099 25.4294 28.2113 28.2687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 670 0.001024 4096 250 2320 8800 2.70912 50.0122 104.428 157.191 157.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 890 3.2e-05 2048 235 3320 448000 127.166 55.2018 2455.56 1650.39 4288.51 4288.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1550 0.000128 1024 480 760 121600 11.5545 6.82413 77.2512 226.397 322.16 322.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1410 6.4e-05 1024 290 840 262400 25.0281 13.337 180.664 412.998 632.181 632.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1690 3.2e-05 1024 210 400 569600 47.5751 26.7899 198.039 833.869 1106.43 1106.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 970 0.000128 2048 150 800 132800 18.0966 14.4036 169.19 417.819 619.607 619.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1230 0.000128 2048 200 912 138112 17.9405 14.4015 510.676 419.454 962.584 962.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1110 3.2e-05 2048 50 1488 601600 70.6291 56.0456 2044.79 1677.65 3849.23 3849.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1970 0.001024 512 80 432 19072 0.388416 3.96288 25.6587 30.0537 30.1105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 670 0.001024 4096 250 2304 9312 2.7233 78.7781 104.818 186.363 186.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 890 3.2e-05 2048 235 3312 459776 127.961 56.0713 3811.24 1676.88 5672.34 5672.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1550 0.000128 1024 480 768 125952 11.5755 6.83354 120.174 231.287 369.999 370.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1410 6.4e-05 1024 290 864 267776 25.1869 13.4979 286.389 419.509 744.74 744.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1690 3.2e-05 1024 210 384 574976 47.8332 26.8795 499.398 838.585 1412.86 1412.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 970 0.000128 2048 150 816 133888 18.1652 14.3358 467.064 419.587 919.257 919.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 330 0.000512 1024 100 432 1536 5.6416 1.66502 1.75011 52.4426 61.6497 61.7847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1230 0.000128 2048 200 912 137984 17.9863 14.3884 508.06 419.549 960.101 960.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1110 3.2e-05 2048 50 1488 601600 70.6569 55.9985 1312.59 1677.62 3116.98 3117.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1970 0.001024 512 80 432 19008 0.38704 2.58096 25.6329 28.6439 28.7027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 670 0.001024 4096 250 2304 9280 2.73347 50.9158 104.882 158.575 158.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 890 3.2e-05 2048 235 3312 458752 128.162 55.9544 2440 1676.98 4301.29 4301.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1550 0.000128 1024 480 768 125952 11.5887 6.85674 78.634 231.152 328.361 328.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1410 6.4e-05 1024 290 864 267264 25.2292 13.497 184.837 419.488 643.21 643.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1690 3.2e-05 1024 210 384 574464 47.9148 26.8803 531.019 838.575 1444.55 1444.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 970 0.000128 2048 150 816 133888 18.1809 14.3401 456.846 419.566 909.036 909.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 330 0.000512 1024 100 432 1024 5.69261 1.66832 1.30474 60.8894 69.7077 69.8388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1230 0.000128 2048 200 912 137856 17.9402 14.3544 509.296 418.952 960.655 960.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1110 3.2e-05 2048 50 1488 601344 70.6602 56.0655 1625.55 1677.35 3429.74 3429.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1970 0.001024 512 80 432 19008 0.392032 2.13366 25.6651 28.2338 28.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 670 0.001024 4096 250 2304 9216 2.71974 41.7162 104.654 149.134 149.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 890 3.2e-05 2048 235 3312 457728 128.015 56.0072 2019.51 1674.36 3878.08 3878.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1550 0.000128 1024 480 768 125184 11.6245 6.82803 105.883 230.533 354.999 355.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1410 6.4e-05 1024 290 864 267264 25.2093 15.5955 207.384 418.784 667.13 667.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1690 3.2e-05 1024 210 384 572928 47.9395 26.8586 531.855 837.244 1444.06 1444.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 970 0.000128 2048 150 816 133632 18.1448 14.3421 481.751 419.175 933.515 933.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 8 48 330 0.000512 1024 100 432 0 1.6343 0.022528 60.1333 61.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1230 0.000128 2048 200 912 138080 18.0156 14.3886 272.725 419.405 724.648 724.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1110 3.2e-05 2048 50 1488 601600 70.9065 56.256 1975.16 1677.58 3780.02 3780.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1970 0.001024 512 80 432 19080 0.390112 3.75398 25.6595 29.8468 29.9049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 670 0.001024 4096 250 2304 9320 2.72832 76.0229 104.885 183.68 183.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 890 3.2e-05 2048 235 3312 459520 128.452 56.0882 3705.78 1676.6 5567.13 5567.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1550 0.000128 1024 480 768 126080 11.6509 6.8608 117.439 228.286 364.368 364.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1410 6.4e-05 1024 290 864 267520 25.3157 13.5291 275.882 419.43 734.318 734.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1690 3.2e-05 1024 210 384 574720 48.2365 26.9478 457.842 838.351 1371.55 1371.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 970 0.000128 2048 150 816 133920 18.2643 14.4056 413.902 422.793 869.471 869.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 330 0.000512 1024 100 432 1280 5.60714 1.63232 1.53546 58.8316 67.7583 67.8953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1230 0.000128 2048 200 912 137920 18.0068 14.3764 423.697 419.545 875.735 875.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1110 3.2e-05 2048 50 1488 601280 70.6973 56.1064 1291.99 1676.82 3095.72 3095.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1970 0.001024 512 80 432 19040 0.387072 2.48666 25.6589 28.5763 28.6331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 670 0.001024 4096 250 2304 9280 2.72589 49.959 104.897 157.623 157.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 890 3.2e-05 2048 235 3312 458240 128.363 56.1684 2411.83 1676.86 4273.41 4273.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1550 0.000128 1024 480 768 126080 11.5959 6.86717 77.1441 230.187 325.926 326.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1410 6.4e-05 1024 290 864 267520 25.2277 13.5162 180.866 419.396 639.165 639.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1690 3.2e-05 1024 210 384 574720 48.0613 26.9153 464.96 838.514 1378.61 1378.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 970 0.000128 2048 150 816 133760 18.1812 14.3954 388.601 419.474 840.752 840.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 330 0.000512 1024 100 432 1280 5.59101 1.63024 1.61018 58.5909 67.5708 67.6951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1230 0.000128 2048 200 912 137760 18.0595 14.3749 471.315 419.224 923.08 923.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1110 3.2e-05 2048 50 1488 600960 70.9146 56.1582 1058.78 1676.48 2862.44 2862.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1970 0.001024 512 80 432 18960 0.39264 2.0521 25.6378 28.1237 28.1792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 670 0.001024 4096 250 2304 9240 2.72781 41.1177 104.898 148.786 148.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 890 3.2e-05 2048 235 3312 456960 128.096 56.0228 1972.62 1670.07 3827 3827.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1550 0.000128 1024 480 768 124800 11.6201 6.8608 63.2119 228.57 310.392 310.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1410 6.4e-05 1024 290 864 264960 25.3517 14.428 148.203 418.546 606.682 606.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1690 3.2e-05 1024 210 384 574080 48.3101 26.9312 462.304 837.689 1375.4 1375.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 970 0.000128 2048 150 816 133440 18.2724 14.3595 385.722 419.246 837.702 837.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 48 330 0.000512 1024 100 432 0 1.63226 0.004128 51.8232 53.5424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1230 0.000128 2048 200 912 138048 17.9228 14.4432 380.546 418.833 831.857 831.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1110 3.2e-05 2048 50 1488 601536 70.6746 56.0722 2751.22 1675.27 4553.34 4553.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1970 0.001024 512 80 432 19056 0.387072 5.51872 25.6451 31.5924 31.6475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 670 0.001024 4096 250 2304 9312 2.72765 105.488 104.786 213.044 213.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 890 3.2e-05 2048 235 3312 457728 128.174 56.001 5138.05 1673.85 6996.27 6996.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1550 0.000128 1024 480 768 125568 11.6022 6.85875 164.966 229.139 412.693 412.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1410 6.4e-05 1024 290 864 267264 25.2435 13.5142 390.663 418.275 847.857 847.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1690 3.2e-05 1024 210 384 574464 47.7138 26.9138 395.508 837.366 1307.66 1307.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 970 0.000128 2048 150 816 133824 18.092 14.3518 358.069 423.407 814.022 814.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 330 0.000512 1024 100 432 768 5.6311 1.63226 1.38806 59.7388 68.543 68.6711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1230 0.000128 2048 200 912 137856 17.8974 14.386 238.139 418.951 689.484 689.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1110 3.2e-05 2048 50 1488 601344 70.5359 56.0191 1729.52 1677.37 3533.56 3533.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1970 0.001024 512 80 432 19008 0.388128 3.42128 25.6529 29.5028 29.5602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 670 0.001024 4096 250 2304 9216 2.70966 65.9022 104.651 173.309 173.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 890 3.2e-05 2048 235 3312 457728 128.027 55.9963 3224.38 1675.17 5083.77 5083.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1550 0.000128 1024 480 768 125184 11.6026 6.892 102.972 228.435 350.026 350.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1410 6.4e-05 1024 290 864 267264 25.1841 13.5087 243.721 418.831 701.407 701.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1690 3.2e-05 1024 210 384 572928 47.6816 26.8668 550.132 837.356 1462.2 1462.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 970 0.000128 2048 150 816 133632 18.0941 14.4609 511.029 419.01 962.694 962.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 48 330 0.000512 1024 100 432 0 1.63626 0.004288 58.3373 60.0592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1230 0.000128 2048 200 912 137664 17.9466 14.3732 192.696 419.208 644.335 644.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1110 3.2e-05 2048 50 1488 600768 70.6898 56.0456 1394.81 1674.9 3196.56 3196.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1970 0.001024 512 80 432 18864 0.387072 2.79462 25.5761 28.7993 28.8563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 670 0.001024 4096 250 2304 9216 2.71974 53.4474 104.809 161.02 161.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 890 3.2e-05 2048 235 3312 456192 127.969 55.9187 2601.41 1668.85 4454.34 4454.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1550 0.000128 1024 480 768 124416 11.6178 6.85466 83.4986 226.242 328.346 328.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1410 6.4e-05 1024 290 864 264960 25.2747 13.5853 196.427 417.423 652.865 652.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1690 3.2e-05 1024 210 384 573696 47.7583 26.9211 568.983 837.55 1481.38 1481.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 970 0.000128 2048 150 816 133632 18.1292 14.3666 531.291 419.187 983.081 983.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1230 0.000128 2048 200 912 137472 17.9342 14.3503 546.972 419.207 998.571 998.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1110 3.2e-05 2048 50 1488 600576 70.74 56.0005 1184.95 1676.72 2988.51 2988.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1970 0.001024 512 80 432 18816 0.387072 2.32112 25.5836 28.3344 28.3894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 670 0.001024 4096 250 2304 9024 2.70768 44.6116 104.138 151.5 151.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 890 3.2e-05 2048 235 3312 454656 127.604 55.681 2196.54 1666.35 4046.37 4046.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1550 0.000128 1024 480 768 124416 11.5817 6.8431 70.6569 228.674 317.883 317.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1410 6.4e-05 1024 290 864 264192 25.2509 13.45 166.007 416.836 621.707 621.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1690 3.2e-05 1024 210 384 571392 47.8304 26.8739 591.958 837.62 1504.44 1504.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 970 0.000128 2048 150 816 133632 18.115 14.3548 493.474 419.194 945.243 945.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1230 0.000128 2048 200 912 137984 17.9934 14.3831 352.364 418.943 803.798 803.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1110 3.2e-05 2048 50 1488 601440 70.818 56.1698 2547.59 1675.17 4349.86 4349.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1970 0.001024 512 80 432 19040 0.388864 5.15277 25.6348 31.2207 31.2752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 670 0.001024 4096 250 2304 9296 2.72592 97.7326 104.738 205.241 205.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 890 3.2e-05 2048 235 3312 458752 128.128 56.0873 4758.56 1672.27 6615.25 6615.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1550 0.000128 1024 480 768 125888 11.6165 6.8608 153.093 229.149 400.846 400.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1410 6.4e-05 1024 290 864 267008 25.317 13.5282 361.222 418.275 818.503 818.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1690 3.2e-05 1024 210 384 574336 47.8348 26.9571 366.5 837.572 1279.02 1279.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 970 0.000128 2048 150 816 133728 18.1819 14.3728 328.651 418.928 780.233 780.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 330 0.000512 1024 100 432 896 5.65149 1.63635 1.54595 58.3341 67.3204 67.4537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1230 0.000128 2048 200 912 137536 17.934 14.4416 223.775 418.889 675.146 675.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1110 3.2e-05 2048 50 1488 601216 70.6862 56.1353 1607.78 1676.31 3411.01 3411.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1970 0.001024 512 80 432 18928 0.388128 3.26426 25.6056 29.3 29.3567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 670 0.001024 4096 250 2304 9184 2.70736 60.8206 104.538 168.11 168.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 890 3.2e-05 2048 235 3312 458752 127.942 56.0271 3009.52 1674.57 4868.25 4868.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1550 0.000128 1024 480 768 125440 11.6045 6.85933 97.0697 226.368 342.028 342.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1410 6.4e-05 1024 290 864 267008 25.2517 14.194 227.935 421.597 689.138 689.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1690 3.2e-05 1024 210 384 573440 47.7001 26.904 232.181 837.364 1144.31 1144.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 970 0.000128 2048 150 816 133504 18.1051 14.4835 209.74 418.819 661.251 661.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 48 330 0.000512 1024 100 432 0 1.58502 0.00544 56.9921 58.6643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1230 0.000128 2048 200 912 137760 17.9676 14.4867 184.65 418.663 635.875 635.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1110 3.2e-05 2048 50 1488 600768 70.9 56.2065 1320.98 1674.36 3122.55 3122.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1970 0.001024 512 80 432 18816 0.38528 2.58563 25.5571 28.5712 28.6266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 670 0.001024 4096 250 2304 9072 2.70739 49.5867 104.145 156.483 156.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 890 3.2e-05 2048 235 3312 456960 128.558 56.0585 2463.75 1672.6 4321.17 4321.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1550 0.000128 1024 480 768 124992 11.6741 6.86285 79.651 226.235 324.555 324.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1410 6.4e-05 1024 290 864 266112 25.3877 13.5312 186.413 418.405 643.901 644.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1690 3.2e-05 1024 210 384 572544 47.9001 26.9312 523.624 836.373 1434.99 1435.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 970 0.000128 2048 150 816 133056 18.185 14.4118 173.313 418.691 624.703 624.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 48 330 0.000512 1024 100 432 0 1.5872 0.004736 57.3276 59.0009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1230 0.000128 2048 200 912 137088 17.9323 14.3418 166.023 419.209 617.618 617.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1110 3.2e-05 2048 50 1488 601216 70.5521 55.9698 1196.79 1676.68 3000.1 3000.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1970 0.001024 512 80 432 18816 0.386816 2.47194 25.6 28.5033 28.5597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 670 0.001024 4096 250 2304 8960 2.70416 44.5277 103.942 151.219 151.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 890 3.2e-05 2048 235 3312 458752 127.84 56.2401 2233.89 1674.3 4092.47 4092.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1550 0.000128 1024 480 768 125440 11.5945 6.85158 71.9863 229.622 320.185 320.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1410 6.4e-05 1024 290 864 265216 25.3527 13.4942 168.37 418.857 626.232 626.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1690 3.2e-05 1024 210 384 573440 47.7051 26.8698 494.036 837.348 1406.12 1406.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 970 0.000128 2048 150 816 133504 18.0964 14.3521 486.076 419.14 937.77 937.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1230 0.000128 2048 200 912 137984 17.9528 14.3729 341.567 419.562 793.564 793.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1110 3.2e-05 2048 50 1488 601600 70.6314 56.0371 2483.52 1677.66 4287.96 4288.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1970 0.001024 512 80 432 19008 0.387072 4.83328 25.6319 30.8975 30.9536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 670 0.001024 4096 250 2304 9280 2.71974 94.6426 104.824 202.23 202.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 890 3.2e-05 2048 235 3312 458752 128.224 56.0186 4585.42 1677.26 6447.12 6447.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1550 0.000128 1024 480 768 125952 11.6036 6.85056 148.127 233.56 400.27 400.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1410 6.4e-05 1024 290 864 267264 25.243 13.5016 348.513 419.428 806.848 806.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1690 3.2e-05 1024 210 384 574464 47.6212 26.8803 352.383 838.687 1265.73 1265.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 970 0.000128 2048 150 816 133888 18.1403 14.3676 319.768 419.496 771.871 771.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 330 0.000512 1024 100 432 1024 5.68726 1.67117 1.64922 59.0495 68.2097 68.3459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1230 0.000128 2048 200 912 137216 17.9147 14.3407 221.04 418.407 671.811 671.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1110 3.2e-05 2048 50 1488 601088 70.6365 56.2321 1601.42 1676.9 3405.29 3405.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1970 0.001024 512 80 432 18944 0.385024 3.02899 25.6294 29.0865 29.1437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 670 0.001024 4096 250 2304 9216 2.7177 60.4518 104.813 168.025 168.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 890 3.2e-05 2048 235 3312 454656 128.544 55.8803 2913.75 1671.52 4769.9 4770.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1550 0.000128 1024 480 768 124928 11.5994 6.84893 95.2372 226.778 340.594 340.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1410 6.4e-05 1024 290 864 266240 25.229 13.4894 224.719 418.078 681.673 681.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1690 3.2e-05 1024 210 384 573440 47.6623 26.8841 226.271 838.676 1139.65 1139.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 970 0.000128 2048 150 816 133120 18.0818 14.3603 206.328 418.307 657.177 657.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1230 0.000128 2048 200 912 137472 17.9218 14.4343 186.147 419.157 637.769 637.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1110 3.2e-05 2048 50 1488 600576 70.6741 56.0368 1340.43 1676.57 3143.83 3143.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1970 0.001024 512 80 432 18816 0.386784 2.37875 25.5817 28.391 28.4484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 670 0.001024 4096 250 2304 9024 2.70541 49.9001 104.122 156.771 156.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 890 3.2e-05 2048 235 3312 454656 127.528 55.6362 2423.34 1666.15 4272.84 4273.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1550 0.000128 1024 480 768 124416 11.5738 6.84563 79.9988 228.654 327.198 327.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1410 6.4e-05 1024 290 864 264192 25.2394 13.4447 186.813 416.807 642.46 642.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1690 3.2e-05 1024 210 384 571392 47.8146 26.8659 192.571 837.289 1104.69 1104.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 970 0.000128 2048 150 816 133632 18.0982 14.3263 175.838 419.106 627.467 627.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1230 0.000128 2048 200 912 137216 17.9303 14.3473 163.576 418.646 614.607 614.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1110 3.2e-05 2048 50 1488 601088 70.7036 55.9816 1183.33 1677.29 2987.42 2987.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1970 0.001024 512 80 432 18688 0.385376 2.12346 25.5426 28.0945 28.1494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 670 0.001024 4096 250 2304 8960 2.71478 43.8824 104.122 150.764 150.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 890 3.2e-05 2048 235 3312 450560 129.445 55.8428 2117.76 1671.84 3975.08 3975.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1550 0.000128 1024 480 768 124928 11.6288 6.84979 70.2366 231.129 319.97 320.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1410 6.4e-05 1024 290 864 266240 25.2169 13.4834 165.234 418.258 622.351 622.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1690 3.2e-05 1024 210 384 569344 47.9574 26.8247 439.59 836.058 1350.59 1350.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 970 0.000128 2048 150 816 133120 18.1034 14.422 154.691 418.635 605.95 606.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1230 0.000128 2048 200 912 137952 17.9892 14.4005 332.075 419 783.58 783.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1110 3.2e-05 2048 50 1488 601344 70.8333 56.1124 2422.7 1675.45 4225.2 4225.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1970 0.001024 512 80 432 19008 0.387328 4.83942 25.6241 30.8929 30.9491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 670 0.001024 4096 250 2304 9288 2.72317 93.8875 104.807 201.46 201.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 890 3.2e-05 2048 235 3312 458496 128.495 56.1795 4529.82 1675.34 6390.03 6390.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1550 0.000128 1024 480 768 125568 11.6554 6.86518 143.922 228.665 391.24 391.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1410 6.4e-05 1024 290 864 267264 25.3205 13.5211 337.057 418.854 794.918 795.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1690 3.2e-05 1024 210 384 574848 47.7609 27.0182 340.207 852.05 1267.2 1267.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 970 0.000128 2048 150 816 133632 18.1743 14.3565 312.661 423.966 769.263 769.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 48 330 0.000512 1024 100 432 0 1.60563 0.006144 57.7615 59.4522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1230 0.000128 2048 200 912 137664 17.9645 14.3892 232.197 419.59 684.249 684.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1110 3.2e-05 2048 50 1488 600768 70.6888 56.1288 1673.58 1676.67 3477.17 3477.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1970 0.001024 512 80 432 18864 0.385184 3.2727 25.5883 29.2876 29.3437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 670 0.001024 4096 250 2304 9216 2.72342 64.9288 104.913 172.607 172.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 890 3.2e-05 2048 235 3312 456192 127.972 55.8967 3119.46 1671.04 4974.55 4974.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1550 0.000128 1024 480 768 124416 11.6133 6.8552 99.6829 229.668 347.947 348.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1410 6.4e-05 1024 290 864 264960 25.2799 13.4919 233.311 417.804 690.046 690.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1690 3.2e-05 1024 210 384 573696 47.6812 26.9108 235.726 838.486 1148.96 1149.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 970 0.000128 2048 150 816 133632 18.1131 14.4091 215.584 419.518 667.721 667.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1230 0.000128 2048 200 912 137376 17.9401 14.4445 196.221 417.901 646.615 646.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1110 3.2e-05 2048 50 1488 601344 70.8557 56.1398 1417.14 1686.55 3230.8 3230.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1970 0.001024 512 80 432 18792 0.385856 2.75997 25.5785 28.7665 28.8224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 670 0.001024 4096 250 2304 9072 2.70941 53.8716 104.438 161.061 161.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 890 3.2e-05 2048 235 3312 456192 128.224 55.9636 2649.88 1669.19 4503.45 4503.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1550 0.000128 1024 480 768 124416 11.6594 6.86918 84.4453 231.666 334.769 334.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1410 6.4e-05 1024 290 864 266112 25.2855 13.5072 199.523 417.569 656.042 656.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1690 3.2e-05 1024 210 384 570240 47.8654 26.8698 200.846 834.713 1110.45 1110.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 970 0.000128 2048 150 816 133056 18.1595 14.4993 183.584 417.831 634.17 634.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 48 330 0.000512 1024 100 432 0 1.60973 0.005024 57.8502 59.5458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1230 0.000128 2048 200 912 137088 17.9104 14.3506 196.641 418.487 647.497 647.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1110 3.2e-05 2048 50 1488 600192 70.6335 56.0574 1416.17 1676.47 3219.43 3219.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1970 0.001024 512 80 432 18720 0.387072 2.71622 25.5838 28.7302 28.7886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 670 0.001024 4096 250 2304 8928 2.70346 52.4118 104.114 159.27 159.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 890 3.2e-05 2048 235 3312 451584 127.086 55.3922 2632.39 1658.23 4473.29 4473.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1550 0.000128 1024 480 768 122112 11.5795 6.83558 83.2461 227.807 329.598 329.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1410 6.4e-05 1024 290 864 262656 25.1338 13.3758 197.608 414.822 651.098 651.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1690 3.2e-05 1024 210 384 571392 47.5811 26.8116 202.045 835.25 1111.84 1111.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 970 0.000128 2048 150 816 132480 18.0972 14.3749 184.206 418.269 635.05 635.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1230 0.000128 2048 200 912 137920 17.9569 14.4588 329.681 419.119 781.326 781.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1110 3.2e-05 2048 50 1488 601280 70.7367 56.2673 2395.11 1675.11 4197.33 4197.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1970 0.001024 512 80 432 19040 0.387616 4.75594 25.6498 30.8381 30.8947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 670 0.001024 4096 250 2304 9280 2.72669 93.4991 104.79 201.062 201.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 890 3.2e-05 2048 235 3312 458240 128.313 56.0704 4465.65 1675.16 6325.39 6325.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1550 0.000128 1024 480 768 126080 11.5952 6.8624 142.032 232.086 392.71 392.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1410 6.4e-05 1024 290 864 267520 25.2356 13.5253 331.045 418.964 788.932 789.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1690 3.2e-05 1024 210 384 574720 47.6505 26.9135 333.741 837.774 1246.24 1246.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 970 0.000128 2048 150 816 133760 18.1265 14.3594 308.23 419.052 759.873 759.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 330 0.000512 1024 100 432 1280 5.59437 1.6337 1.92182 58.3275 67.6302 67.7683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1230 0.000128 2048 200 912 136960 17.8881 14.3626 233.752 418.103 684.225 684.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1110 3.2e-05 2048 50 1488 600960 70.5301 56.0374 1708.67 1677.21 3512.55 3512.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1970 0.001024 512 80 432 18880 0.386304 3.26246 25.6102 29.2995 29.3546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 670 0.001024 4096 250 2304 9120 2.71155 65.1407 104.483 172.378 172.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 890 3.2e-05 2048 235 3312 455680 128.783 56.1378 3182.87 1677.32 5045.3 5045.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1550 0.000128 1024 480 768 124160 11.5206 6.83786 101.151 228.863 348.501 348.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1410 6.4e-05 1024 290 864 266240 25.3193 13.5012 239.879 419.552 698.412 698.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1690 3.2e-05 1024 210 384 573440 47.6082 26.8861 240.026 838.861 1153.54 1153.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 970 0.000128 2048 150 816 133120 18.0714 14.3299 219.275 418.084 669.86 669.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 48 330 0.000512 1024 100 432 0 1.6399 0.004544 57.0403 58.7631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1230 0.000128 2048 200 912 137280 17.9091 14.4445 194.606 418.309 645.381 645.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1110 3.2e-05 2048 50 1488 600000 70.7397 56.279 1406.04 1675.78 3208.94 3209.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1970 0.001024 512 80 432 18720 0.385152 2.77725 25.5553 28.7613 28.8294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 670 0.001024 4096 250 2304 9120 2.72134 53.7948 104.909 161.468 161.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 890 3.2e-05 2048 235 3312 453120 128.873 55.9145 2609.94 1670.59 4465.51 4465.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1550 0.000128 1024 480 768 124800 11.6161 6.92973 84.2046 227.652 330.527 330.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1410 6.4e-05 1024 290 864 264960 25.3108 13.4967 197.872 417.94 654.777 654.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1690 3.2e-05 1024 210 384 572160 47.6336 26.8454 199.423 835.383 1109.45 1109.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 970 0.000128 2048 150 816 132480 18.1233 14.4228 182.036 418.239 632.92 633.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 330 0.000512 1024 100 432 0 1.6425 0.00512 58.4342 60.1624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1230 0.000128 2048 200 912 135680 17.8865 14.3647 180.348 416.797 629.503 629.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1110 3.2e-05 2048 50 1488 600320 70.6724 56.0663 1315.33 1677.64 3119.82 3119.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1970 0.001024 512 80 432 18560 0.383936 2.53875 25.4986 28.464 28.5199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 670 0.001024 4096 250 2304 8960 2.72589 49.6341 104.48 156.882 156.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 890 3.2e-05 2048 235 3312 450560 129.756 56.0041 2414.69 1678.31 4278.95 4279.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1550 0.000128 1024 480 768 122880 11.4795 6.82189 77.5645 228.134 324.129 324.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1410 6.4e-05 1024 290 864 261120 25.136 13.33 181.051 412.888 632.56 632.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1690 3.2e-05 1024 210 384 573440 47.6923 26.8923 186.155 838.919 1099.82 1099.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 970 0.000128 2048 150 816 131840 18.0542 14.3622 169 416.742 618.258 618.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1230 0.000128 2048 200 900 137856 17.9562 14.4261 517.136 419.069 968.693 968.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1110 3.2e-05 2048 50 1500 602240 70.6517 56.0922 2155.37 1675.97 3958.18 3958.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1970 0.001024 512 80 400 19104 0.38864 3.79485 25.6451 29.8709 29.9262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 670 0.001024 4096 250 2300 9344 2.72998 82.4558 104.808 190.039 190.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 890 3.2e-05 2048 235 3300 459776 127.857 56.0845 3942.43 1675.43 5801.99 5802.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1550 0.000128 1024 480 800 128000 11.5004 6.83008 129.687 233.067 381.211 381.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1410 6.4e-05 1024 290 850 268800 25.1828 13.4963 289.734 419.064 747.634 747.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1690 3.2e-05 1024 210 400 581120 47.2462 26.8739 543.321 837.817 1455.42 1455.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 970 0.000128 2048 150 800 133504 18.1528 14.3852 474.877 419.413 926.927 927.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1230 0.000128 2048 200 900 137728 17.9982 14.3544 514.84 419.557 966.863 966.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1110 3.2e-05 2048 50 1500 602112 70.6315 56.0169 1374.22 1677.63 3178.61 3178.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1970 0.001024 512 80 400 19072 0.388096 2.48861 25.662 28.5804 28.6376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 670 0.001024 4096 250 2300 9280 2.72592 52.7091 104.731 160.21 160.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 890 3.2e-05 2048 235 3300 458752 128.15 56.1613 2529.46 1676.98 4390.94 4391.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1550 0.000128 1024 480 800 128000 11.5178 6.828 83.5405 230.613 332.624 332.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1410 6.4e-05 1024 290 850 268288 25.1963 13.5005 186.352 419.489 644.698 644.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1690 3.2e-05 1024 210 400 580608 47.3602 26.8762 523.436 838.624 1436.46 1436.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 970 0.000128 2048 150 800 133376 18.1874 14.3873 463.153 419.557 915.387 915.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1230 0.000128 2048 200 900 137472 17.9616 14.3647 516.271 418.951 967.659 967.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1110 3.2e-05 2048 50 1500 602112 70.6188 56.06 1675.6 1677.42 3479.81 3479.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1970 0.001024 512 80 400 19008 0.389088 2.08112 25.6348 28.1483 28.2052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 670 0.001024 4096 250 2300 9216 2.72179 42.9965 104.637 150.398 150.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 890 3.2e-05 2048 235 3300 457728 127.986 55.9411 2073.45 1675.49 3933.06 3933.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1550 0.000128 1024 480 800 127488 11.5195 7.37853 83.6405 229.964 332.632 332.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1410 6.4e-05 1024 290 850 267264 25.234 13.7052 202.066 418.851 660.019 660.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1690 3.2e-05 1024 210 400 579072 47.3922 26.8608 577.378 837.253 1489.05 1489.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 970 0.000128 2048 150 800 133248 18.1398 14.3633 488.509 418.94 940.057 940.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1230 0.000128 2048 200 900 137760 18.0101 14.3942 273.192 419.104 724.809 724.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1110 3.2e-05 2048 50 1500 602240 70.9039 56.19 2006.27 1676.2 3809.68 3809.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1970 0.001024 512 80 400 19080 0.38752 3.55491 25.6307 29.6173 29.6731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 670 0.001024 4096 250 2300 9320 2.72326 76.3817 104.719 183.867 183.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 890 3.2e-05 2048 235 3300 459520 128.49 56.1995 3720.22 1675.4 5580.51 5580.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1550 0.000128 1024 480 800 128000 11.572 6.86342 121.676 229.726 369.971 370.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1410 6.4e-05 1024 290 850 268800 25.2927 13.5311 270.905 419.005 728.892 729.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1690 3.2e-05 1024 210 400 581120 47.4941 26.9458 465.809 837.774 1378.19 1378.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 970 0.000128 2048 150 800 133440 18.2541 14.3933 402.248 421.991 856.991 857.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1230 0.000128 2048 200 900 137600 18.0268 14.392 414.461 419.259 866.249 866.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1110 3.2e-05 2048 50 1500 601920 70.7269 56.1439 1288.24 1675.68 3090.9 3091.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1970 0.001024 512 80 400 19040 0.387136 2.28035 25.6326 28.3449 28.4019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 670 0.001024 4096 250 2300 9280 2.72179 49.5063 104.737 157.008 157.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 890 3.2e-05 2048 235 3300 458240 128.429 56.0394 2379.29 1676.41 4240.36 4240.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1550 0.000128 1024 480 800 128000 11.5269 6.85683 78.2397 232.136 328.888 328.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1410 6.4e-05 1024 290 850 268800 25.2166 13.5102 174.487 419.118 632.493 632.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1690 3.2e-05 1024 210 400 581120 47.3379 26.9153 430.969 837.927 1343.31 1343.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 970 0.000128 2048 150 800 133440 18.2043 14.3536 376.504 419.196 828.358 828.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1230 0.000128 2048 200 900 137280 18.0912 14.4708 462.747 418.941 914.364 914.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1110 3.2e-05 2048 50 1500 601440 70.8803 56.0915 1075.91 1675.35 2878.33 2878.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1970 0.001024 512 80 400 18960 0.395264 1.93741 25.6051 27.9795 28.0346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 670 0.001024 4096 250 2300 9240 2.72074 41.5645 104.739 149.068 149.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 890 3.2e-05 2048 235 3300 456960 128.105 55.9555 1982.53 1668.94 3835.72 3835.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1550 0.000128 1024 480 800 126720 11.5466 6.86189 65.3932 229.975 313.904 314.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1410 6.4e-05 1024 290 850 266880 25.2487 13.5086 146.228 419.149 604.287 604.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1690 3.2e-05 1024 210 400 579840 47.7264 26.9373 471.358 837.126 1383.31 1383.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 970 0.000128 2048 150 800 132960 18.2969 14.4042 373.813 418.983 825.602 825.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1230 0.000128 2048 200 900 136960 17.9378 14.3647 458.483 418.009 908.907 909.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1110 3.2e-05 2048 50 1500 601600 70.5541 56.0435 924.024 1676.86 2727.59 2727.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1970 0.001024 512 80 400 18880 0.387776 1.6544 25.585 27.67 27.7247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 670 0.001024 4096 250 2300 9120 2.71187 35.0779 104.364 142.198 142.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 890 3.2e-05 2048 235 3300 455680 128.849 56.0795 1694.75 1676.89 3556.76 3556.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1550 0.000128 1024 480 800 126720 11.4545 6.81821 56.3815 231.168 305.95 306.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1410 6.4e-05 1024 290 850 268800 25.1789 13.4986 126.427 419.457 584.72 584.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1690 3.2e-05 1024 210 400 581120 47.3956 26.8878 463.09 838.561 1376.09 1376.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 970 0.000128 2048 150 800 132480 18.1317 14.3802 410.231 423.147 865.992 866.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1230 0.000128 2048 200 900 137664 17.9574 14.3798 372.165 418.828 823.441 823.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1110 3.2e-05 2048 50 1500 602112 70.6512 56.0898 2732.92 1675.22 4534.99 4535.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1970 0.001024 512 80 400 19104 0.38912 4.95475 25.6476 31.0354 31.0927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 670 0.001024 4096 250 2300 9312 2.72384 104.308 104.688 211.764 211.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 890 3.2e-05 2048 235 3300 457728 128.151 56.1418 5045.36 1672.17 6902.01 6902.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1550 0.000128 1024 480 800 127488 11.5189 6.85802 166.495 231.739 416.739 416.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1410 6.4e-05 1024 290 850 268032 25.2209 13.6436 373.774 418.295 831.097 831.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1690 3.2e-05 1024 210 400 580608 47.0932 26.9136 405.962 837.196 1317.32 1317.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 970 0.000128 2048 150 800 133440 18.106 14.3667 348.728 418.753 800.054 800.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1230 0.000128 2048 200 900 137472 17.8995 14.3571 231.256 418.614 682.237 682.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1110 3.2e-05 2048 50 1500 602112 70.4861 55.9799 1699.44 1676.02 3502.03 3502.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1970 0.001024 512 80 400 19008 0.387552 3.0961 25.6174 29.1465 29.2008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 670 0.001024 4096 250 2300 9216 2.71267 64.1324 104.474 171.364 171.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 890 3.2e-05 2048 235 3300 457728 128.022 56.0658 3127.99 1672.98 4985.26 4985.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1550 0.000128 1024 480 800 127488 11.5053 6.85274 103.237 229.836 351.56 351.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1410 6.4e-05 1024 290 850 267264 25.1757 13.4952 229.745 418.499 687.07 687.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1690 3.2e-05 1024 210 400 579072 47.1168 26.8627 559.145 840.612 1473.9 1474.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 970 0.000128 2048 150 800 133248 18.0893 14.3749 501.699 418.621 952.891 952.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1230 0.000128 2048 200 900 137664 17.9605 14.3667 189.195 419.154 640.787 640.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1110 3.2e-05 2048 50 1500 601344 70.6602 56.1009 1383.71 1674.71 3185.29 3185.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1970 0.001024 512 80 400 19008 0.387168 2.51229 25.6539 28.5987 28.6638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 670 0.001024 4096 250 2300 9216 2.7176 52.7073 104.706 160.176 160.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 890 3.2e-05 2048 235 3300 456192 127.974 55.8923 2550.22 1668.66 4402.94 4403.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1550 0.000128 1024 480 800 126720 11.5051 6.85469 84.2487 229.875 332.619 332.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1410 6.4e-05 1024 290 850 267264 25.1451 13.5985 188.022 417.377 644.302 644.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1690 3.2e-05 1024 210 400 580608 47.1409 26.9167 579.25 837.455 1490.93 1491.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 970 0.000128 2048 150 800 133056 18.1686 14.3585 504.402 419.086 956.119 956.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1230 0.000128 2048 200 900 137472 17.9429 14.4133 537.764 419.195 989.427 989.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1110 3.2e-05 2048 50 1500 601344 70.6719 56.0082 1185.14 1676.6 2988.53 2988.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1970 0.001024 512 80 400 18816 0.38688 2.18163 25.5663 28.1777 28.2341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 670 0.001024 4096 250 2300 9024 2.71165 43.2783 104.047 150.081 150.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 890 3.2e-05 2048 235 3300 454656 127.541 55.6565 2172.87 1666.34 4022.59 4022.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1550 0.000128 1024 480 800 125952 11.5249 6.84397 71.6394 228.258 318.395 318.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1410 6.4e-05 1024 290 850 264192 25.2395 13.4467 159.508 416.839 615.196 615.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1690 3.2e-05 1024 210 400 577536 47.3941 26.8571 602.968 837.366 1514.75 1514.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 970 0.000128 2048 150 800 132864 18.1466 14.3805 484.696 423.491 940.815 940.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1230 0.000128 2048 200 900 137760 18.007 14.4873 343.583 419.447 795.638 795.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1110 3.2e-05 2048 50 1500 602112 70.8161 56.2053 2518.49 1677.17 4322.79 4322.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1970 0.001024 512 80 400 19096 0.389248 4.75802 25.6657 30.8572 30.9116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 670 0.001024 4096 250 2300 9296 2.724 95.0703 104.771 202.609 202.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 890 3.2e-05 2048 235 3300 458752 128.135 56.1756 4651.08 1674.21 6509.8 6509.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1550 0.000128 1024 480 800 127680 11.5606 6.86118 154.33 228.848 401.732 401.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1410 6.4e-05 1024 290 850 267904 25.2811 13.5255 344.633 418.716 802.317 802.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1690 3.2e-05 1024 210 400 580608 47.2104 26.9476 375.398 838.513 1288.23 1288.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 970 0.000128 2048 150 800 133504 18.1764 14.3688 322.064 419.441 774.151 774.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 50 330 0.000512 1024 100 450 0 1.64035 0.00528 58.5394 60.2673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1230 0.000128 2048 200 900 137536 17.9343 14.5879 218.51 418.949 670.088 670.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1110 3.2e-05 2048 50 1500 601664 70.6444 56.0597 1593.2 1676.55 3396.56 3396.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1970 0.001024 512 80 400 19040 0.387232 2.90611 25.6652 29.001 29.0591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 670 0.001024 4096 250 2300 9184 2.71462 59.919 104.461 167.138 167.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 890 3.2e-05 2048 235 3300 458752 127.899 56.0888 2949.64 1674.27 4808.09 4808.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1550 0.000128 1024 480 800 127232 11.5292 6.86038 98.1011 231.426 348.045 348.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1410 6.4e-05 1024 290 850 267008 25.2388 13.5234 217.769 418.753 675.439 675.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1690 3.2e-05 1024 210 400 578816 47.1464 26.8971 237.404 841.496 1153.1 1153.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 970 0.000128 2048 150 800 133056 18.1226 14.3606 204.015 418.875 655.472 655.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1230 0.000128 2048 200 900 137088 18.0073 14.3854 178.96 418.633 630.096 630.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1110 3.2e-05 2048 50 1500 601440 70.8899 56.09 1306.93 1674.23 3108.25 3108.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1970 0.001024 512 80 400 18984 0.395456 2.47587 25.6514 28.5649 28.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 670 0.001024 4096 250 2300 9072 2.71565 48.382 104.047 155.186 155.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 890 3.2e-05 2048 235 3300 456960 128.608 56.0947 2409.7 1672.47 4267.06 4267.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1550 0.000128 1024 480 800 127680 11.5524 6.86694 79.9217 227.725 326.195 326.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1410 6.4e-05 1024 290 850 266112 25.375 13.5291 177.114 419.958 636.136 636.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1690 3.2e-05 1024 210 400 577920 47.5515 26.9701 531.393 836.319 1442.39 1442.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 970 0.000128 2048 150 800 133056 18.1668 14.3647 169.351 418.619 620.602 620.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1230 0.000128 2048 200 900 137088 17.9244 14.3731 161.605 419.153 613.164 613.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1110 3.2e-05 2048 50 1500 601216 70.6399 56.0398 1181.48 1675.67 2983.94 2984.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1970 0.001024 512 80 400 18816 0.38592 2.08179 25.5754 28.0865 28.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 670 0.001024 4096 250 2300 8960 2.70096 44.1208 103.789 150.654 150.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 890 3.2e-05 2048 235 3300 458752 127.806 56.1541 2182.35 1673.32 4039.81 4039.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1550 0.000128 1024 480 800 127232 11.5333 6.85466 72.4277 232.159 323.102 323.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1410 6.4e-05 1024 290 850 265216 25.3459 13.4968 159.894 418.606 617.5 617.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1690 3.2e-05 1024 210 400 577024 47.4617 26.8708 497.919 836.74 1409.15 1409.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 970 0.000128 2048 150 800 132608 18.1387 14.3919 461.426 418.964 913.02 913.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1230 0.000128 2048 200 900 137728 17.9629 14.3545 338.55 419.217 790.194 790.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1110 3.2e-05 2048 50 1500 602112 70.5924 56.3025 2493 1676.31 4296.32 4296.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1970 0.001024 512 80 400 19072 0.387072 4.46253 25.6459 30.5372 30.5942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 670 0.001024 4096 250 2300 9280 2.72317 94.7277 104.648 202.142 202.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 890 3.2e-05 2048 235 3300 458752 128.171 55.978 4559.62 1675.72 6419.7 6419.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1550 0.000128 1024 480 800 128000 11.5196 6.84675 151.439 231.545 401.487 401.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1410 6.4e-05 1024 290 850 268288 25.1959 13.4956 337.049 419.084 794.982 795.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1690 3.2e-05 1024 210 400 580608 47.0494 26.884 366.193 837.998 1278.29 1278.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 970 0.000128 2048 150 800 133376 18.1309 14.3954 316.068 419.354 768.051 768.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1230 0.000128 2048 200 900 137216 17.908 14.4156 219.904 418.306 670.642 670.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1110 3.2e-05 2048 50 1500 601600 70.6028 56.0128 1610.93 1677.13 3414.78 3414.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1970 0.001024 512 80 400 18944 0.385312 2.81648 25.6128 28.8569 28.9132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 670 0.001024 4096 250 2300 9216 2.7136 61.0675 104.721 168.544 168.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 890 3.2e-05 2048 235 3300 454656 128.556 55.9493 2932.62 1672.12 4789.43 4789.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1550 0.000128 1024 480 800 126976 11.5167 6.84861 97.8074 230.624 346.926 347.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1410 6.4e-05 1024 290 850 266240 25.2221 13.4861 216.394 418.2 673.457 673.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1690 3.2e-05 1024 210 400 579584 47.1701 26.878 236.897 838.579 1149.68 1149.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 970 0.000128 2048 150 800 132608 18.0964 14.3606 204.401 418.235 655.195 655.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1230 0.000128 2048 200 900 137472 17.9305 14.37 187.524 418.817 638.748 638.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1110 3.2e-05 2048 50 1500 601344 70.6229 55.967 1366.46 1675.26 3168.42 3168.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1970 0.001024 512 80 400 18816 0.391168 2.36339 25.5549 28.3523 28.4087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 670 0.001024 4096 250 2300 9024 2.69974 49.8156 103.947 156.507 156.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 890 3.2e-05 2048 235 3300 454656 127.544 55.6913 2454.89 1664.77 4303.08 4303.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1550 0.000128 1024 480 800 125952 11.5229 6.84666 82.545 227.932 328.976 329.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1410 6.4e-05 1024 290 850 264192 25.2339 13.8916 184.298 416.457 640.04 640.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1690 3.2e-05 1024 210 400 577536 47.3431 26.8601 201.954 836.628 1112.94 1113.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 970 0.000128 2048 150 800 132864 18.1183 14.3485 175.837 418.744 627.148 627.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1230 0.000128 2048 200 900 137216 17.9364 14.4261 165.967 418.351 616.789 616.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1110 3.2e-05 2048 50 1500 601088 70.7114 55.9799 1215.18 1676.11 3018.09 3018.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1970 0.001024 512 80 400 18688 0.38464 2.05331 25.514 27.9952 28.0513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 670 0.001024 4096 250 2300 8960 2.7095 44.2853 103.962 150.997 151.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 890 3.2e-05 2048 235 3300 450560 129.429 55.8895 2155.66 1671.56 4012.74 4012.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1550 0.000128 1024 480 800 126976 11.5391 6.85056 73.3589 227.277 319.157 319.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1410 6.4e-05 1024 290 850 266240 25.2353 13.7014 163.778 417.963 620.832 620.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1690 3.2e-05 1024 210 400 577536 47.0954 26.8249 180.312 835.468 1089.86 1090.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 970 0.000128 2048 150 800 132096 18.1429 14.379 156.016 418.288 606.931 607.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1230 0.000128 2048 200 900 137664 17.9977 14.38 346.827 419.408 798.723 798.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1110 3.2e-05 2048 50 1500 601920 70.8831 56.0988 2542.69 1677.07 4346.85 4346.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1970 0.001024 512 80 400 19080 0.390784 4.6729 25.6696 30.7765 30.8329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 670 0.001024 4096 250 2300 9288 2.72726 97.2862 104.821 204.879 204.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 890 3.2e-05 2048 235 3300 458496 128.467 56.1619 4689.01 1676.39 6550.23 6550.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1550 0.000128 1024 480 800 127872 11.5434 6.86438 153.718 243.103 415.361 415.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1410 6.4e-05 1024 290 850 268416 25.2673 13.5288 342.555 419.257 800.767 800.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1690 3.2e-05 1024 210 400 580608 47.2062 26.9439 369.999 850.06 1294.37 1294.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 970 0.000128 2048 150 800 133344 18.1581 14.3569 322.022 430.166 784.809 784.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1230 0.000128 2048 200 900 137664 17.9628 14.3667 246.249 419.544 698.233 698.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1110 3.2e-05 2048 50 1500 601344 70.6535 56.0512 1804.7 1676.39 3607.91 3608.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1970 0.001024 512 80 400 19008 0.38672 3.21741 25.6635 29.3124 29.3687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 670 0.001024 4096 250 2300 9216 2.7175 68.95 104.812 176.522 176.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 890 3.2e-05 2048 235 3300 456192 128.008 55.9206 3325.37 1670.21 5179.7 5179.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1550 0.000128 1024 480 800 126720 11.5218 6.85398 109.393 229.079 356.982 357.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1410 6.4e-05 1024 290 850 267264 25.1435 13.499 243.57 417.759 700.134 700.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1690 3.2e-05 1024 210 400 580608 47.0797 26.9148 263.597 838.362 1176.12 1176.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 970 0.000128 2048 150 800 133056 18.142 14.366 228.046 419.475 680.136 680.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1230 0.000128 2048 200 900 136512 18.0059 14.4238 200.395 418.109 651.047 651.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1110 3.2e-05 2048 50 1500 601344 70.8466 56.139 1482.92 1676.91 3286.92 3287.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1970 0.001024 512 80 400 18792 0.3848 2.72384 25.5674 28.719 28.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 670 0.001024 4096 250 2300 9072 2.70755 56.1737 104.399 163.322 163.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 890 3.2e-05 2048 235 3300 456192 128.278 56.0148 2749.69 1670 4604.18 4604.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1550 0.000128 1024 480 800 126144 11.599 6.92429 89.9772 231.42 340.053 340.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1410 6.4e-05 1024 290 850 266112 25.3068 13.834 201.743 417.774 658.815 658.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1690 3.2e-05 1024 210 400 577152 47.1763 26.8718 216.516 835.189 1125.91 1126.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 970 0.000128 2048 150 800 132192 18.1764 14.3749 186.933 418.037 637.621 637.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1230 0.000128 2048 200 900 137088 17.9082 14.3421 193.842 418.036 644.241 644.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1110 3.2e-05 2048 50 1500 601344 70.545 55.961 1413.88 1675.25 3215.76 3215.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1970 0.001024 512 80 400 18720 0.386048 2.50061 25.5534 28.4832 28.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 670 0.001024 4096 250 2300 8928 2.69955 51.8167 103.946 158.508 158.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 890 3.2e-05 2048 235 3300 451584 127.125 55.3638 2566.93 1656.9 4406.52 4406.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1550 0.000128 1024 480 800 124416 11.4831 6.87222 84.0405 225.007 327.535 327.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1410 6.4e-05 1024 290 850 262656 25.1415 13.5845 188.128 414.517 641.537 641.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1690 3.2e-05 1024 210 400 576000 47.1849 26.808 206.328 834.642 1115.13 1115.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 970 0.000128 2048 150 800 132480 18.0885 14.3812 178.76 421.265 632.604 632.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1230 0.000128 2048 200 900 136800 18.029 14.4506 176.841 418.642 628.073 628.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1110 3.2e-05 2048 50 1500 600480 70.8805 56.0809 1289.16 1674.75 3090.98 3091.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1970 0.001024 512 80 400 18720 0.38816 2.50621 25.6111 28.5482 28.6024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 670 0.001024 4096 250 2300 9000 2.71197 48.4291 104.821 156.006 156.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 890 3.2e-05 2048 235 3300 449280 129.898 56.0156 2348.32 1671.59 4206.02 4206.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1550 0.000128 1024 480 800 126720 11.5872 6.86682 79.2153 226.228 324.026 324.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1410 6.4e-05 1024 290 850 264960 25.3737 13.5206 175.331 418.112 632.495 632.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1690 3.2e-05 1024 210 400 576000 47.3882 26.88 189.813 838.868 1103.11 1103.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 970 0.000128 2048 150 800 132480 18.2067 14.417 164.778 418.573 616.076 616.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1230 0.000128 2048 200 900 137600 17.9774 14.6043 334.37 419.551 786.611 786.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1110 3.2e-05 2048 50 1500 601920 70.6967 56.1398 2481.18 1676.8 4284.93 4285.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1970 0.001024 512 80 400 19040 0.38912 4.32538 25.643 30.3992 30.4547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 670 0.001024 4096 250 2300 9280 2.72058 94.3782 104.806 201.947 202.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 890 3.2e-05 2048 235 3300 458240 128.34 56.0455 4559.63 1676.83 6421.04 6421.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1550 0.000128 1024 480 800 128000 11.5198 6.85955 151.193 234.33 404.033 404.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1410 6.4e-05 1024 290 850 268800 25.2171 13.5129 337.013 419.394 795.297 795.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1690 3.2e-05 1024 210 400 581120 47.059 26.9198 362.248 852.147 1288.53 1288.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 970 0.000128 2048 150 800 133440 18.1312 14.373 313.249 437.82 783.672 783.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1230 0.000128 2048 200 900 136960 17.8725 14.7149 231.649 418.043 682.392 682.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1110 3.2e-05 2048 50 1500 601600 70.5108 56.067 1695.18 1676.99 3498.86 3498.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1970 0.001024 512 80 400 18880 0.386624 2.92198 25.5877 28.9375 28.9958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 670 0.001024 4096 250 2300 9120 2.70976 64.1436 104.582 171.48 171.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 890 3.2e-05 2048 235 3300 455680 128.789 56.0544 3107.17 1677.03 4969.25 4969.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1550 0.000128 1024 480 800 126720 11.4582 6.84054 102.11 227.96 348.497 348.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1410 6.4e-05 1024 290 850 268800 25.164 13.4964 230.704 419.554 689.083 689.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1690 3.2e-05 1024 210 400 581120 46.9292 26.8873 248.543 838.716 1161.24 1161.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 970 0.000128 2048 150 800 132480 18.0508 14.3769 213.859 417.97 664.362 664.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1230 0.000128 2048 200 900 136320 17.9553 14.376 194.067 417.913 644.424 644.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1110 3.2e-05 2048 50 1500 600960 70.6795 56.0059 1435.76 1674.1 3236.66 3236.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1970 0.001024 512 80 400 18720 0.391296 2.64765 25.5253 28.6065 28.6626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 670 0.001024 4096 250 2300 9120 2.71974 53.9774 104.721 161.464 161.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 890 3.2e-05 2048 235 3300 453120 128.877 56.0741 2636.77 1669.66 4491.58 4491.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1550 0.000128 1024 480 800 126720 11.5385 6.96723 87.3082 230.065 336.009 336.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1410 6.4e-05 1024 290 850 264960 25.3042 14.85 194.3 420.691 655.308 655.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1690 3.2e-05 1024 210 400 576000 47.2533 26.852 209.077 834.577 1117.92 1118.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 970 0.000128 2048 150 800 132480 18.1137 14.4036 181.12 417.837 631.586 631.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1230 0.000128 2048 200 900 135680 17.8931 14.3379 177.92 416.699 626.959 627.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1110 3.2e-05 2048 50 1500 601600 70.6182 56.0619 1328.7 1677.37 3132.85 3132.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1970 0.001024 512 80 400 18560 0.385024 2.31763 25.4813 28.2263 28.2849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 670 0.001024 4096 250 2300 8960 2.7177 49.7664 104.36 156.888 156.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 890 3.2e-05 2048 235 3300 450560 129.809 55.9911 2423.6 1677.27 4286.86 4287.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1550 0.000128 1024 480 800 125440 11.3964 6.82301 80.54 228.589 327.48 327.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1410 6.4e-05 1024 290 850 261120 25.1319 13.611 176.575 412.791 628.271 628.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1690 3.2e-05 1024 210 400 578560 47.3211 26.892 195.094 838.711 1108.18 1108.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 970 0.000128 2048 150 800 131840 18.0593 14.3133 168.432 416.635 617.544 617.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1230 0.000128 2048 200 900 136000 17.952 14.3892 171.218 417.458 621.13 621.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1110 3.2e-05 2048 50 1500 600000 70.734 56.0408 1268.72 1674.44 3070.04 3070.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1970 0.001024 512 80 400 18400 0.382848 2.39296 25.416 28.2346 28.2893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 670 0.001024 4096 250 2300 8800 2.70627 46.9524 103.854 153.556 153.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 890 3.2e-05 2048 235 3300 448000 127.131 55.1898 2317.33 1648.75 4148.6 4148.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1550 0.000128 1024 480 800 124800 11.4452 6.82803 76.5845 222.099 317.086 317.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1410 6.4e-05 1024 290 850 262400 25.0292 13.4135 171.43 412.58 622.614 622.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1690 3.2e-05 1024 210 400 576000 47.0047 26.7864 186.67 833.036 1093.66 1093.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 970 0.000128 2048 150 800 131200 18.1187 14.4056 160.989 420.762 614.378 614.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1230 0.000128 2048 200 900 136832 18.0368 14.3537 461.479 419.364 913.344 913.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1110 3.2e-05 2048 50 1500 600960 70.7025 56.0131 1995.81 1677.08 3799.72 3799.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1970 0.001024 512 80 420 19104 0.389152 3.60858 25.6681 29.7097 29.7647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 670 0.001024 4096 250 2340 9152 2.72323 75.7617 104.787 183.316 183.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 890 3.2e-05 2048 235 3300 456704 128.646 56.0066 3661.16 1677.2 5523.22 5523.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1550 0.000128 1024 480 780 125440 11.6199 6.8521 115.892 233.098 367.592 367.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1410 6.4e-05 1024 290 840 270336 25.056 13.7974 266.484 419.278 724.776 724.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1690 3.2e-05 1024 210 420 578048 47.6335 26.8756 531.114 838.307 1444.09 1444.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 970 0.000128 2048 150 840 132608 18.1702 14.5715 412.02 419.349 864.214 864.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 330 0.000512 1024 100 480 4096 5.46342 1.66502 4.27427 59.179 70.7386 70.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1230 0.000128 2048 200 900 136704 18.0929 14.3614 464.828 419.159 916.553 916.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1110 3.2e-05 2048 50 1500 600832 70.7247 56.0353 1306.9 1676.04 3109.8 3109.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1970 0.001024 512 80 420 19072 0.39024 2.38797 25.6573 28.4779 28.5357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 670 0.001024 4096 250 2340 9088 2.72784 49.7003 104.551 157.022 157.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 890 3.2e-05 2048 235 3300 456704 128.662 55.9943 2390.75 1675.39 4250.99 4251.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1550 0.000128 1024 480 780 125440 11.6278 6.83408 76.4538 231.451 326.496 326.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1410 6.4e-05 1024 290 840 270336 25.0911 13.4981 175.351 426.859 640.954 641.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1690 3.2e-05 1024 210 420 577536 47.8157 26.8821 516.733 837.775 1429.38 1429.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 970 0.000128 2048 150 840 132608 18.2252 14.4896 434.376 426.7 893.896 893.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 330 0.000512 1024 100 480 4096 5.47709 1.66912 4.3007 60.363 71.9621 72.0964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1230 0.000128 2048 200 900 136320 18.057 14.5053 465.221 418.905 916.797 916.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1110 3.2e-05 2048 50 1500 600576 70.7807 55.9951 1556.4 1677.2 3360.49 3360.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1970 0.001024 512 80 420 19008 0.389248 2.04192 25.6461 28.12 28.1836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 670 0.001024 4096 250 2340 9024 2.72173 40.2019 104.473 147.439 147.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 890 3.2e-05 2048 235 3300 454656 128.74 55.9288 1935.48 1674.15 3794.49 3794.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1550 0.000128 1024 480 780 125184 11.618 6.83827 62.5049 232.477 313.566 313.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1410 6.4e-05 1024 290 840 268800 25.1665 13.7287 143.489 418.817 601.358 601.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1690 3.2e-05 1024 210 420 576000 47.7255 26.8597 557.262 837.157 1469.16 1469.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 970 0.000128 2048 150 840 132096 18.1882 14.3765 431.33 418.918 882.912 883.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 330 0.000512 1024 100 480 3072 5.46848 1.63635 3.36902 59.5644 70.1924 70.3164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1230 0.000128 2048 200 900 136192 18.0302 14.4094 461.712 418.021 912.294 912.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1110 3.2e-05 2048 50 1500 600576 70.8549 55.9964 1428.26 1675.77 3230.99 3231.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1970 0.001024 512 80 420 18944 0.38768 1.79645 25.6178 27.8471 27.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 670 0.001024 4096 250 2340 8960 2.71574 34.9532 104.22 141.933 141.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 890 3.2e-05 2048 235 3300 454656 128.534 55.891 1673.62 1671.5 3529.74 3529.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1550 0.000128 1024 480 780 124928 11.606 6.82803 87.9299 229.187 335.678 335.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1410 6.4e-05 1024 290 840 268288 25.2405 13.4841 167.072 417.865 623.824 623.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1690 3.2e-05 1024 210 420 577536 47.7549 26.8781 556.456 837.987 1469.24 1469.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 970 0.000128 2048 150 840 132096 18.2132 14.3643 451.031 417.952 901.668 901.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 330 0.000512 1024 100 480 4096 5.47731 1.67171 4.20285 61.8579 73.3658 73.4822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1230 0.000128 2048 200 900 136800 18.0782 14.382 375.467 419.444 827.484 827.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1110 3.2e-05 2048 50 1500 600960 70.9341 56.1494 2748.31 1677.53 4553.05 4553.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1970 0.001024 512 80 420 19080 0.388064 5.28598 25.6516 31.3688 31.4263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 670 0.001024 4096 250 2340 9160 2.73139 104.32 104.889 211.984 212.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 890 3.2e-05 2048 235 3300 456960 128.956 56.2579 5044.74 1678.7 6908.85 6909.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1550 0.000128 1024 480 780 125440 11.6584 6.86688 162.072 229.454 410.19 410.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1410 6.4e-05 1024 290 840 270720 25.111 13.5326 373.824 419.377 832.004 832.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1690 3.2e-05 1024 210 420 577920 47.5138 26.9537 679.264 838.502 1592.4 1592.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 970 0.000128 2048 150 840 132640 18.217 14.4442 587.76 419.427 1039.95 1040.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 330 0.000512 1024 100 480 3200 5.46624 1.6279 4.82096 58.3921 70.4621 70.6007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1230 0.000128 2048 200 900 136640 18.0369 14.3745 567.25 419.264 1019.04 1019.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1110 3.2e-05 2048 50 1500 600640 70.7381 56.0431 1709.92 1675.74 3512.56 3512.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1970 0.001024 512 80 420 19040 0.38752 3.25267 25.64 29.3242 29.3824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 670 0.001024 4096 250 2340 9120 2.72822 65.2716 104.819 172.863 172.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 890 3.2e-05 2048 235 3300 455680 129.06 56.0804 3122.65 1676.37 4984.35 4984.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1550 0.000128 1024 480 780 125440 11.6412 6.86675 100.237 232.638 351.513 351.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1410 6.4e-05 1024 290 840 270080 25.1451 13.5165 230.3 419.754 688.876 689.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1690 3.2e-05 1024 210 420 577280 47.5051 26.9284 618.365 837.93 1530.89 1531.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 970 0.000128 2048 150 840 132480 18.1638 14.3749 535.775 419.344 987.764 987.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 330 0.000512 1024 100 480 2560 5.51869 1.63021 3.87184 58.671 69.8491 69.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1230 0.000128 2048 200 900 136320 18.0812 14.379 569.848 418.873 1021.29 1021.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1110 3.2e-05 2048 50 1500 600480 70.9288 56.2995 1395.74 1675.07 3198.15 3198.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1970 0.001024 512 80 420 18960 0.39376 2.66906 25.6227 28.7311 28.7878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 670 0.001024 4096 250 2340 9000 2.71565 53.2195 104.381 160.36 160.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 890 3.2e-05 2048 235 3300 453120 129.033 56.0117 2544.65 1668.67 4398.56 4398.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1550 0.000128 1024 480 780 124800 11.6141 6.86269 81.8951 229.855 330.359 330.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1410 6.4e-05 1024 290 840 268800 25.0789 13.5056 188.059 417.366 644.173 644.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1690 3.2e-05 1024 210 420 576000 47.6795 26.9381 676.376 836.971 1588.13 1588.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 970 0.000128 2048 150 840 132480 18.2247 14.3554 533.104 418.879 984.665 984.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 330 0.000512 1024 100 480 1920 5.57539 1.63386 3.05805 58.6527 69.0778 69.2027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1230 0.000128 2048 200 900 135680 17.9674 14.3548 616.023 417.669 1066.13 1066.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1110 3.2e-05 2048 50 1500 600320 70.6502 56.1026 1184.35 1675.6 2986.81 2986.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1970 0.001024 512 80 420 18880 0.38656 2.36134 25.5882 28.3787 28.4376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 670 0.001024 4096 250 2340 8960 2.71501 44.6894 104.37 151.816 151.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 890 3.2e-05 2048 235 3300 455680 128.8 55.9841 2169.5 1675.54 4030.02 4030.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1550 0.000128 1024 480 780 124160 11.534 6.81578 69.5416 227.899 315.919 316.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1410 6.4e-05 1024 290 840 268800 25.1642 13.9546 159.538 419.127 617.945 618.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1690 3.2e-05 1024 210 420 576000 47.5184 26.8885 647.763 837.902 1560.24 1560.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 970 0.000128 2048 150 840 131840 18.1049 14.3377 565.383 417.662 1015.59 1015.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 330 0.000512 1024 100 480 2560 5.51405 1.64179 3.79782 59.4454 70.5517 70.6806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1230 0.000128 2048 200 900 136704 18.0098 14.3647 342.79 419.134 794.409 794.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1110 3.2e-05 2048 50 1500 600768 70.7566 56.082 2535.71 1675.66 4338.32 4338.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1970 0.001024 512 80 420 19056 0.388928 4.864 25.6358 30.9309 30.9874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 670 0.001024 4096 250 2340 9120 2.72339 94.6381 104.638 202.043 202.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 890 3.2e-05 2048 235 3300 456192 128.548 56.0292 4640.69 1673.58 6499.06 6499.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1550 0.000128 1024 480 780 125184 11.6083 6.86064 149.029 229.684 397.317 397.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1410 6.4e-05 1024 290 840 269568 25.1394 13.7134 342.539 418.314 799.866 799.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1690 3.2e-05 1024 210 420 577536 47.4164 26.921 392.447 837.526 1304.47 1304.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 970 0.000128 2048 150 840 132480 18.1562 14.3457 331.811 418.874 783.295 783.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 330 0.000512 1024 100 480 3072 5.46499 1.63021 2.9417 58.2188 68.4101 68.5465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1230 0.000128 2048 200 900 136320 17.9652 14.3928 215.363 418.902 666.732 666.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1110 3.2e-05 2048 50 1500 600576 70.6138 56.0292 1585.04 1677.17 3388.96 3389.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1970 0.001024 512 80 420 19008 0.38912 3.09731 25.6473 29.1772 29.2344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 670 0.001024 4096 250 2340 9024 2.71344 59.1729 104.462 166.392 166.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 890 3.2e-05 2048 235 3300 454656 128.757 55.9118 2895.51 1674.27 4754.64 4754.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1550 0.000128 1024 480 780 125184 11.6047 6.85475 93.2558 230.989 342.835 342.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1410 6.4e-05 1024 290 840 268800 25.1572 13.4922 214.23 418.731 671.836 671.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 1690 3.2e-05 1024 210 420 576000 47.5153 26.8733 529.873 849.174 1453.6 1453.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 970 0.000128 2048 150 840 132096 18.1228 14.3753 210.022 432.087 674.709 674.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 330 0.000512 1024 100 480 3072 5.47264 1.64147 2.31181 59.3753 68.9513 69.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1230 0.000128 2048 200 900 136512 18.0304 14.4228 176.868 419.093 628.522 628.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1110 3.2e-05 2048 50 1500 600192 70.7603 56.3003 1301.62 1674.64 3103.43 3103.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1970 0.001024 512 80 420 18864 0.38912 2.5129 25.565 28.5086 28.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 670 0.001024 4096 250 2340 8928 2.71184 48.1731 104.092 155.022 155.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 890 3.2e-05 2048 235 3300 451584 129.275 55.9427 2364.81 1668.32 4218.55 4218.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1550 0.000128 1024 480 780 124416 11.6153 6.85475 76.0267 228.797 323.428 323.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1410 6.4e-05 1024 290 840 267264 25.1548 13.4943 175.072 417.304 631.181 631.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1690 3.2e-05 1024 210 420 576000 47.6588 26.9148 538.657 837.341 1450.73 1450.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 970 0.000128 2048 150 840 132480 18.1794 14.357 471.873 419.078 923.588 923.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 12 60 330 0.000512 1024 100 480 0 1.55267 0.004288 56.3937 58.0303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1230 0.000128 2048 200 900 135936 18.039 14.3483 493.548 418.814 944.859 944.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1110 3.2e-05 2048 50 1500 599808 70.7792 56.0253 1174.67 1675.01 2976.59 2976.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1970 0.001024 512 80 420 18816 0.385024 2.29018 25.5674 28.2852 28.3415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 670 0.001024 4096 250 2340 8832 2.70131 43.8923 103.857 150.496 150.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 890 3.2e-05 2048 235 3300 448512 129.11 55.7101 2118.29 1664.76 3968.05 3968.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1550 0.000128 1024 480 780 124416 11.5853 6.84918 68.1829 230.029 316.776 316.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1410 6.4e-05 1024 290 840 267264 25.0122 13.4469 156.805 416.449 611.873 611.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1690 3.2e-05 1024 210 420 574464 47.6951 26.8676 507.858 836.579 1419.16 1419.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 970 0.000128 2048 150 840 132096 18.1723 14.3347 465.551 418.821 916.999 917.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 12 60 330 0.000512 1024 100 480 0 1.55853 0.004096 49.8164 51.4598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1230 0.000128 2048 200 900 135360 18.0396 14.4056 488.303 421.917 942.782 942.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1110 3.2e-05 2048 50 1500 600000 70.76 56.0203 1020.36 1690.18 2837.42 2837.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1970 0.001024 512 80 420 18720 0.38528 2.08138 25.6512 28.1613 28.2183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 670 0.001024 4096 250 2340 8880 2.71747 37.9105 105.375 146.046 146.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 890 3.2e-05 2048 235 3300 453120 128.868 55.9204 1859.88 1685.2 3730.06 3730.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1550 0.000128 1024 480 780 124800 11.6155 6.86016 60.1133 231.014 309.728 309.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1410 6.4e-05 1024 290 840 268800 25.0328 13.4982 138.02 424.715 601.424 601.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1690 3.2e-05 1024 210 420 572160 47.7677 26.8513 598.684 842.595 1516.06 1516.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 970 0.000128 2048 150 840 131520 18.1637 14.4154 460.001 421.864 914.552 914.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 12 60 330 0.000512 1024 100 480 0 1.64454 0.004096 58.9478 60.6751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1230 0.000128 2048 200 900 136640 18.0797 14.3968 329.016 419.043 780.646 780.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1110 3.2e-05 2048 50 1500 600768 70.8833 56.2219 2417.01 1675.58 4219.81 4219.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1970 0.001024 512 80 420 19040 0.387072 4.46464 25.6246 30.5189 30.5764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 670 0.001024 4096 250 2340 9128 2.72499 91.4534 104.722 198.943 199.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 890 3.2e-05 2048 235 3300 455168 129.108 56.0636 4405.92 1672.61 6263.9 6264.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1550 0.000128 1024 480 780 124992 11.6668 6.9504 141.203 230.814 390.77 390.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1410 6.4e-05 1024 290 840 269696 25.1984 13.5232 324.556 418.321 781.763 781.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1690 3.2e-05 1024 210 420 577920 47.5343 27.0524 370.011 837.691 1282.45 1282.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 970 0.000128 2048 150 840 132608 18.2016 14.3568 317.443 418.971 769.075 769.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 330 0.000512 1024 100 480 3584 5.45875 1.6384 3.26557 58.4729 68.9906 69.1261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1230 0.000128 2048 200 900 136192 17.9977 14.4279 209.359 418.538 660.433 660.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1110 3.2e-05 2048 50 1500 600320 70.7444 56.1176 1527.25 1674.92 3329.14 3329.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1970 0.001024 512 80 420 18928 0.386592 2.9321 25.593 28.9538 29.0124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 670 0.001024 4096 250 2340 9072 2.7177 58.1122 104.706 165.579 165.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 890 3.2e-05 2048 235 3300 455168 128.894 55.9943 2787.21 1672.55 4644.85 4645.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1550 0.000128 1024 480 780 124544 11.6625 6.85786 89.2198 228.697 336.569 336.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1410 6.4e-05 1024 290 840 268800 25.2215 13.5148 205.249 418.346 662.493 662.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1690 3.2e-05 1024 210 420 577024 47.414 26.8927 235.906 836.455 1146.83 1146.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 970 0.000128 2048 150 840 132160 18.1436 14.3667 202.119 418.474 653.204 653.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 330 0.000512 1024 100 480 1792 5.47722 1.58515 1.9192 56.9988 66.1378 66.2742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1230 0.000128 2048 200 900 136416 18.0596 14.388 177.228 419.094 628.881 628.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1110 3.2e-05 2048 50 1500 600096 70.9677 56.2402 1284.21 1676.09 3087.62 3087.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1970 0.001024 512 80 420 18816 0.386336 2.47808 25.5659 28.4725 28.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 670 0.001024 4096 250 2340 8904 2.71206 47.686 104.213 154.656 154.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 890 3.2e-05 2048 235 3300 451584 129.762 56.1086 2332.52 1674.95 4193.53 4193.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1550 0.000128 1024 480 780 124992 11.6784 6.85498 75.8946 230.064 324.62 324.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1410 6.4e-05 1024 290 840 268800 25.2693 13.5292 173.639 418.825 631.424 631.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1690 3.2e-05 1024 210 420 575232 47.6328 26.9331 201.711 839.704 1116.14 1116.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 970 0.000128 2048 150 840 132384 18.1971 14.368 172.538 419.036 624.241 624.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 330 0.000512 1024 100 480 2688 5.42406 1.58928 2.41504 57.3905 66.9793 67.1116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1230 0.000128 2048 200 900 136192 17.9936 14.513 155.456 419.189 607.263 607.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1110 3.2e-05 2048 50 1500 600320 70.6627 56.0134 1132.98 1676.6 2936.37 2936.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1970 0.001024 512 80 420 18816 0.387712 2.15213 25.5989 28.1814 28.2399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 670 0.001024 4096 250 2340 8960 2.72269 40.8383 104.792 148.394 148.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 890 3.2e-05 2048 235 3300 451584 129.382 56.0005 2051.52 1674.91 3911.99 3912.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1550 0.000128 1024 480 780 123648 11.6902 6.85798 66.4427 230.116 315.234 315.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1410 6.4e-05 1024 290 840 268800 25.1756 13.498 153.184 418.852 610.864 611.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 1690 3.2e-05 1024 210 420 577024 47.5064 26.8686 477.722 840.381 1392.63 1392.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 970 0.000128 2048 150 840 131712 18.1392 14.3789 150.545 419.129 602.293 602.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 60 330 0.000512 1024 100 480 0 1.51389 0.004608 55.0266 56.6278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1230 0.000128 2048 200 900 135520 18.0962 14.3849 138.705 418.605 589.906 590.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1110 3.2e-05 2048 50 1500 599200 70.9811 56.3649 1000.05 1673.76 2801.27 2801.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1970 0.001024 512 80 420 18760 0.385024 1.84538 25.5925 27.8655 27.9224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 670 0.001024 4096 250 2340 8680 2.69606 35.6531 103.517 141.911 141.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 890 3.2e-05 2048 235 3300 448000 128.69 55.5571 1795.74 1659.41 3639.59 3639.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1550 0.000128 1024 480 780 123200 11.6259 6.85526 59.1463 227.631 305.39 305.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1410 6.4e-05 1024 290 840 264320 25.2556 13.4216 132.422 415.077 586.336 586.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1690 3.2e-05 1024 210 420 573440 47.9415 26.901 492.719 836.615 1404.34 1404.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 970 0.000128 2048 150 840 132160 18.2598 14.3865 434.354 418.518 885.625 885.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 14 60 330 0.000512 1024 100 480 0 1.51552 0.00528 55.2543 56.8558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1230 0.000128 2048 200 900 136704 18.0347 14.3557 311.777 419.207 763.487 763.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1110 3.2e-05 2048 50 1500 600832 70.7186 56.3425 2297.85 1676.26 4101.28 4101.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1970 0.001024 512 80 420 19072 0.38912 4.2255 25.6566 30.3145 30.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 670 0.001024 4096 250 2340 9088 2.72429 85.7354 104.563 193.068 193.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 890 3.2e-05 2048 235 3300 456704 128.695 56.039 4161.89 1675.63 6022.44 6022.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1550 0.000128 1024 480 780 125440 11.6348 6.85264 135.577 231.065 385.265 385.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1410 6.4e-05 1024 290 840 270336 25.1026 13.4981 310.304 419.073 768.145 768.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1690 3.2e-05 1024 210 420 577536 47.3456 26.884 354.838 841.926 1271.16 1271.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 970 0.000128 2048 150 840 132608 18.1538 14.4287 302.6 419.208 754.497 754.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 330 0.000512 1024 100 480 4096 5.46653 1.66733 3.55184 59.115 69.9506 70.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1230 0.000128 2048 200 900 136192 17.963 14.347 212.111 418.305 662.833 662.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1110 3.2e-05 2048 50 1500 600576 70.6728 56.2173 1560.82 1676.95 3364.76 3364.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1970 0.001024 512 80 420 18944 0.386848 2.83443 25.6266 28.8904 28.9474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 670 0.001024 4096 250 2340 8960 2.70998 58.0659 104.289 165.107 165.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 890 3.2e-05 2048 235 3300 454656 128.512 55.9412 2796.1 1671.49 4652.23 4652.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1550 0.000128 1024 480 780 124928 11.6064 6.8609 91.0362 228.28 337.91 338.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1410 6.4e-05 1024 290 840 268288 25.1748 13.4861 209.38 418.08 666.281 666.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1690 3.2e-05 1024 210 420 577536 47.3337 26.8844 240.586 838.848 1153.81 1153.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 970 0.000128 2048 150 840 132096 18.129 14.3412 206.105 418.296 656.97 657.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 330 0.000512 1024 100 480 4096 5.47875 1.67494 2.8815 58.8277 69.0173 69.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1230 0.000128 2048 200 900 135936 18.0077 14.3538 177.372 418.763 628.61 628.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1110 3.2e-05 2048 50 1500 599808 70.7317 56.0094 1297.88 1674.8 3099.54 3099.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1970 0.001024 512 80 420 18816 0.397536 2.41254 25.5673 28.4221 28.4795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 670 0.001024 4096 250 2340 8832 2.70746 47.9122 103.849 154.511 154.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 890 3.2e-05 2048 235 3300 448512 129.129 55.6567 2289.05 1664.55 4138.58 4138.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1550 0.000128 1024 480 780 124416 11.5857 6.88522 75.3108 227.904 321.815 321.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1410 6.4e-05 1024 290 840 267264 25.0259 13.4797 173.302 416.398 628.367 628.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1690 3.2e-05 1024 210 420 574464 47.5668 26.8631 200.392 836.47 1111.45 1111.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 970 0.000128 2048 150 840 132096 18.1524 14.4059 172.9 418.699 624.262 624.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 60 330 0.000512 1024 100 480 0 1.56093 0.004736 56.31 57.9591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1230 0.000128 2048 200 900 136192 17.9839 14.3585 165.697 418.679 616.832 616.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1110 3.2e-05 2048 50 1500 600064 70.7704 56.1951 1205.15 1677.44 3009.65 3009.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1970 0.001024 512 80 420 18688 0.385344 2.07872 25.5404 28.0469 28.1047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 670 0.001024 4096 250 2340 8704 2.6992 43.5753 103.611 149.929 149.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 890 3.2e-05 2048 235 3300 450560 129.487 55.8511 2095.76 1671.99 3953.29 3953.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1550 0.000128 1024 480 780 124928 11.6201 6.84442 70.3539 229.556 318.504 318.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1410 6.4e-05 1024 290 840 266240 25.2394 14.1742 160.058 418.299 617.927 618.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1690 3.2e-05 1024 210 420 573440 47.4776 26.8194 186.888 836.124 1097.47 1097.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 970 0.000128 2048 150 840 132096 18.1403 14.3368 161.167 418.749 612.492 612.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 60 330 0.000512 1024 100 480 0 1.56256 0.005536 56.4144 58.0645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1230 0.000128 2048 200 900 134400 17.9801 14.32 148.968 416.475 597.856 597.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1110 3.2e-05 2048 50 1500 600320 70.6517 56.0271 1099.03 1676.3 2902.11 2902.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1970 0.001024 512 80 420 18560 0.383072 1.78509 25.4897 27.7017 27.7582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 670 0.001024 4096 250 2340 8640 2.69107 39.602 103.538 145.873 145.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 890 3.2e-05 2048 235 3300 450560 129.797 56.0311 1922.3 1677.1 3785.42 3785.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1550 0.000128 1024 480 780 122880 11.4811 6.82147 64.2598 227.415 310.106 310.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1410 6.4e-05 1024 290 840 261120 25.1395 13.325 142.763 412.659 594.048 594.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1690 3.2e-05 1024 210 420 573440 48.0138 26.8878 441.524 841.735 1358.32 1358.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 970 0.000128 2048 150 840 130560 18.09 14.3319 143.811 416.542 592.876 592.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 60 330 0.000512 1024 100 480 0 1.51968 0.00432 54.9718 56.5773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1230 0.000128 2048 200 896 136064 18.0924 14.4056 445.102 419.467 897.182 897.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1110 3.2e-05 2048 50 1472 602624 70.6095 56.2073 1917.94 1677.55 3722.41 3722.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1970 0.001024 512 80 448 19072 0.388384 3.84682 25.5398 29.8178 29.8729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 670 0.001024 4096 250 2304 9312 2.7201 75.0076 104.822 182.593 182.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 890 3.2e-05 2048 235 3328 454656 129.211 56.1583 3630.34 1676.91 5492.81 5492.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1550 0.000128 1024 480 768 126976 11.5462 6.8505 115.672 242.241 376.438 376.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1410 6.4e-05 1024 290 832 268288 25.1708 13.4984 263.659 433.037 735.525 735.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1690 3.2e-05 1024 210 384 576000 47.9433 26.8759 482.868 838.534 1396.39 1396.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 970 0.000128 2048 150 832 134400 18.1651 14.3401 393.935 433.351 859.897 859.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 330 0.000512 1024 100 448 4608 5.41392 1.66573 4.40294 62.8858 74.5274 74.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1230 0.000128 2048 200 896 135936 18.1535 14.3533 451.316 419.157 903.096 903.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1110 3.2e-05 2048 50 1472 602624 70.6706 55.9914 1233.77 1676.05 3036.59 3036.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1970 0.001024 512 80 448 19008 0.389088 2.49651 25.6307 28.559 28.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 670 0.001024 4096 250 2304 9280 2.72182 48.1455 104.726 155.636 155.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 890 3.2e-05 2048 235 3328 454656 129.264 55.9921 2324.7 1676.23 4186.39 4186.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1550 0.000128 1024 480 768 126976 11.5665 6.83126 74.6815 229.682 322.893 323.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1410 6.4e-05 1024 290 832 268288 25.2083 13.7398 169.728 419.033 627.863 627.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1690 3.2e-05 1024 210 384 575488 48.038 26.8835 464.588 837.868 1377.54 1377.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 970 0.000128 2048 150 832 134400 18.2309 14.3575 411.261 419.184 863.142 863.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 330 0.000512 1024 100 448 4096 5.46928 1.66979 3.9673 61.4913 72.7577 72.8886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1230 0.000128 2048 200 896 135552 18.0946 14.3576 450.828 418.903 902.293 902.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1110 3.2e-05 2048 50 1472 602496 70.6962 56.1465 1465.46 1677.19 3269.59 3269.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1970 0.001024 512 80 448 19008 0.38912 2.1296 25.666 28.2262 28.2876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 670 0.001024 4096 250 2304 9216 2.7233 39.6206 104.645 147.032 147.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 890 3.2e-05 2048 235 3328 451584 129.324 56.0469 1913.44 1674.13 3773.13 3773.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1550 0.000128 1024 480 768 126720 11.5486 6.8263 62.2641 231.264 312.031 312.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1410 6.4e-05 1024 290 832 267264 25.1907 13.5621 141.469 418.722 599.096 599.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1690 3.2e-05 1024 210 384 574464 47.8801 26.8594 507.091 837.227 1419.22 1419.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 970 0.000128 2048 150 832 134016 18.1531 14.3783 408.7 418.843 860.176 860.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 330 0.000512 1024 100 448 3072 5.46445 1.63498 3.16317 60.8708 71.2859 71.4143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1230 0.000128 2048 200 896 135168 18.0983 14.3562 447.783 418.301 898.65 898.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1110 3.2e-05 2048 50 1472 602112 70.8282 56.0251 1340.73 1676.94 3144.63 3144.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1970 0.001024 512 80 448 18944 0.387072 1.86982 25.6375 27.9368 27.9932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 670 0.001024 4096 250 2304 9216 2.72515 34.9102 104.814 142.492 142.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 890 3.2e-05 2048 235 3328 450560 129.462 55.9329 1644.89 1671.47 3501.94 3502.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1550 0.000128 1024 480 768 125952 11.5553 6.84038 87.9574 232.897 339.383 339.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1410 6.4e-05 1024 290 832 266240 25.3058 13.4847 166.107 418.079 623.14 623.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1690 3.2e-05 1024 210 384 575488 48.0494 26.89 506.442 838.659 1420.21 1420.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 970 0.000128 2048 150 832 133632 18.1778 14.334 423.886 418.371 874.881 874.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 330 0.000512 1024 100 448 4096 5.47754 1.67024 3.85725 61.3451 72.5051 72.6223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1230 0.000128 2048 200 896 136000 18.1278 14.411 362.406 419.094 814.145 814.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1110 3.2e-05 2048 50 1472 602560 70.8039 56.1838 2577.94 1676.3 4381.34 4381.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1970 0.001024 512 80 448 19040 0.386016 5.32358 25.6329 31.3858 31.4418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 670 0.001024 4096 250 2304 9320 2.72506 100.927 104.81 208.508 208.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 890 3.2e-05 2048 235 3328 454400 129.484 56.1898 4872.53 1675.52 6733.92 6734.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1550 0.000128 1024 480 768 127040 11.5954 6.86899 156.548 231.682 406.824 406.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1410 6.4e-05 1024 290 832 268160 25.2943 13.7544 357.131 419.08 815.415 815.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1690 3.2e-05 1024 210 384 576000 47.6593 26.9396 610.168 837.809 1522.74 1522.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 970 0.000128 2048 150 832 134400 18.2189 14.4117 554.824 419.118 1006.67 1006.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 330 0.000512 1024 100 448 3840 5.41258 1.62867 5.24045 58.3839 70.8217 70.9514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1230 0.000128 2048 200 896 136000 18.0878 14.3729 539.858 419.541 991.972 992.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1110 3.2e-05 2048 50 1472 602240 70.7018 56.0865 1573.83 1676.89 3377.62 3377.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1970 0.001024 512 80 448 18960 0.387424 3.33523 25.622 29.3865 29.4414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 670 0.001024 4096 250 2304 9280 2.72384 61.4918 104.897 169.156 169.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 890 3.2e-05 2048 235 3328 453120 129.504 56.0535 2960.7 1676.83 4823.29 4823.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1550 0.000128 1024 480 768 126720 11.5919 6.86342 96.2553 230.138 344.983 345.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1410 6.4e-05 1024 290 832 267520 25.2333 13.5145 218.364 419.508 676.779 676.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1690 3.2e-05 1024 210 384 576000 47.6093 26.9163 548.608 838.499 1461.79 1461.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 970 0.000128 2048 150 832 134400 18.1624 14.3667 507.294 419.556 959.486 959.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 330 0.000512 1024 100 448 3840 5.40646 1.62934 5.26349 59.7822 72.2331 72.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1230 0.000128 2048 200 896 135840 18.1127 14.4001 540.628 419.194 992.447 992.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1110 3.2e-05 2048 50 1472 601920 70.9242 56.1319 1299.82 1676.6 3103.59 3103.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1970 0.001024 512 80 448 18960 0.389888 2.71245 25.6453 28.7912 28.8476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 670 0.001024 4096 250 2304 9240 2.72717 50.6225 104.893 158.286 158.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 890 3.2e-05 2048 235 3328 449280 129.847 55.9868 2429.21 1670.58 4285.82 4285.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1550 0.000128 1024 480 768 125760 11.5833 6.86275 78.3047 231.316 328.197 328.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1410 6.4e-05 1024 290 832 266880 25.2488 13.5086 179.299 417.699 635.913 636.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1690 3.2e-05 1024 210 384 574080 47.9038 26.9297 606.777 841.141 1522.92 1523.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 970 0.000128 2048 150 832 133920 18.184 14.3586 504.056 419.189 955.896 955.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 330 0.000512 1024 100 448 3840 5.43309 1.63094 5.32842 58.4177 70.9628 71.0902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1230 0.000128 2048 200 896 135040 18.0066 14.3932 588.642 417.697 1038.85 1038.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1110 3.2e-05 2048 50 1472 602240 70.5619 55.995 1118.56 1675.73 2920.95 2921.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1970 0.001024 512 80 448 18880 0.385056 2.44813 25.6104 28.4853 28.5412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 670 0.001024 4096 250 2304 9120 2.71597 43.5233 104.38 150.661 150.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 890 3.2e-05 2048 235 3328 450560 129.678 55.9807 2094.85 1675.66 3956.36 3956.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1550 0.000128 1024 480 768 125440 11.4993 6.83827 67.5837 231.213 317.259 317.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1410 6.4e-05 1024 290 832 266240 25.3135 13.5004 154.668 420.962 614.597 614.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1690 3.2e-05 1024 210 384 576000 47.5932 26.8845 582.809 837.903 1495.35 1495.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 970 0.000128 2048 150 832 133760 18.0513 14.537 483.633 429.208 945.541 945.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 330 0.000512 1024 100 448 2560 5.51197 1.6417 3.51005 58.3317 69.1527 69.2773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1230 0.000128 2048 200 896 135200 18.1777 14.4241 643.552 419.438 1095.7 1095.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1110 3.2e-05 2048 50 1472 602400 70.8264 56.248 1023.81 1677.68 2828.68 2828.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1970 0.001024 512 80 448 18800 0.386624 2.09414 25.5916 28.115 28.1741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 670 0.001024 4096 250 2304 9000 2.70336 38.5184 104.04 145.306 145.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 890 3.2e-05 2048 235 3328 448000 129.613 55.7796 1908.88 1666.86 3761.32 3761.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1550 0.000128 1024 480 768 124800 11.6106 6.84438 61.5888 228.492 308.665 308.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1410 6.4e-05 1024 290 832 265600 25.253 13.4893 140.972 417.032 596.896 597.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1690 3.2e-05 1024 210 384 572800 47.902 26.9298 625.508 837.795 1538.3 1538.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 970 0.000128 2048 150 832 133600 18.2034 14.3709 573.783 419.459 1025.93 1026.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 330 0.000512 1024 100 448 3200 5.49754 1.6425 4.61696 51.9784 63.8889 64.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1230 0.000128 2048 200 896 135936 18.0398 14.4589 333.044 418.833 784.492 784.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1110 3.2e-05 2048 50 1472 602496 70.639 56.0741 2387.57 1675.21 4189.6 4189.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1970 0.001024 512 80 448 19056 0.3872 4.97203 25.6473 31.0497 31.1071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 670 0.001024 4096 250 2304 9312 2.72246 92.3587 104.791 199.915 199.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 890 3.2e-05 2048 235 3328 453120 129.379 55.9883 4494.8 1672.23 6352.59 6352.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1550 0.000128 1024 480 768 126720 11.5605 6.86461 145.52 229.94 394.018 394.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1410 6.4e-05 1024 290 832 267264 25.2208 13.5087 330.887 418.2 787.978 788.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1690 3.2e-05 1024 210 384 575232 47.5943 26.9189 362.105 839.233 1276.01 1276.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 970 0.000128 2048 150 832 134208 18.1023 14.3905 314.13 418.885 765.613 765.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 330 0.000512 1024 100 448 3840 5.39923 1.6327 3.25517 58.2035 68.6469 68.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1230 0.000128 2048 200 896 135552 18.0057 14.418 207.706 418.949 659.188 659.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1110 3.2e-05 2048 50 1472 602496 70.5196 55.9985 1491.94 1677.38 3295.94 3296.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1970 0.001024 512 80 448 19008 0.387072 3.1753 25.6633 29.2679 29.3252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 670 0.001024 4096 250 2304 9216 2.72019 57.1535 104.652 164.568 164.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 890 3.2e-05 2048 235 3328 451584 129.325 55.9717 2806.84 1674.33 4666.66 4666.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1550 0.000128 1024 480 768 126720 11.551 6.85453 91.3751 230.225 340.138 340.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1410 6.4e-05 1024 290 832 267264 25.1831 13.6318 207.399 430.775 677.15 677.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1690 3.2e-05 1024 210 384 574464 47.6282 26.8619 466.376 837.257 1378.29 1378.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 970 0.000128 2048 150 832 134016 18.0867 14.3995 198.127 419.07 649.782 649.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 330 0.000512 1024 100 448 3072 5.47114 1.63568 2.37763 59.3813 69.0173 69.1427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1230 0.000128 2048 200 896 135936 18.0682 14.4794 171.512 419.5 623.671 623.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1110 3.2e-05 2048 50 1472 601920 70.6747 56.0795 1221.43 1676.08 3024.36 3024.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1970 0.001024 512 80 448 18864 0.385376 2.57462 25.5959 28.599 28.6597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 670 0.001024 4096 250 2304 9216 2.72845 46.8091 104.885 154.467 154.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 890 3.2e-05 2048 235 3328 451584 129.247 55.9786 2303.02 1670.15 4158.59 4158.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1550 0.000128 1024 480 768 125568 11.5479 6.85674 74.4552 228.181 321.17 321.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1410 6.4e-05 1024 290 832 264960 25.2923 13.4882 168.227 417.707 624.869 624.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1690 3.2e-05 1024 210 384 573696 47.8422 26.9128 478.706 838.145 1391.76 1391.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 970 0.000128 2048 150 832 134208 18.1646 14.362 450.991 419.434 903.055 903.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 330 0.000512 1024 100 448 2304 5.32006 1.55821 3.1928 57.5248 67.7512 67.8848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1230 0.000128 2048 200 896 135168 18.0996 14.3454 470.258 418.814 921.632 921.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1110 3.2e-05 2048 50 1472 602112 70.6947 56.0232 1084.48 1675.01 2886.31 2886.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1970 0.001024 512 80 448 18816 0.386368 2.33082 25.5823 28.3413 28.3955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 670 0.001024 4096 250 2304 9024 2.7119 41.1716 104.041 147.968 148.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 890 3.2e-05 2048 235 3328 448512 129.157 55.6298 2019.46 1665.53 3869.97 3870.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1550 0.000128 1024 480 768 125952 11.522 6.85414 65.8556 227.114 311.475 311.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1410 6.4e-05 1024 290 832 264192 25.2451 13.5084 148.134 416.446 603.49 603.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1690 3.2e-05 1024 210 384 574464 47.7219 26.8603 449.775 840.025 1364.53 1364.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 970 0.000128 2048 150 832 133632 18.124 14.4089 442.089 418.835 893.556 893.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 12 64 330 0.000512 1024 100 448 0 1.56058 0.00432 56.3927 58.0392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1230 0.000128 2048 200 896 135360 18.0343 14.3667 469.404 418.267 920.184 920.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1110 3.2e-05 2048 50 1472 600960 70.7418 56.0827 956.65 1675.52 2759.1 2759.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1970 0.001024 512 80 448 18720 0.385504 2.13088 25.5652 28.1252 28.1826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 670 0.001024 4096 250 2304 9120 2.73088 37.1619 104.899 144.836 144.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 890 3.2e-05 2048 235 3328 445440 130.144 55.9063 1777.26 1670.41 3633.92 3634.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1550 0.000128 1024 480 768 124800 11.6307 6.85894 57.6489 228.377 304.646 304.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1410 6.4e-05 1024 290 832 264960 25.2915 13.5941 132.669 417.958 589.674 589.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1690 3.2e-05 1024 210 384 572160 47.727 26.8407 541.356 835.288 1451.37 1451.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 970 0.000128 2048 150 832 133440 18.1328 14.4368 440.661 418.251 891.587 891.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 330 0.000512 1024 100 448 3840 5.43014 1.6425 5.11661 58.5401 70.8827 71.0103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1230 0.000128 2048 200 896 135968 18.1107 14.4429 313.891 419.403 765.958 766.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1110 3.2e-05 2048 50 1472 602336 70.8505 56.1866 2235.87 1677.2 4040.21 4040.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1970 0.001024 512 80 448 19040 0.38768 4.59776 25.6553 30.6844 30.7425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 670 0.001024 4096 250 2304 9296 2.72589 87.0223 104.85 194.642 194.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 890 3.2e-05 2048 235 3328 453376 129.629 56.0824 4208.25 1674.1 6068.26 6068.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1550 0.000128 1024 480 768 126784 11.5924 6.86634 135.581 231.257 385.43 385.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1410 6.4e-05 1024 290 832 267008 25.3052 13.525 307.506 418.689 765.182 765.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1690 3.2e-05 1024 210 384 575232 47.7334 26.9543 336.57 838.305 1249.73 1249.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 970 0.000128 2048 150 832 134400 18.2015 14.3808 294.142 419.33 746.156 746.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 330 0.000512 1024 100 448 4480 5.37242 1.64058 3.56784 58.516 69.2533 69.3903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1230 0.000128 2048 200 896 135744 18.0256 14.3736 200.839 418.597 651.95 652.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1110 3.2e-05 2048 50 1472 602112 70.6668 56.0643 1417.65 1675.15 3219.64 3219.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1970 0.001024 512 80 448 18928 0.386368 2.98598 25.6143 29.0282 29.0857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 670 0.001024 4096 250 2304 9184 2.7136 54.8908 104.464 162.113 162.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 890 3.2e-05 2048 235 3328 451584 129.533 56.0129 2664.89 1672.79 4523.42 4523.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1550 0.000128 1024 480 768 126336 11.5582 6.8649 86.432 230.117 335.1 335.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1410 6.4e-05 1024 290 832 267008 25.2248 14.1542 195.151 418.402 653.091 653.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1690 3.2e-05 1024 210 384 573440 47.6898 26.8952 215.956 836.469 1127.17 1127.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 970 0.000128 2048 150 832 133952 18.1084 14.3703 188.539 418.524 639.642 639.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 330 0.000512 1024 100 448 3584 5.31395 1.58515 2.58954 57.0694 66.7116 66.8447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1230 0.000128 2048 200 896 135744 18.0862 14.4155 169.936 418.815 621.362 621.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1110 3.2e-05 2048 50 1472 601440 70.9472 56.1029 1201.18 1674.94 3003.28 3003.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1970 0.001024 512 80 448 18816 0.384064 2.49587 25.5712 28.4931 28.5516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 670 0.001024 4096 250 2304 9072 2.7113 45.8791 104.183 152.815 152.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 890 3.2e-05 2048 235 3328 451584 129.754 56.1867 2262.05 1673.9 4122.08 4122.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1550 0.000128 1024 480 768 126336 11.6079 6.86899 73.1827 231.214 323.003 323.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1410 6.4e-05 1024 290 832 266112 25.3725 13.7225 166.54 418.528 624.323 624.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1690 3.2e-05 1024 210 384 572544 47.8387 26.9301 183.629 837.873 1096.43 1096.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 970 0.000128 2048 150 832 133728 18.1612 14.4207 161.047 418.732 612.463 612.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 330 0.000512 1024 100 448 2688 5.42198 1.58726 2.45171 57.3578 66.9757 67.1068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1230 0.000128 2048 200 896 135296 18.031 14.3444 149.653 419.251 601.393 601.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1110 3.2e-05 2048 50 1472 602112 70.5514 56.07 1056.06 1676.85 2859.64 2859.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1970 0.001024 512 80 448 18816 0.388992 2.19046 25.6205 28.2416 28.2992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 670 0.001024 4096 250 2304 8960 2.69981 39.731 103.954 146.427 146.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 890 3.2e-05 2048 235 3328 451584 129.409 55.9469 1981.18 1675.13 3841.86 3842.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1550 0.000128 1024 480 768 125440 11.6025 6.84736 64.0647 230.386 313.028 313.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1410 6.4e-05 1024 290 832 265216 25.355 13.4989 144.836 432.531 616.376 616.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1690 3.2e-05 1024 210 384 573440 47.8096 27.3904 420.224 845.272 1353.21 1353.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 970 0.000128 2048 150 832 133504 18.0807 14.3385 140.404 431.767 604.688 604.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 330 0.000512 1024 100 448 0 1.51245 0.004768 54.7637 56.3618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1230 0.000128 2048 200 896 135520 18.1097 14.4092 135.463 418.837 586.932 587.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1110 3.2e-05 2048 50 1472 601440 70.8852 56.0456 939.33 1675.36 2741.73 2741.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1970 0.001024 512 80 448 18760 0.385664 1.8889 25.6273 27.9452 28.0003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 670 0.001024 4096 250 2304 8960 2.71155 34.0009 104.264 141.02 141.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 890 3.2e-05 2048 235 3328 448000 128.705 55.4844 1745.79 1661.15 3591.33 3591.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1550 0.000128 1024 480 768 125440 11.5446 6.84851 57.4879 225.971 301.98 302.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1410 6.4e-05 1024 290 832 264320 25.2612 13.9325 128.213 415.508 583.068 583.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1690 3.2e-05 1024 210 384 573440 47.9226 26.8932 440.105 838.633 1353.72 1353.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 970 0.000128 2048 150 832 133280 18.2357 14.3784 411.926 418.955 863.603 863.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 14 64 330 0.000512 1024 100 448 0 1.51763 0.004224 55.2619 56.8637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1230 0.000128 2048 200 896 135936 18.0798 14.3607 311.544 419.553 763.65 763.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1110 3.2e-05 2048 50 1472 602624 70.6197 55.9939 2221.43 1677.73 4025.88 4025.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1970 0.001024 512 80 448 19008 0.386784 4.44326 25.6366 30.5083 30.5651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 670 0.001024 4096 250 2304 9280 2.72656 85.8352 104.822 193.427 193.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 890 3.2e-05 2048 235 3328 454656 129.341 56.0307 4152.35 1677 6014.92 6015.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1550 0.000128 1024 480 768 126976 11.5722 6.85021 135.564 233.493 387.61 387.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1410 6.4e-05 1024 290 832 268288 25.2014 13.4942 309.379 419.479 767.712 767.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1690 3.2e-05 1024 210 384 575488 47.5508 26.8943 337.095 842.227 1253.92 1254.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 970 0.000128 2048 150 832 134400 18.13 14.3392 294.357 423.688 750.617 750.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 330 0.000512 1024 100 448 4096 5.47139 1.66707 3.44166 59.0464 69.7826 69.9173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1230 0.000128 2048 200 896 135168 18.0268 14.3698 209.509 418.262 660.28 660.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1110 3.2e-05 2048 50 1472 602112 70.6077 56.1168 1491.34 1676.76 3294.93 3295.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1970 0.001024 512 80 448 18944 0.388032 2.92576 25.6409 28.997 29.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 670 0.001024 4096 250 2304 9216 2.72102 57.9148 104.803 165.482 165.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 890 3.2e-05 2048 235 3328 450560 129.459 55.8719 2731.58 1671.3 4588.4 4588.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1550 0.000128 1024 480 768 125952 11.5498 6.84954 90.6656 231.692 340.889 340.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1410 6.4e-05 1024 290 832 266240 25.2345 13.515 204.704 418.037 661.65 661.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1690 3.2e-05 1024 210 384 575488 47.5168 26.8861 225.857 838.481 1138.9 1139.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 970 0.000128 2048 150 832 133632 18.0857 14.4397 197.739 418.187 648.549 648.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 330 0.000512 1024 100 448 4096 5.4783 1.67117 2.95178 58.73 68.986 69.1258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1230 0.000128 2048 200 896 135168 18.0681 14.3666 174.059 419.112 625.714 625.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1110 3.2e-05 2048 50 1472 602112 70.6863 55.9877 1239.35 1676.19 3042.32 3042.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1970 0.001024 512 80 448 18816 0.387072 2.48045 25.596 28.5063 28.5657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 670 0.001024 4096 250 2304 9024 2.71603 45.828 104.112 152.701 152.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 890 3.2e-05 2048 235 3328 448512 129.168 55.6218 2251.73 1665.94 4102.66 4102.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1550 0.000128 1024 480 768 125952 11.5377 6.84749 75.0098 230.417 323.941 324.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1410 6.4e-05 1024 290 832 264192 25.231 13.4438 168.924 416.741 624.498 624.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1690 3.2e-05 1024 210 384 574464 47.5928 26.8729 188.257 837.228 1100.11 1100.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 970 0.000128 2048 150 832 133632 18.1027 14.4323 165.261 420.149 618.044 618.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 330 0.000512 1024 100 448 0 1.55866 0.005344 56.3481 57.9918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1230 0.000128 2048 200 896 135168 18.0699 14.4353 160.897 418.301 611.811 611.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1110 3.2e-05 2048 50 1472 602112 70.6068 56.1526 1142.52 1675.9 2945.28 2945.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1970 0.001024 512 80 448 18688 0.385024 2.13606 25.5446 28.1081 28.1672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 670 0.001024 4096 250 2304 8960 2.7095 42.6691 104.039 149.459 149.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 890 3.2e-05 2048 235 3328 450560 129.441 56.1207 2061.36 1670.44 3917.55 3917.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1550 0.000128 1024 480 768 124928 11.6255 6.84509 68.1319 232.752 319.485 319.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1410 6.4e-05 1024 290 832 266240 25.2267 13.484 156.612 421.261 616.741 616.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1690 3.2e-05 1024 210 384 573440 47.4879 26.8206 173.635 835.308 1083.41 1083.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 970 0.000128 2048 150 832 133120 18.0886 14.3388 152.733 418.23 603.487 603.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 64 330 0.000512 1024 100 448 0 1.56262 0.005408 57.4115 59.0601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1230 0.000128 2048 200 896 134400 17.9723 14.3217 147.738 416.414 596.556 596.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1110 3.2e-05 2048 50 1472 601600 70.5942 55.9964 1050.21 1676.03 2852.94 2853.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1970 0.001024 512 80 448 18560 0.38336 1.8473 25.4996 27.7746 27.8303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 670 0.001024 4096 250 2304 8960 2.7135 38.8478 104.378 145.98 146.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 890 3.2e-05 2048 235 3328 450560 129.813 56.0163 1902.1 1676.08 3764.2 3764.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1550 0.000128 1024 480 768 122880 11.4845 6.81802 62.4903 229.767 310.689 310.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1410 6.4e-05 1024 290 832 261120 25.1323 13.3226 141.017 412.6 592.23 592.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1690 3.2e-05 1024 210 384 573440 47.6792 26.8945 160.048 838.387 1073.17 1073.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 970 0.000128 2048 150 832 133120 18.0294 14.3815 140.015 416.337 588.862 588.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 330 0.000512 1024 100 448 0 1.51613 0.004736 54.6963 56.2998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1230 0.000128 2048 200 896 133632 18.0647 14.3413 139.672 417.165 589.352 589.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1110 3.2e-05 2048 50 1472 600576 70.6789 55.9556 994.472 1673.05 2794.26 2794.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1970 0.001024 512 80 448 18432 0.384224 1.68608 25.4587 27.571 27.6257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 670 0.001024 4096 250 2304 8832 2.70541 37.6566 104.013 144.417 144.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 890 3.2e-05 2048 235 3328 442368 128.38 55.0134 1754.71 1648.39 3586.69 3586.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1550 0.000128 1024 480 768 122880 11.498 6.82704 59.0705 226.489 304.016 304.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1410 6.4e-05 1024 290 832 258048 25.3051 13.3669 132.411 412.579 583.817 583.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1690 3.2e-05 1024 210 384 571392 47.6517 26.7366 399.886 832.516 1306.95 1307.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 970 0.000128 2048 150 832 132096 18.153 14.3299 380.38 417.227 830.189 830.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 330 0.000512 1024 100 448 0 1.56941 0.004256 56.6757 58.3278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1230 0.000128 2048 200 896 134272 18.2518 14.3844 461.658 419.259 913.666 913.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1110 3.2e-05 2048 50 1536 601472 71.2532 56.0968 3838.42 1676.32 5642.21 5642.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1970 0.001024 512 80 512 19024 0.390144 4.26784 25.6492 30.3485 30.4048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 670 0.001024 4096 250 2304 9344 2.72842 125.3 104.822 232.894 232.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 890 3.2e-05 2048 235 3328 453120 129.566 56.0586 3595.41 1675.5 5456.73 5456.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1550 0.000128 1024 480 768 124672 11.7188 6.83216 193.956 233.25 445.89 445.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1410 6.4e-05 1024 290 896 257792 26.1676 13.5107 468.801 419.087 927.723 927.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1690 3.2e-05 1024 210 384 573440 48.2536 26.9187 588.279 838.287 1501.9 1502.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 970 0.000128 2048 150 896 131200 18.3144 14.3462 487.077 419.273 939.114 939.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1230 0.000128 2048 200 896 134144 18.1576 14.3933 453.088 419.066 904.811 904.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1110 3.2e-05 2048 50 1536 601344 70.5559 56.0294 2252.68 1675.98 4055.35 4055.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1970 0.001024 512 80 512 19008 0.38912 5.01421 25.6468 31.0926 31.1479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 670 0.001024 4096 250 2304 9312 2.72723 84.1375 104.726 191.631 191.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 890 3.2e-05 2048 235 3328 452608 129.419 55.9524 4037.85 1676.04 5899.46 5899.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1550 0.000128 1024 480 768 124672 11.6539 6.84995 134.228 233.254 386.114 386.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1410 6.4e-05 1024 290 896 257536 25.9877 13.4969 316.989 418.984 775.634 775.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1690 3.2e-05 1024 210 384 572928 47.9648 26.8729 544.932 837.751 1457.68 1457.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 970 0.000128 2048 150 896 131072 18.2094 14.3428 471.988 419.092 923.733 923.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1230 0.000128 2048 200 896 134144 18.2014 14.3476 491.204 419.549 943.419 943.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1110 3.2e-05 2048 50 1536 601344 70.6386 56.1287 1456.47 1677.63 3260.98 3261.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1970 0.001024 512 80 512 18944 0.387232 3.29843 25.6369 29.3663 29.4224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 670 0.001024 4096 250 2304 9280 2.72387 54.5548 104.823 162.147 162.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 890 3.2e-05 2048 235 3328 452608 129.528 55.9841 2607.29 1677.64 4470.64 4470.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1550 0.000128 1024 480 768 124416 11.6858 6.83213 87.0214 229.794 335.464 335.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1410 6.4e-05 1024 290 896 257024 26.0185 13.5056 205.8 419.417 664.901 665.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1690 3.2e-05 1024 210 384 572416 48.0796 26.882 521.468 838.636 1435.23 1435.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 970 0.000128 2048 150 896 131072 18.2463 14.422 443.975 419.48 896.229 896.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1230 0.000128 2048 200 896 133632 18.1515 14.3995 487.799 418.558 939.021 939.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1110 3.2e-05 2048 50 1536 600960 70.5838 56.0092 1191.39 1675.79 2993.88 2993.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1970 0.001024 512 80 512 18912 0.395424 2.69392 25.6314 28.7648 28.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 670 0.001024 4096 250 2304 9216 2.71565 44.5957 104.554 151.909 151.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 890 3.2e-05 2048 235 3328 451584 129.307 55.9156 2128.18 1672.99 3986.59 3986.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1550 0.000128 1024 480 768 124416 11.6394 6.83622 71.0604 231.094 320.761 320.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1410 6.4e-05 1024 290 896 256512 26.0437 13.496 166.613 418.38 624.688 624.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1690 3.2e-05 1024 210 384 571392 48.0239 26.8739 518.416 836.451 1429.93 1430.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 970 0.000128 2048 150 896 130560 18.2432 14.3563 482.077 420.914 935.694 935.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1230 0.000128 2048 200 896 133632 18.1482 14.3483 485.423 417.946 935.976 936.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1110 3.2e-05 2048 50 1536 601088 70.7128 56.1193 1065.43 1675.49 2867.86 2867.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1970 0.001024 512 80 512 18816 0.385024 2.39472 25.5773 28.4028 28.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 670 0.001024 4096 250 2304 9216 2.72784 40.1508 104.72 147.646 147.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 890 3.2e-05 2048 235 3328 450560 129.482 55.9231 1896.25 1670.84 3752.68 3752.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1550 0.000128 1024 480 768 123904 11.649 6.83763 63.6388 231.729 313.981 314.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1410 6.4e-05 1024 290 896 256000 26.0459 13.482 149.618 417.726 607.03 607.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1690 3.2e-05 1024 210 384 571392 48.1956 27.0238 511.501 837.834 1424.71 1424.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 970 0.000128 2048 150 896 130560 18.2628 14.4391 480.928 417.948 931.681 931.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1230 0.000128 2048 200 896 133120 18.1109 14.357 485.658 418.049 936.286 936.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1110 3.2e-05 2048 50 1536 600960 70.582 56.021 976.857 1677.02 2780.59 2780.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1970 0.001024 512 80 512 18880 0.387328 2.14938 25.6617 28.2428 28.2972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 670 0.001024 4096 250 2304 9120 2.72195 36.9844 104.468 144.218 144.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 890 3.2e-05 2048 235 3328 450560 129.653 55.9688 1735.92 1677.85 3599.59 3599.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1550 0.000128 1024 480 768 122880 11.6142 6.81677 57.587 228.233 304.383 304.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1410 6.4e-05 1024 290 896 256000 26.0887 13.5944 136.99 419.502 596.328 596.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1690 3.2e-05 1024 210 384 570880 48.1718 26.9292 575.083 841.046 1491.4 1491.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 970 0.000128 2048 150 896 129920 18.2065 14.4404 476.39 417.98 927.12 927.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1230 0.000128 2048 200 896 133632 18.1558 14.4021 484.506 418.798 935.977 936.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1110 3.2e-05 2048 50 1536 600576 70.8675 56.0781 1451.78 1675.17 3254.01 3254.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1970 0.001024 512 80 512 18816 0.387936 2.02752 25.6284 28.0872 28.1453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 670 0.001024 4096 250 2304 9024 2.71408 33.035 104.035 139.831 139.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 890 3.2e-05 2048 235 3328 448512 129.161 55.6341 1599.85 1664.8 3449.64 3449.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1550 0.000128 1024 480 768 122880 11.6552 6.84032 54.3579 228.156 301.141 301.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1410 6.4e-05 1024 290 896 254976 25.9371 13.4885 126.536 416.438 582.557 582.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1690 3.2e-05 1024 210 384 571392 48.1275 26.8624 572.16 836.56 1483.88 1484.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 970 0.000128 2048 150 896 130560 18.2747 14.4178 475.986 418.743 927.53 927.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1230 0.000128 2048 200 896 133504 18.1351 14.4279 487.922 418.892 939.493 939.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1110 3.2e-05 2048 50 1536 600320 70.7439 56.088 1415.83 1675.46 3218.23 3218.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1970 0.001024 512 80 512 18816 0.394688 1.86982 25.6528 27.9593 28.0161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 670 0.001024 4096 250 2304 8960 2.70861 30.9343 103.871 137.557 137.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 890 3.2e-05 2048 235 3328 451584 129.385 55.9189 1513.42 1673.81 3372.73 3372.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1550 0.000128 1024 480 768 123648 11.6982 6.83213 67.527 231.265 317.455 317.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1410 6.4e-05 1024 290 896 254464 26.143 13.5058 119.58 418.555 577.946 578.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1690 3.2e-05 1024 210 384 569856 48.1877 26.8722 570.311 836.632 1482.17 1482.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 970 0.000128 2048 150 896 130816 18.2298 14.4998 509.23 418.835 960.903 961.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1230 0.000128 2048 200 896 133120 18.1633 14.6512 483.421 418.64 934.982 935.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1110 3.2e-05 2048 50 1536 601088 70.7912 56.0046 1369.25 1677.29 3173.44 3173.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1970 0.001024 512 80 512 18688 0.385984 2.01174 25.5961 28.0372 28.0948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 670 0.001024 4096 250 2304 8960 2.7136 30.4353 104.227 137.419 137.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 890 3.2e-05 2048 235 3328 450560 129.479 55.9104 1435.22 1671.88 3292.68 3292.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1550 0.000128 1024 480 768 122880 11.7505 6.83235 91.3811 233.874 343.969 344.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1410 6.4e-05 1024 290 896 253952 26.1827 13.486 169.142 418.255 627.23 627.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1690 3.2e-05 1024 210 384 569344 48.0932 26.8254 568.085 840.364 1483.53 1483.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 970 0.000128 2048 150 896 130048 18.2848 14.3508 503.863 427.303 963.908 964.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1230 0.000128 2048 200 900 136192 18.0512 14.3831 466.446 422.913 921.904 922.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1110 3.2e-05 2048 50 1500 600320 71.3153 56.1418 3517.87 1691.54 5336.97 5337.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1970 0.001024 512 80 420 18816 0.389216 1.47046 25.7127 27.6144 27.6685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 670 0.001024 4096 250 2340 8960 2.72624 125.72 105.728 234.216 234.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 890 3.2e-05 2048 235 3300 451584 129.421 56.1417 1381.92 1689.19 3256.87 3257.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1550 0.000128 1024 480 780 123648 11.7286 6.83622 190.732 228.813 438.238 438.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1410 6.4e-05 1024 290 840 268800 25.2214 13.5004 188.509 427.014 654.408 654.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1690 3.2e-05 1024 210 420 577024 47.7855 26.8675 558.613 844.658 1478.09 1478.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 970 0.000128 2048 150 840 131712 18.2056 14.3288 455.983 422.892 911.51 911.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 60 330 0.000512 1024 100 480 0 1.53024 0.004416 57.2608 58.8683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1230 0.000128 2048 200 896 135296 18.118 14.3571 450.522 418.895 902.004 902.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1110 3.2e-05 2048 50 1472 602112 71.1833 56.0927 3296.43 1675.44 5099.26 5099.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1970 0.001024 512 80 448 18816 0.388768 1.53926 25.61 27.58 27.6423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 670 0.001024 4096 250 2304 8960 2.70602 28.6085 103.862 135.219 135.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 890 3.2e-05 2048 235 3328 451584 129.377 55.9596 1367.97 1674.63 3228.14 3228.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1550 0.000128 1024 480 768 125440 11.6516 6.83533 188.758 230.276 437.651 437.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1410 6.4e-05 1024 290 832 265216 25.4044 13.4977 188.296 418.541 645.907 646.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1690 3.2e-05 1024 210 384 573440 48.1044 26.8698 505.142 836.733 1421.05 1421.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 970 0.000128 2048 150 832 133504 18.1789 14.3278 430.049 418.821 881.482 881.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 64 330 0.000512 1024 100 448 0 1.53315 0.004096 56.6973 58.3065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1230 0.000128 2048 200 900 136640 18.1322 14.3843 467.713 418.842 919.185 919.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1110 3.2e-05 2048 50 1500 600320 71.5467 56.0439 3480.26 1675.37 5283.34 5283.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1970 0.001024 512 80 400 18760 0.385504 1.3865 25.5894 27.4045 27.4592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 670 0.001024 4096 250 2300 8960 2.71581 28.6618 104.17 135.59 135.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 890 3.2e-05 2048 235 3300 448000 128.691 55.4625 1380.49 1660.4 3225.24 3225.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1550 0.000128 1024 480 800 125440 11.5665 6.83213 201.847 229.92 450.299 450.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1410 6.4e-05 1024 290 850 264320 25.2945 13.7769 187.77 415.469 642.473 642.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1690 3.2e-05 1024 210 400 577920 47.6887 26.8987 520.275 836.28 1431.31 1431.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 970 0.000128 2048 150 800 132160 18.305 14.3688 438.782 418.858 890.42 890.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1230 0.000128 2048 200 912 136640 18.1408 14.406 474.11 418.844 925.616 925.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1110 3.2e-05 2048 50 1488 600320 71.5638 56.0435 3468.7 1675.37 5271.8 5271.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1970 0.001024 512 80 432 18760 0.391168 1.47866 25.6128 27.526 27.5825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 670 0.001024 4096 250 2304 8960 2.71974 123.398 104.261 230.422 230.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 890 3.2e-05 2048 235 3312 448000 128.695 55.4953 1374.12 1660.54 3219.05 3219.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1550 0.000128 1024 480 768 123200 11.6671 6.82803 195.41 227.738 441.777 441.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1410 6.4e-05 1024 290 864 264320 25.294 13.4179 196.715 415.494 651.086 651.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1690 3.2e-05 1024 210 384 568960 48.2957 26.8932 502.329 836.276 1413.97 1414.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 970 0.000128 2048 150 816 133280 18.2777 14.4241 449.799 418.84 901.444 901.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1230 0.000128 2048 200 896 136704 18.0348 14.4294 455.668 418.257 906.501 906.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1110 3.2e-05 2048 50 1472 602112 71.7371 56.1069 3332.22 1676.95 5137.13 5137.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1970 0.001024 512 80 416 18944 0.38896 1.6343 25.6204 27.6885 27.7424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 670 0.001024 4096 250 2304 9216 2.72486 127.003 104.82 234.591 234.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 890 3.2e-05 2048 235 3296 454656 128.586 55.8582 1599.59 1671.31 3455.53 3455.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1550 0.000128 1024 480 768 126976 11.5539 6.832 194.436 231.379 444.333 444.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1410 6.4e-05 1024 290 832 266240 25.3609 13.5004 441.805 418.037 898.863 898.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1690 3.2e-05 1024 210 384 577536 47.8891 26.8772 499.294 838.569 1412.79 1412.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 970 0.000128 2048 150 800 134144 18.1703 14.334 425.595 418.252 876.453 876.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 330 0.000512 1024 100 448 4096 5.47642 1.67098 3.86096 61.2662 72.4323 72.5563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1230 0.000128 2048 200 896 136320 17.9784 14.3491 662.654 418.563 1113.65 1113.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1110 3.2e-05 2048 50 1472 600960 70.6995 56.2474 4780.81 1674.78 6582.66 6582.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1970 0.001024 512 80 416 18240 0.387392 2.48186 25.3759 28.2877 28.3424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 670 0.001024 4096 250 2304 8640 2.70336 48.5405 103.522 154.809 154.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 890 3.2e-05 2048 235 3296 445440 127.464 55.083 2364.21 1651.55 4198.5 4198.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1550 0.000128 1024 480 768 122880 11.4921 6.80179 126.621 224.167 369.213 369.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1410 6.4e-05 1024 290 832 261120 25.1268 13.3247 257.696 412.717 709.02 709.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1690 3.2e-05 1024 210 384 568320 47.894 26.8431 648.029 837.98 1560.91 1561.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 970 0.000128 2048 150 800 132480 18.1372 14.3678 606.519 430.392 1069.52 1069.62
