sims -sys=manycore -x_tiles=1 -y_tiles=1 -vcs_run -sim_run_args=+vcs+lic+wait -midas_args=-allow_tsb_conflicts -gui rrip_vs_tlru.s 
sims: ====================================================
sims:   Simulation Script for OpenPiton
sims:   Modified by Princeton University on June 9th, 2015
sims: ====================================================
sims: ====================================================
sims:   Simulation Script for OpenSPARC T1
sims:   Copyright (c) 2001-2006 Sun Microsystems, Inc.
sims:   All rights reserved.
sims: ====================================================
sims: start_time Tue Jan 15 15:52:51 EST 2019
sims: running on adroit4
sims: uname is Linux adroit4 3.10.0-862.14.4.el7.x86_64 #1 SMP Wed Sep 26 07:01:37 EDT 2018 x86_64 x86_64 x86_64 GNU/Linux
sims: version 2.0
sims: dv_root /home/arkumar/ee475/openpiton/piton
sims: model_dir /home/arkumar/ee475/openpiton/build
sims: tre_search /home/arkumar/ee475/openpiton/piton/tools/env/tools.iver
sims: using config file /home/arkumar/ee475/openpiton/piton/tools/src/sims/sims.config ()
sims: using random seed 0
network_config not specified, assuming 2dmesh configuration
Setting UART_DIV_LATCH to 0xb
sims: locating diag rrip_vs_tlru.s
sims: Looking for diag under $DV_ROOT/verif/diag
sims: Found diag under /home/arkumar/ee475/openpiton/piton/verif/diag/assembly/c/rrip_vs_tlru.s
sims: assembling diag
sims: midas -mmu=niagara -allow_tsb_conflicts -DPTON_X_TILES=1 -DPTON_Y_TILES=1 -DPTON_NUM_TILES=1 -DUART_DIV_LATCH=0xb -diag_root=/home/arkumar/ee475/openpiton/piton diag.s
midas: init_config, project is OpenPiton.
midas: Setting project defaults for project 'OpenPiton'.
midas: midas -mmu=niagara -allow_tsb_conflicts -DPTON_X_TILES=1 -DPTON_Y_TILES=1 -DPTON_NUM_TILES=1 -DUART_DIV_LATCH=0xb -diag_root=/home/arkumar/ee475/openpiton/piton diag.s
midas: Running from /home/arkumar/ee475/openpiton/piton/tools/perlmod/Midas/3.30/bin/midas
midas: ###########################################################
midas: ##  SETUP PHASE
midas: ###########################################################
midas: ### Will build in directory "/home/arkumar/ee475/openpiton/build/build"
midas: mkdir /home/arkumar/ee475/openpiton/build/build
midas: cp diag.s build/diag.src
midas: cd build
midas: Splitting diag.src into diag.s and diag.pl (if necessary).
midas: ###########################################################
midas: ##  PREPROCESSING PHASE
midas: ###########################################################
midas: bw_cpp -B -P -I. -I.. -I/home/arkumar/ee475/openpiton/piton/verif/diag/assembly/include -DGOLDFINGER=1 -DMIDAS_VERSION=3.30 -DMIDAS_MAJOR_VERS=3 -DMIDAS_MINOR_VERS=30 -DPTON_X_TILES=1 -DPTON_Y_TILES=1 -DPTON_NUM_TILES=1 -DUART_DIV_LATCH=0xb -DSUN4V=1 -DNIAGARA -DALLOW_TSB_COL diag.s > diag.cpp
In file included from /home/arkumar/ee475/openpiton/piton/verif/diag/assembly/include/c/template_mt.s:131:0,
                 from diag.s:26:
/home/arkumar/ee475/openpiton/piton/verif/diag/assembly/include/c/ctraps.s:26:0: warning: "ASI_AS_IF_USER_BLK_INIT_ST_QUAD_LDD_S" redefined [enabled by default]
 #define ASI_AS_IF_USER_BLK_INIT_ST_QUAD_LDD_S 0x22
 ^
In file included from /home/arkumar/ee475/openpiton/piton/verif/diag/assembly/include/defines.h:29:0,
                 from /home/arkumar/ee475/openpiton/piton/verif/diag/assembly/include/hboot.s:38,
                 from /home/arkumar/ee475/openpiton/piton/verif/diag/assembly/include/boot.s:29,
                 from /home/arkumar/ee475/openpiton/piton/verif/diag/assembly/include/c/template_mt.s:37,
                 from diag.s:26:
/home/arkumar/ee475/openpiton/piton/verif/diag/assembly/include/asi_s.h:100:0: note: this is the location of the previous definition
 #define ASI_AS_IF_USER_BLK_INIT_ST_QUAD_LDD_S  0x23
 ^
midas: bw_m4  --include=. --include=.. < diag.cpp > diag.m4
midas: rm -f mem.image diag.ev symbol.tbl diag*.exe
midas: ###########################################################
midas: ##  SECTION PARSING PHASE
midas: ###########################################################
midas: goldfinger -v -splitsec diag.m4 -midasfile diag.midas -prefix 'midas: '
midas: goldfinger: Writing midas directives to diag.midas
midas: goldfinger: Writing section RED_SEC to sec0.red_sec.s
midas: goldfinger: Writing section RED_EXT_SEC to sec1.red_ext_sec.s
midas: goldfinger: Writing section HPRIV_RESET to sec2.hpriv_reset.s
midas: goldfinger: Writing section HTRAPS to sec3.htraps.s
midas: goldfinger: Writing section UART_MAPPING to sec4.uart_mapping.s
midas: goldfinger: Writing section TRAPS to sec5.traps.s
midas: goldfinger: Writing section KERNEL to sec6.kernel.s
midas: goldfinger: Writing section USER_HEAP to sec7.user_heap.s
midas: goldfinger: Writing section MAIN to sec8.main.s
midas: goldfinger: Writing section STACK0 to sec9.stack0.s
midas: goldfinger: Writing section CUSTOM_TRAPS to sec10.custom_traps.s
midas: goldfinger: Writing section C to sec11.c.s
midas: goldfinger: Appending section MAIN to sec8.main.s
midas: Finding sections in diag.midas
midas: Processing directives in diag.midas
midas: Copying /home/arkumar/ee475/openpiton/piton/verif/diag/c/stack/rrip_vs_tlru.c to rrip_vs_tlru.c
midas: Compiling C code rrip_vs_tlru.c to generate rrip_vs_tlru.s
midas: /home/arkumar/ee475/gcc_5_cross/bin/sparc64-linux-gnu-gcc -m64 -fno-common -I. -I.. -I/home/arkumar/ee475/openpiton/piton/verif/diag/c/include -O0 -S rrip_vs_tlru.c -o rrip_vs_tlru.s
midas: Performing sanity check on arguments.
midas: ###########################################################
midas: ##  ASSEMBLY PHASE
midas: ###########################################################
midas: Building 12 sections using 3 build threads.
midas: g_as -xarch=v9b sec0.red_sec.s -o sec0.red_sec.o
midas: g_as -xarch=v9b sec1.red_ext_sec.s -o sec1.red_ext_sec.o
midas: g_as -xarch=v9b sec2.hpriv_reset.s -o sec2.hpriv_reset.o
midas: g_as -xarch=v9b sec3.htraps.s -o sec3.htraps.o
midas: g_as -xarch=v9b sec5.traps.s -o sec5.traps.o
midas: g_as -xarch=v9b sec4.uart_mapping.s -o sec4.uart_mapping.o
midas: g_as -xarch=v9b sec7.user_heap.s -o sec7.user_heap.o
midas: g_as -xarch=v9b sec6.kernel.s -o sec6.kernel.o
midas: g_as -xarch=v9b sec8.main.s -o sec8.main.o
midas: g_as -xarch=v9b sec10.custom_traps.s -o sec10.custom_traps.o
midas: g_as -xarch=v9b sec9.stack0.s -o sec9.stack0.o
midas: g_as -xarch=v9b rrip_vs_tlru.s -o rrip_vs_tlru.o
midas: g_as -xarch=v9b sec11.c.s -o sec11.c.o
midas: ###########################################################
midas: ##  LINK PHASE
midas: ###########################################################
midas: Writing linker script diag.ld_scr.
midas: g_ld -b elf64-sparc -no-warn-mismatch --no-check-sections -T diag.ld_scr -o diag.exe
midas: diag.exe successfully created.
midas: ###########################################################
midas: ##  POSTPROCESSING PHASE
midas: ###########################################################
midas: Generating diag.goldfinger...
midas: goldfinger -v -in diag.goldfinger -gentsbs -genimage -imagefile mem.image -gensymtab -symtabfile symbol.tbl -allow_tsb_conflicts -prefix 'midas: '
midas: goldfinger: Opening file 'diag.goldfinger' for input.
midas: symbol.tbl successfully created.
midas: mem.image successfully created.
midas: Generating diag.ev...
midas: diag.ev successfully created.
midas: ###########################################################
midas: ##  COPY PHASE
midas: ###########################################################
midas: rm -f ../diag.s ../mem.image ../diag.ev ../symbol.tbl ../diag.exe ../diag.pl
midas: Hard linking diag.s to '..'.
midas: Hard linking mem.image to '..'.
midas: Hard linking diag.ev to '..'.
midas: Hard linking symbol.tbl to '..'.
midas: Hard linking diag.exe to '..'.
midas: cd ..
midas: ###########################################################
midas: ##  CLEANUP PHASE
midas: ###########################################################
midas: rm -rf build
sims: locating diag default.dat
sims: Looking for diag under /home/arkumar/ee475/openpiton/piton/verif/diag
sims: Found diag under /home/arkumar/ee475/openpiton/piton/verif/diag/efuse/default.dat
sims: /home/arkumar/ee475/openpiton/build/manycore/rel-0.1/simv +wait_cycle_to_kill=10 +cpu_num=0 +dowarningfinish +doerrorfinish +spc_pipe=0 +vcs+lic+wait -gui +vcs+dumpvarsoff +TIMEOUT=50000 +tg_seed=0 +good_trap=0000082000:1000122000 +bad_trap=0000082020:1000122020 +asm_diag_name=rrip_vs_tlru.s +dv_root=/home/arkumar/ee475/openpiton/piton
sims: VCS_HOME is /usr/licensed/synopsys/vcs_mx_vL-2016.06
sims: LM_LICENSE_FILE : 2100@raas03:36371@raas03:5280@raas03:1717@raas03
sims: sim_start Tue Jan 15 15:52:53 EST 2019
sims: sim_stop Tue Jan 15 16:02:05 EST 2019
sims: "perf > perf.log"
sims: "regreport -1 > status.log"
sims: stop_time Tue Jan 15 16:02:06 EST 2019
