axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
interrupt_control_v3_1_vh_rfs.vhd,vhdl,interrupt_control_v3_1_5,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_gpio_0_0/hdl/interrupt_control_v3_1_vh_rfs.vhd,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
axi_gpio_v2_0_vh_rfs.vhd,vhdl,axi_gpio_v2_0_37,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_gpio_0_0/sim/cg_fpga_axi_gpio_0_0.vhd,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_cg_fpga_axi_gpio_o1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_0/sim/cg_fpga_cg_fpga_axi_gpio_o1_0.vhd,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_cg_fpga_axi_gpio_o1_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_1/sim/cg_fpga_cg_fpga_axi_gpio_o1_1.vhd,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_cg_fpga_axi_gpio_i1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/sim/cg_fpga_cg_fpga_axi_gpio_i1_0.vhd,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
axi_uartlite_v2_0_vh_rfs.vhd,vhdl,axi_uartlite_v2_0_39,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/hdl/axi_uartlite_v2_0_vh_rfs.vhd,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/sim/cg_fpga_axi_uartlite_0_0.vhd,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
axi_intc_v4_1_vh_rfs.vhd,vhdl,axi_intc_v4_1_21,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/hdl/axi_intc_v4_1_vh_rfs.vhd,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_axi_intc_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/sim/cg_fpga_axi_intc_0_0.vhd,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_17,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/sim/cg_fpga_rst_ps7_0_50M_0.vhd,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_2,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_35,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_13,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/simulation/fifo_generator_vlog_beh.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_13,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_13,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_35,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
axi_crossbar_v2_1_vl_rfs.v,verilog,axi_crossbar_v2_1_37,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl/axi_crossbar_v2_1_vl_rfs.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_xbar_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/sim/cg_fpga_xbar_1.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
axi_protocol_converter_v2_1_vl_rfs.v,verilog,axi_protocol_converter_v2_1_36,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl/axi_protocol_converter_v2_1_vl_rfs.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/sim/cg_fpga_auto_pc_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
xlconcat_v2_1_vl_rfs.v,verilog,xlconcat_v2_1_7,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlconcat_0_0/hdl/xlconcat_v2_1_vl_rfs.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlconcat_0_0/sim/cg_fpga_xlconcat_0_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_xlconcat_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlconcat_1_0/sim/cg_fpga_xlconcat_1_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
v_vid_in_axi4s_v5_0_vl_rfs.v,verilog,v_vid_in_axi4s_v5_0_6,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_v_vid_in_axi4s_0_0/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_v_vid_in_axi4s_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_v_vid_in_axi4s_0_0/sim/cg_fpga_v_vid_in_axi4s_0_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_xlconcat_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlconcat_2_0/sim/cg_fpga_xlconcat_2_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_xlconcat_3_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlconcat_3_0/sim/cg_fpga_xlconcat_3_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_5,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlslice_0_2/hdl/xlslice_v1_0_vl_rfs.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_xlslice_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlslice_0_2/sim/cg_fpga_xlslice_0_2.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_xlslice_0_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlslice_0_3/sim/cg_fpga_xlslice_0_3.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_xlslice_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlslice_1_0/sim/cg_fpga_xlslice_1_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_10,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlconstant_0_0/hdl/xlconstant_v1_1_vl_rfs.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlconstant_0_0/sim/cg_fpga_xlconstant_0_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/sim/cg_fpga_xbar_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/sim/cg_fpga_auto_pc_1.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
axi_datamover_v5_1_vh_rfs.vhd,vhdl,axi_datamover_v5_1_37,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_datamover_v5_1_vh_rfs.vhd,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
axi_vdma_v6_3_rfs.v,verilog,axi_vdma_v6_3_23,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
axi_vdma_v6_3_rfs.vhd,vhdl,axi_vdma_v6_3_23,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.vhd,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_axi_vdma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/sim/cg_fpga_axi_vdma_0_0.vhd,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_21,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
processing_system7_vip_v1_0_vl_rfs.sv,systemverilog,processing_system7_vip_v1_0_23,../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/sim/cg_fpga_processing_system7_0_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlconstant_1_0/sim/cg_fpga_xlconstant_1_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga_xlconstant_1_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlconstant_1_1/sim/cg_fpga_xlconstant_1_1.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
cg_fpga.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/1d03/sim/cg_fpga.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
design_1_cg_fpga_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cg_fpga_0_0/sim/design_1_cg_fpga_0_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
design_1_adpt_in_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_adpt_in_0_0/sim/design_1_adpt_in_0_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
design_1_and2_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_and2_0_0/sim/design_1_and2_0_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
design_1_and3_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_and3_0_0/sim/design_1_and3_0_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
design_1_and2_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_and2_1_0/sim/design_1_and2_1_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
design_1_and3_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_and3_1_0/sim/design_1_and3_1_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
design_1_and3_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_and3_2_0/sim/design_1_and3_2_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
design_1_or6_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_or6_0_0/sim/design_1_or6_0_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
design_1_not1_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_not1_0_0/sim/design_1_not1_0_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
design_1_not1_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_not1_1_0/sim/design_1_not1_1_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
design_1_adpt_out_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_adpt_out_0_0/sim/design_1_adpt_out_0_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="E:/vivado/2025.1/Vivado/data/rsb/busdef"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl"incdir="../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
