
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060)


-- Executing script file `synthesis_check.ys' --

1. Executing Verilog-2005 frontend: rtl/core/riscv_defines.vh
Parsing Verilog input from `rtl/core/riscv_defines.vh' to AST representation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: rtl/core/alu.v
Parsing Verilog input from `rtl/core/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: rtl/core/regfile.v
Parsing Verilog input from `rtl/core/regfile.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Warning: Replacing memory \registers with list of registers. See rtl/core/regfile.v:44
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: rtl/core/mdu.v
Parsing Verilog input from `rtl/core/mdu.v' to AST representation.
Generating RTLIL representation for module `\mdu'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: rtl/core/decoder.v
Parsing Verilog input from `rtl/core/decoder.v' to AST representation.
Generating RTLIL representation for module `\decoder'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: rtl/core/csr_unit.v
Parsing Verilog input from `rtl/core/csr_unit.v' to AST representation.
Generating RTLIL representation for module `\csr_unit'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: rtl/core/exception_unit.v
Parsing Verilog input from `rtl/core/exception_unit.v' to AST representation.
Generating RTLIL representation for module `\exception_unit'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: rtl/core/interrupt_controller.v
Parsing Verilog input from `rtl/core/interrupt_controller.v' to AST representation.
Generating RTLIL representation for module `\interrupt_controller'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: rtl/core/custom_riscv_core.v
Parsing Verilog input from `rtl/core/custom_riscv_core.v' to AST representation.
Generating RTLIL representation for module `\custom_riscv_core'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: rtl/core/custom_core_wrapper.v
Parsing Verilog input from `rtl/core/custom_core_wrapper.v' to AST representation.
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Generating RTLIL representation for module `\custom_core_wrapper'.
Successfully finished Verilog frontend.

11. Executing HIERARCHY pass (managing design hierarchy).

11.1. Analyzing design hierarchy..
Top module:  \custom_riscv_core
Used module:     \mdu
Used module:     \exception_unit
Used module:     \csr_unit
Used module:     \decoder
Used module:     \alu
Used module:     \regfile

11.2. Analyzing design hierarchy..
Top module:  \custom_riscv_core
Used module:     \mdu
Used module:     \exception_unit
Used module:     \csr_unit
Used module:     \decoder
Used module:     \alu
Used module:     \regfile
Removing unused module `\custom_core_wrapper'.
Removing unused module `\interrupt_controller'.
Removed 2 unused modules.

12. Executing PROC pass (convert processes to netlists).

12.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
Cleaned up 1 empty switch.

12.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$rtl/core/custom_riscv_core.v:308$249 in module custom_riscv_core.
Marked 26 switch rules as full_case in process $proc$rtl/core/custom_riscv_core.v:308$249 in module custom_riscv_core.
Marked 12 switch rules as full_case in process $proc$rtl/core/exception_unit.v:20$183 in module exception_unit.
Marked 3 switch rules as full_case in process $proc$rtl/core/csr_unit.v:224$176 in module csr_unit.
Marked 1 switch rules as full_case in process $proc$rtl/core/csr_unit.v:215$172 in module csr_unit.
Marked 1 switch rules as full_case in process $proc$rtl/core/csr_unit.v:152$170 in module csr_unit.
Marked 2 switch rules as full_case in process $proc$rtl/core/csr_unit.v:128$167 in module csr_unit.
Marked 32 switch rules as full_case in process $proc$rtl/core/csr_unit.v:109$166 in module csr_unit.
Marked 1 switch rules as full_case in process $proc$rtl/core/csr_unit.v:93$161 in module csr_unit.
Removed 3 dead cases from process $proc$rtl/core/decoder.v:139$154 in module decoder.
Marked 7 switch rules as full_case in process $proc$rtl/core/decoder.v:139$154 in module decoder.
Marked 1 switch rules as full_case in process $proc$rtl/core/decoder.v:90$153 in module decoder.
Marked 13 switch rules as full_case in process $proc$rtl/core/mdu.v:58$63 in module mdu.
Removed 1 dead cases from process $proc$rtl/core/regfile.v:0$36 in module regfile.
Marked 1 switch rules as full_case in process $proc$rtl/core/regfile.v:0$36 in module regfile.
Removed 1 dead cases from process $proc$rtl/core/regfile.v:0$33 in module regfile.
Marked 1 switch rules as full_case in process $proc$rtl/core/regfile.v:0$33 in module regfile.
Marked 3 switch rules as full_case in process $proc$rtl/core/regfile.v:40$19 in module regfile.
Marked 1 switch rules as full_case in process $proc$rtl/core/alu.v:15$1 in module alu.
Removed a total of 6 dead cases.

12.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 31 assignments to connections.

12.4. Executing PROC_INIT pass (extract init attributes).

12.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
Found async reset \rst_n in `\csr_unit.$proc$rtl/core/csr_unit.v:224$176'.
Found async reset \rst_n in `\csr_unit.$proc$rtl/core/csr_unit.v:93$161'.
Found async reset \rst_n in `\mdu.$proc$rtl/core/mdu.v:58$63'.
Found async reset \rst_n in `\regfile.$proc$rtl/core/regfile.v:40$19'.

12.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~108 debug messages>

12.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
     1/27: $5\mdu_selected_temp[31:0]
     2/27: $4\mdu_selected_temp[31:0]
     3/27: $3\mdu_selected_temp[31:0]
     4/27: $2\mdu_selected_temp[31:0]
     5/27: $1\mdu_selected_temp[31:0]
     6/27: $0\dwb_sel_reg[3:0]
     7/27: $0\dwb_we_reg[0:0]
     8/27: $0\dwb_dat_reg[31:0]
     9/27: $0\dwb_adr_reg[31:0]
    10/27: $0\dwb_stb_reg[0:0]
    11/27: $0\dwb_cyc_reg[0:0]
    12/27: $0\iwb_stb_reg[0:0]
    13/27: $0\iwb_cyc_reg[0:0]
    14/27: $0\mdu_funct3[2:0]
    15/27: $0\mdu_pending[1:0]
    16/27: $0\mdu_result_reg[31:0]
    17/27: $0\mdu_start[0:0]
    18/27: $0\alu_result_reg[31:0]
    19/27: $0\mem_data_reg[31:0]
    20/27: $0\pc[31:0]
    21/27: $0\trap_val[31:0]
    22/27: $0\trap_cause[31:0]
    23/27: $0\trap_pc[31:0]
    24/27: $0\trap_return[0:0]
    25/27: $0\trap_entry[0:0]
    26/27: $0\instruction[31:0]
    27/27: $0\state[2:0]
Creating decoders for process `\exception_unit.$proc$rtl/core/exception_unit.v:20$183'.
     1/36: $12\exception_val[31:0]
     2/36: $12\exception_cause[31:0]
     3/36: $12\exception_taken[0:0]
     4/36: $11\exception_val[31:0]
     5/36: $11\exception_cause[31:0]
     6/36: $11\exception_taken[0:0]
     7/36: $10\exception_val[31:0]
     8/36: $10\exception_cause[31:0]
     9/36: $10\exception_taken[0:0]
    10/36: $9\exception_val[31:0]
    11/36: $9\exception_cause[31:0]
    12/36: $9\exception_taken[0:0]
    13/36: $8\exception_val[31:0]
    14/36: $8\exception_cause[31:0]
    15/36: $8\exception_taken[0:0]
    16/36: $7\exception_val[31:0]
    17/36: $7\exception_cause[31:0]
    18/36: $7\exception_taken[0:0]
    19/36: $6\exception_val[31:0]
    20/36: $6\exception_cause[31:0]
    21/36: $6\exception_taken[0:0]
    22/36: $5\exception_val[31:0]
    23/36: $5\exception_cause[31:0]
    24/36: $5\exception_taken[0:0]
    25/36: $4\exception_val[31:0]
    26/36: $4\exception_cause[31:0]
    27/36: $4\exception_taken[0:0]
    28/36: $3\exception_val[31:0]
    29/36: $3\exception_cause[31:0]
    30/36: $3\exception_taken[0:0]
    31/36: $2\exception_val[31:0]
    32/36: $2\exception_cause[31:0]
    33/36: $2\exception_taken[0:0]
    34/36: $1\exception_val[31:0]
    35/36: $1\exception_cause[31:0]
    36/36: $1\exception_taken[0:0]
Creating decoders for process `\csr_unit.$proc$rtl/core/csr_unit.v:224$176'.
     1/17: $0\minstret[63:0] [63:32]
     2/17: $0\minstret[63:0] [31:0]
     3/17: $0\mcycle[63:0] [31:0]
     4/17: $0\mstatus[31:0] [10:8]
     5/17: $0\mstatus[31:0] [7]
     6/17: $0\mstatus[31:0] [2:0]
     7/17: $0\mstatus[31:0] [12:11]
     8/17: $0\mstatus[31:0] [6:4]
     9/17: $0\mstatus[31:0] [3]
    10/17: $0\mcycle[63:0] [63:32]
    11/17: $0\mtval[31:0]
    12/17: $0\mcause[31:0]
    13/17: $0\mepc[31:0]
    14/17: $0\mscratch[31:0]
    15/17: $0\mtvec[31:0]
    16/17: $0\mie[31:0]
    17/17: $0\mstatus[31:0] [31:13]
Creating decoders for process `\csr_unit.$proc$rtl/core/csr_unit.v:215$172'.
     1/1: $1\csr_wdata_final[31:0]
Creating decoders for process `\csr_unit.$proc$rtl/core/csr_unit.v:152$170'.
     1/2: $1\csr_rdata[31:0]
     2/2: $1\valid[0:0]
Creating decoders for process `\csr_unit.$proc$rtl/core/csr_unit.v:128$167'.
     1/2: $2\trap_vector[31:0]
     2/2: $1\trap_vector[31:0]
Creating decoders for process `\csr_unit.$proc$rtl/core/csr_unit.v:109$166'.
     1/32: $32\interrupt_cause[31:0]
     2/32: $31\interrupt_cause[31:0]
     3/32: $30\interrupt_cause[31:0]
     4/32: $29\interrupt_cause[31:0]
     5/32: $28\interrupt_cause[31:0]
     6/32: $27\interrupt_cause[31:0]
     7/32: $26\interrupt_cause[31:0]
     8/32: $25\interrupt_cause[31:0]
     9/32: $24\interrupt_cause[31:0]
    10/32: $23\interrupt_cause[31:0]
    11/32: $22\interrupt_cause[31:0]
    12/32: $21\interrupt_cause[31:0]
    13/32: $20\interrupt_cause[31:0]
    14/32: $19\interrupt_cause[31:0]
    15/32: $18\interrupt_cause[31:0]
    16/32: $17\interrupt_cause[31:0]
    17/32: $16\interrupt_cause[31:0]
    18/32: $15\interrupt_cause[31:0]
    19/32: $14\interrupt_cause[31:0]
    20/32: $13\interrupt_cause[31:0]
    21/32: $12\interrupt_cause[31:0]
    22/32: $11\interrupt_cause[31:0]
    23/32: $10\interrupt_cause[31:0]
    24/32: $9\interrupt_cause[31:0]
    25/32: $8\interrupt_cause[31:0]
    26/32: $7\interrupt_cause[31:0]
    27/32: $6\interrupt_cause[31:0]
    28/32: $5\interrupt_cause[31:0]
    29/32: $4\interrupt_cause[31:0]
    30/32: $3\interrupt_cause[31:0]
    31/32: $2\interrupt_cause[31:0]
    32/32: $1\interrupt_cause[31:0]
Creating decoders for process `\csr_unit.$proc$rtl/core/csr_unit.v:93$161'.
     1/1: $0\mip[31:0]
Creating decoders for process `\decoder.$proc$rtl/core/decoder.v:139$154'.
     1/30: $3\is_ecall[0:0]
     2/30: $3\illegal_instr[0:0]
     3/30: $3\is_wfi[0:0]
     4/30: $3\is_mret[0:0]
     5/30: $3\is_ebreak[0:0]
     6/30: $2\illegal_instr[0:0]
     7/30: $2\is_wfi[0:0]
     8/30: $2\is_mret[0:0]
     9/30: $2\is_ebreak[0:0]
    10/30: $2\is_ecall[0:0]
    11/30: $2\reg_write[0:0]
    12/30: $5\alu_op[3:0]
    13/30: $4\alu_op[3:0]
    14/30: $3\alu_op[3:0]
    15/30: $2\is_m[0:0]
    16/30: $2\alu_op[3:0]
    17/30: $1\alu_op[3:0]
    18/30: $1\reg_write[0:0]
    19/30: $1\alu_src_imm[0:0]
    20/30: $1\illegal_instr[0:0]
    21/30: $1\is_wfi[0:0]
    22/30: $1\is_mret[0:0]
    23/30: $1\is_ebreak[0:0]
    24/30: $1\is_ecall[0:0]
    25/30: $1\is_m[0:0]
    26/30: $1\is_system[0:0]
    27/30: $1\is_jump[0:0]
    28/30: $1\is_branch[0:0]
    29/30: $1\mem_write[0:0]
    30/30: $1\mem_read[0:0]
Creating decoders for process `\decoder.$proc$rtl/core/decoder.v:90$153'.
     1/1: $1\immediate[31:0]
Creating decoders for process `\mdu.$proc$rtl/core/mdu.v:58$63'.
     1/22: $0\b_latched[31:0]
     2/22: $0\a_latched[31:0]
     3/22: $0\op_latched[2:0]
     4/22: $0\dividend_abs[31:0]
     5/22: $0\divisor_neg[0:0]
     6/22: $0\dividend_neg[0:0]
     7/22: $0\div_count[5:0]
     8/22: $0\remainder_reg[31:0]
     9/22: $0\quotient_reg[31:0]
    10/22: $0\divisor_abs[31:0]
    11/22: $0\dividend_shift[63:0]
    12/22: $0\mul_sign[0:0]
    13/22: $0\mul_count[5:0]
    14/22: $0\acc[63:0]
    15/22: $0\multiplier[31:0]
    16/22: $0\multiplicand[63:0]
    17/22: $0\state[1:0]
    18/22: $0\remainder[31:0]
    19/22: $0\quotient[31:0]
    20/22: $0\product[63:0]
    21/22: $0\done[0:0]
    22/22: $0\busy[0:0]
Creating decoders for process `\regfile.$proc$rtl/core/regfile.v:0$36'.
     1/1: $1$mem2reg_rd$\registers$rtl/core/regfile.v:65$18_DATA[31:0]$38
Creating decoders for process `\regfile.$proc$rtl/core/regfile.v:0$33'.
     1/1: $1$mem2reg_rd$\registers$rtl/core/regfile.v:64$17_DATA[31:0]$35
Creating decoders for process `\regfile.$proc$rtl/core/regfile.v:40$19'.
     1/37: $2$mem2reg_wr$\registers$rtl/core/regfile.v:49$16_ADDR[4:0]$27
     2/37: $2$mem2reg_wr$\registers$rtl/core/regfile.v:49$16_DATA[31:0]$28
     3/37: $1$mem2reg_wr$\registers$rtl/core/regfile.v:49$16_DATA[31:0]$24
     4/37: $1$mem2reg_wr$\registers$rtl/core/regfile.v:49$16_ADDR[4:0]$23
     5/37: $1\i[31:0]
     6/37: $0\registers[31][31:0]
     7/37: $0\registers[30][31:0]
     8/37: $0\registers[29][31:0]
     9/37: $0\registers[28][31:0]
    10/37: $0\registers[27][31:0]
    11/37: $0\registers[26][31:0]
    12/37: $0\registers[25][31:0]
    13/37: $0\registers[24][31:0]
    14/37: $0\registers[23][31:0]
    15/37: $0\registers[22][31:0]
    16/37: $0\registers[21][31:0]
    17/37: $0\registers[20][31:0]
    18/37: $0\registers[19][31:0]
    19/37: $0\registers[18][31:0]
    20/37: $0\registers[17][31:0]
    21/37: $0\registers[16][31:0]
    22/37: $0\registers[15][31:0]
    23/37: $0\registers[14][31:0]
    24/37: $0\registers[13][31:0]
    25/37: $0\registers[12][31:0]
    26/37: $0\registers[11][31:0]
    27/37: $0\registers[10][31:0]
    28/37: $0\registers[9][31:0]
    29/37: $0\registers[8][31:0]
    30/37: $0\registers[7][31:0]
    31/37: $0\registers[6][31:0]
    32/37: $0\registers[5][31:0]
    33/37: $0\registers[4][31:0]
    34/37: $0\registers[3][31:0]
    35/37: $0\registers[2][31:0]
    36/37: $0\registers[1][31:0]
    37/37: $0\registers[0][31:0]
Creating decoders for process `\alu.$proc$rtl/core/alu.v:15$1'.
     1/1: $1\result[31:0]

12.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\exception_unit.\exception_taken' from process `\exception_unit.$proc$rtl/core/exception_unit.v:20$183'.
No latch inferred for signal `\exception_unit.\exception_cause' from process `\exception_unit.$proc$rtl/core/exception_unit.v:20$183'.
No latch inferred for signal `\exception_unit.\exception_val' from process `\exception_unit.$proc$rtl/core/exception_unit.v:20$183'.
No latch inferred for signal `\csr_unit.\csr_wdata_final' from process `\csr_unit.$proc$rtl/core/csr_unit.v:215$172'.
No latch inferred for signal `\csr_unit.\csr_rdata' from process `\csr_unit.$proc$rtl/core/csr_unit.v:152$170'.
No latch inferred for signal `\csr_unit.\valid' from process `\csr_unit.$proc$rtl/core/csr_unit.v:152$170'.
No latch inferred for signal `\csr_unit.\trap_vector' from process `\csr_unit.$proc$rtl/core/csr_unit.v:128$167'.
No latch inferred for signal `\csr_unit.\i' from process `\csr_unit.$proc$rtl/core/csr_unit.v:109$166'.
No latch inferred for signal `\csr_unit.\interrupt_cause' from process `\csr_unit.$proc$rtl/core/csr_unit.v:109$166'.
No latch inferred for signal `\decoder.\alu_op' from process `\decoder.$proc$rtl/core/decoder.v:139$154'.
No latch inferred for signal `\decoder.\alu_src_imm' from process `\decoder.$proc$rtl/core/decoder.v:139$154'.
No latch inferred for signal `\decoder.\mem_read' from process `\decoder.$proc$rtl/core/decoder.v:139$154'.
No latch inferred for signal `\decoder.\mem_write' from process `\decoder.$proc$rtl/core/decoder.v:139$154'.
No latch inferred for signal `\decoder.\reg_write' from process `\decoder.$proc$rtl/core/decoder.v:139$154'.
No latch inferred for signal `\decoder.\is_branch' from process `\decoder.$proc$rtl/core/decoder.v:139$154'.
No latch inferred for signal `\decoder.\is_jump' from process `\decoder.$proc$rtl/core/decoder.v:139$154'.
No latch inferred for signal `\decoder.\is_system' from process `\decoder.$proc$rtl/core/decoder.v:139$154'.
No latch inferred for signal `\decoder.\is_ecall' from process `\decoder.$proc$rtl/core/decoder.v:139$154'.
No latch inferred for signal `\decoder.\is_ebreak' from process `\decoder.$proc$rtl/core/decoder.v:139$154'.
No latch inferred for signal `\decoder.\is_mret' from process `\decoder.$proc$rtl/core/decoder.v:139$154'.
No latch inferred for signal `\decoder.\is_wfi' from process `\decoder.$proc$rtl/core/decoder.v:139$154'.
No latch inferred for signal `\decoder.\illegal_instr' from process `\decoder.$proc$rtl/core/decoder.v:139$154'.
Latch inferred for signal `\decoder.\is_m' from process `\decoder.$proc$rtl/core/decoder.v:139$154': $auto$proc_dlatch.cc:427:proc_dlatch$3069
No latch inferred for signal `\decoder.\immediate' from process `\decoder.$proc$rtl/core/decoder.v:90$153'.
No latch inferred for signal `\regfile.$mem2reg_rd$\registers$rtl/core/regfile.v:65$18_DATA' from process `\regfile.$proc$rtl/core/regfile.v:0$36'.
No latch inferred for signal `\regfile.$mem2reg_rd$\registers$rtl/core/regfile.v:64$17_DATA' from process `\regfile.$proc$rtl/core/regfile.v:0$33'.
No latch inferred for signal `\alu.\result' from process `\alu.$proc$rtl/core/alu.v:15$1'.

12.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\custom_riscv_core.\state' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $adff cell `$procdff$3070' with positive edge clock and negative level reset.
Creating register for signal `\custom_riscv_core.\instruction' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $dff cell `$procdff$3073' with positive edge clock.
Creating register for signal `\custom_riscv_core.\trap_entry' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $adff cell `$procdff$3074' with positive edge clock and negative level reset.
Creating register for signal `\custom_riscv_core.\trap_return' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $adff cell `$procdff$3075' with positive edge clock and negative level reset.
Creating register for signal `\custom_riscv_core.\trap_pc' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $adff cell `$procdff$3076' with positive edge clock and negative level reset.
Creating register for signal `\custom_riscv_core.\trap_cause' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $adff cell `$procdff$3077' with positive edge clock and negative level reset.
Creating register for signal `\custom_riscv_core.\trap_val' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $adff cell `$procdff$3078' with positive edge clock and negative level reset.
Creating register for signal `\custom_riscv_core.\pc' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $adff cell `$procdff$3079' with positive edge clock and negative level reset.
Creating register for signal `\custom_riscv_core.\mem_data_reg' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $adff cell `$procdff$3080' with positive edge clock and negative level reset.
Creating register for signal `\custom_riscv_core.\alu_result_reg' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $dff cell `$procdff$3083' with positive edge clock.
Creating register for signal `\custom_riscv_core.\mdu_start' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $adff cell `$procdff$3084' with positive edge clock and negative level reset.
Creating register for signal `\custom_riscv_core.\mdu_result_reg' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $adff cell `$procdff$3085' with positive edge clock and negative level reset.
Creating register for signal `\custom_riscv_core.\mdu_pending' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $adff cell `$procdff$3086' with positive edge clock and negative level reset.
Creating register for signal `\custom_riscv_core.\mdu_funct3' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $dff cell `$procdff$3089' with positive edge clock.
Creating register for signal `\custom_riscv_core.\mdu_selected_temp' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $dff cell `$procdff$3092' with positive edge clock.
Creating register for signal `\custom_riscv_core.\iwb_cyc_reg' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $adff cell `$procdff$3093' with positive edge clock and negative level reset.
Creating register for signal `\custom_riscv_core.\iwb_stb_reg' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $adff cell `$procdff$3094' with positive edge clock and negative level reset.
Creating register for signal `\custom_riscv_core.\dwb_cyc_reg' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $adff cell `$procdff$3095' with positive edge clock and negative level reset.
Creating register for signal `\custom_riscv_core.\dwb_stb_reg' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $adff cell `$procdff$3096' with positive edge clock and negative level reset.
Creating register for signal `\custom_riscv_core.\dwb_adr_reg' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $dff cell `$procdff$3099' with positive edge clock.
Creating register for signal `\custom_riscv_core.\dwb_dat_reg' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $dff cell `$procdff$3102' with positive edge clock.
Creating register for signal `\custom_riscv_core.\dwb_we_reg' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $dff cell `$procdff$3105' with positive edge clock.
Creating register for signal `\custom_riscv_core.\dwb_sel_reg' using process `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
  created $dff cell `$procdff$3108' with positive edge clock.
Creating register for signal `\csr_unit.\mstatus' using process `\csr_unit.$proc$rtl/core/csr_unit.v:224$176'.
  created $adff cell `$procdff$3109' with positive edge clock and negative level reset.
Creating register for signal `\csr_unit.\mie' using process `\csr_unit.$proc$rtl/core/csr_unit.v:224$176'.
  created $adff cell `$procdff$3110' with positive edge clock and negative level reset.
Creating register for signal `\csr_unit.\mtvec' using process `\csr_unit.$proc$rtl/core/csr_unit.v:224$176'.
  created $adff cell `$procdff$3111' with positive edge clock and negative level reset.
Creating register for signal `\csr_unit.\mscratch' using process `\csr_unit.$proc$rtl/core/csr_unit.v:224$176'.
  created $adff cell `$procdff$3112' with positive edge clock and negative level reset.
Creating register for signal `\csr_unit.\mepc' using process `\csr_unit.$proc$rtl/core/csr_unit.v:224$176'.
  created $adff cell `$procdff$3113' with positive edge clock and negative level reset.
Creating register for signal `\csr_unit.\mcause' using process `\csr_unit.$proc$rtl/core/csr_unit.v:224$176'.
  created $adff cell `$procdff$3114' with positive edge clock and negative level reset.
Creating register for signal `\csr_unit.\mtval' using process `\csr_unit.$proc$rtl/core/csr_unit.v:224$176'.
  created $adff cell `$procdff$3115' with positive edge clock and negative level reset.
Creating register for signal `\csr_unit.\mcycle' using process `\csr_unit.$proc$rtl/core/csr_unit.v:224$176'.
  created $adff cell `$procdff$3116' with positive edge clock and negative level reset.
Creating register for signal `\csr_unit.\minstret' using process `\csr_unit.$proc$rtl/core/csr_unit.v:224$176'.
  created $adff cell `$procdff$3117' with positive edge clock and negative level reset.
Creating register for signal `\csr_unit.\mip' using process `\csr_unit.$proc$rtl/core/csr_unit.v:93$161'.
  created $adff cell `$procdff$3118' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\busy' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3119' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\done' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3120' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\product' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3121' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\quotient' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3122' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\remainder' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3123' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\state' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3124' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\multiplicand' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3125' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\multiplier' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3126' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\acc' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3127' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\mul_count' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3128' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\mul_sign' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $dff cell `$procdff$3131' with positive edge clock.
Creating register for signal `\mdu.\dividend_shift' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3132' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\divisor_abs' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3133' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\quotient_reg' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3134' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\remainder_reg' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3135' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\div_count' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3136' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\dividend_neg' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3137' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\divisor_neg' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3138' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\dividend_abs' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $dff cell `$procdff$3141' with positive edge clock.
Creating register for signal `\mdu.\op_latched' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3142' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\a_latched' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3143' with positive edge clock and negative level reset.
Creating register for signal `\mdu.\b_latched' using process `\mdu.$proc$rtl/core/mdu.v:58$63'.
  created $adff cell `$procdff$3144' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\i' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3145' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[0]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3146' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[1]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3147' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[2]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3148' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[3]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3149' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[4]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3150' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[5]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3151' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[6]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3152' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[7]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3153' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[8]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3154' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[9]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3155' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[10]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3156' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[11]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3157' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[12]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3158' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[13]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3159' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[14]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3160' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[15]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3161' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[16]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3162' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[17]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3163' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[18]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3164' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[19]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3165' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[20]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3166' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[21]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3167' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[22]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3168' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[23]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3169' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[24]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3170' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[25]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3171' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[26]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3172' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[27]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3173' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[28]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3174' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[29]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3175' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[30]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3176' with positive edge clock and negative level reset.
Creating register for signal `\regfile.\registers[31]' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3177' with positive edge clock and negative level reset.
Creating register for signal `\regfile.$mem2reg_wr$\registers$rtl/core/regfile.v:49$16_ADDR' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3178' with positive edge clock and negative level reset.
Creating register for signal `\regfile.$mem2reg_wr$\registers$rtl/core/regfile.v:49$16_DATA' using process `\regfile.$proc$rtl/core/regfile.v:40$19'.
  created $adff cell `$procdff$3179' with positive edge clock and negative level reset.

12.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

12.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 28 empty switches in `\custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
Removing empty process `custom_riscv_core.$proc$rtl/core/custom_riscv_core.v:308$249'.
Found and cleaned up 12 empty switches in `\exception_unit.$proc$rtl/core/exception_unit.v:20$183'.
Removing empty process `exception_unit.$proc$rtl/core/exception_unit.v:20$183'.
Found and cleaned up 5 empty switches in `\csr_unit.$proc$rtl/core/csr_unit.v:224$176'.
Removing empty process `csr_unit.$proc$rtl/core/csr_unit.v:224$176'.
Found and cleaned up 1 empty switch in `\csr_unit.$proc$rtl/core/csr_unit.v:215$172'.
Removing empty process `csr_unit.$proc$rtl/core/csr_unit.v:215$172'.
Found and cleaned up 1 empty switch in `\csr_unit.$proc$rtl/core/csr_unit.v:152$170'.
Removing empty process `csr_unit.$proc$rtl/core/csr_unit.v:152$170'.
Found and cleaned up 2 empty switches in `\csr_unit.$proc$rtl/core/csr_unit.v:128$167'.
Removing empty process `csr_unit.$proc$rtl/core/csr_unit.v:128$167'.
Found and cleaned up 32 empty switches in `\csr_unit.$proc$rtl/core/csr_unit.v:109$166'.
Removing empty process `csr_unit.$proc$rtl/core/csr_unit.v:109$166'.
Removing empty process `csr_unit.$proc$rtl/core/csr_unit.v:93$161'.
Found and cleaned up 7 empty switches in `\decoder.$proc$rtl/core/decoder.v:139$154'.
Removing empty process `decoder.$proc$rtl/core/decoder.v:139$154'.
Found and cleaned up 1 empty switch in `\decoder.$proc$rtl/core/decoder.v:90$153'.
Removing empty process `decoder.$proc$rtl/core/decoder.v:90$153'.
Found and cleaned up 15 empty switches in `\mdu.$proc$rtl/core/mdu.v:58$63'.
Removing empty process `mdu.$proc$rtl/core/mdu.v:58$63'.
Found and cleaned up 1 empty switch in `\regfile.$proc$rtl/core/regfile.v:0$36'.
Removing empty process `regfile.$proc$rtl/core/regfile.v:0$36'.
Found and cleaned up 1 empty switch in `\regfile.$proc$rtl/core/regfile.v:0$33'.
Removing empty process `regfile.$proc$rtl/core/regfile.v:0$33'.
Found and cleaned up 2 empty switches in `\regfile.$proc$rtl/core/regfile.v:40$19'.
Removing empty process `regfile.$proc$rtl/core/regfile.v:40$19'.
Found and cleaned up 1 empty switch in `\alu.$proc$rtl/core/alu.v:15$1'.
Removing empty process `alu.$proc$rtl/core/alu.v:15$1'.
Cleaned up 109 empty switches.

12.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module custom_riscv_core.
<suppressed ~23 debug messages>
Optimizing module exception_unit.
<suppressed ~5 debug messages>
Optimizing module csr_unit.
<suppressed ~4 debug messages>
Optimizing module decoder.
<suppressed ~27 debug messages>
Optimizing module mdu.
<suppressed ~25 debug messages>
Optimizing module regfile.
<suppressed ~6 debug messages>
Optimizing module alu.
<suppressed ~2 debug messages>

13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \custom_riscv_core..
Finding unused cells or wires in module \exception_unit..
Finding unused cells or wires in module \csr_unit..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \mdu..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \alu..
Removed 72 unused cells and 840 unused wires.
<suppressed ~90 debug messages>

14. Executing OPT pass (performing simple optimizations).

14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu.
Optimizing module csr_unit.
Optimizing module custom_riscv_core.
Optimizing module decoder.
Optimizing module exception_unit.
Optimizing module mdu.
Optimizing module regfile.

14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu'.
Finding identical cells in module `\csr_unit'.
<suppressed ~105 debug messages>
Finding identical cells in module `\custom_riscv_core'.
<suppressed ~186 debug messages>
Finding identical cells in module `\decoder'.
<suppressed ~264 debug messages>
Finding identical cells in module `\exception_unit'.
<suppressed ~12 debug messages>
Finding identical cells in module `\mdu'.
<suppressed ~168 debug messages>
Finding identical cells in module `\regfile'.
<suppressed ~6 debug messages>
Removed a total of 247 cells.

14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csr_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1578.
Running muxtree optimizer on module \custom_riscv_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$300.
    dead port 1/2 on $mux $procmux$303.
    dead port 2/2 on $mux $procmux$305.
    dead port 2/2 on $mux $ternary$rtl/core/custom_riscv_core.v:279$222.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1728.
    dead port 1/2 on $mux $procmux$1810.
    dead port 2/2 on $mux $procmux$1812.
    dead port 2/2 on $mux $procmux$1826.
    dead port 2/2 on $mux $procmux$1828.
    dead port 2/2 on $mux $procmux$1843.
    dead port 2/2 on $mux $procmux$1739.
    dead port 2/2 on $mux $procmux$1741.
    dead port 2/2 on $mux $procmux$1880.
    dead port 2/2 on $mux $procmux$1689.
    dead port 2/2 on $mux $procmux$1749.
    dead port 2/2 on $mux $procmux$1691.
    dead port 2/2 on $mux $procmux$1757.
    dead port 2/2 on $mux $procmux$1765.
    dead port 2/2 on $mux $procmux$1773.
    dead port 2/2 on $mux $procmux$1781.
    dead port 2/2 on $mux $procmux$1703.
    dead port 2/2 on $mux $procmux$1705.
    dead port 2/2 on $mux $procmux$1714.
    dead port 2/2 on $mux $procmux$1788.
    dead port 2/2 on $mux $procmux$1716.
    dead port 2/2 on $mux $procmux$1726.
Running muxtree optimizer on module \exception_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1001.
    dead port 1/2 on $mux $procmux$1004.
    dead port 1/2 on $mux $procmux$1011.
    dead port 1/2 on $mux $procmux$1014.
    dead port 2/2 on $mux $procmux$1016.
    dead port 1/2 on $mux $procmux$1019.
    dead port 1/2 on $mux $procmux$1022.
    dead port 1/2 on $mux $procmux$1025.
    dead port 1/2 on $mux $procmux$1032.
    dead port 1/2 on $mux $procmux$1035.
    dead port 2/2 on $mux $procmux$1037.
    dead port 1/2 on $mux $procmux$1040.
    dead port 1/2 on $mux $procmux$1043.
    dead port 1/2 on $mux $procmux$1046.
    dead port 1/2 on $mux $procmux$1053.
    dead port 2/2 on $mux $procmux$1055.
    dead port 1/2 on $mux $procmux$1058.
    dead port 1/2 on $mux $procmux$1061.
    dead port 1/2 on $mux $procmux$1064.
    dead port 1/2 on $mux $procmux$1071.
    dead port 2/2 on $mux $procmux$1073.
    dead port 1/2 on $mux $procmux$1076.
    dead port 1/2 on $mux $procmux$1079.
    dead port 1/2 on $mux $procmux$1082.
    dead port 1/2 on $mux $procmux$1089.
    dead port 2/2 on $mux $procmux$1091.
    dead port 1/2 on $mux $procmux$1094.
    dead port 1/2 on $mux $procmux$1097.
    dead port 1/2 on $mux $procmux$1100.
    dead port 2/2 on $mux $procmux$1106.
    dead port 1/2 on $mux $procmux$1109.
    dead port 1/2 on $mux $procmux$1112.
    dead port 1/2 on $mux $procmux$1115.
    dead port 2/2 on $mux $procmux$1121.
    dead port 1/2 on $mux $procmux$1124.
    dead port 1/2 on $mux $procmux$1127.
    dead port 1/2 on $mux $procmux$1130.
    dead port 2/2 on $mux $procmux$1136.
    dead port 1/2 on $mux $procmux$1139.
    dead port 1/2 on $mux $procmux$1142.
    dead port 1/2 on $mux $procmux$1145.
    dead port 1/2 on $mux $procmux$1151.
    dead port 1/2 on $mux $procmux$1154.
    dead port 1/2 on $mux $procmux$1157.
    dead port 1/2 on $mux $procmux$1163.
    dead port 1/2 on $mux $procmux$1166.
    dead port 1/2 on $mux $procmux$1169.
    dead port 1/2 on $mux $procmux$1175.
    dead port 1/2 on $mux $procmux$1178.
    dead port 1/2 on $mux $procmux$1181.
    dead port 1/2 on $mux $procmux$1187.
    dead port 1/2 on $mux $procmux$1190.
    dead port 1/2 on $mux $procmux$1196.
    dead port 1/2 on $mux $procmux$1199.
    dead port 1/2 on $mux $procmux$1205.
    dead port 1/2 on $mux $procmux$1208.
    dead port 1/2 on $mux $procmux$1214.
    dead port 1/2 on $mux $procmux$1220.
    dead port 1/2 on $mux $procmux$1226.
    dead port 1/2 on $mux $procmux$701.
    dead port 1/2 on $mux $procmux$704.
    dead port 1/2 on $mux $procmux$707.
    dead port 1/2 on $mux $procmux$710.
    dead port 1/2 on $mux $procmux$713.
    dead port 1/2 on $mux $procmux$719.
    dead port 1/2 on $mux $procmux$722.
    dead port 1/2 on $mux $procmux$725.
    dead port 1/2 on $mux $procmux$728.
    dead port 1/2 on $mux $procmux$731.
    dead port 1/2 on $mux $procmux$737.
    dead port 1/2 on $mux $procmux$740.
    dead port 1/2 on $mux $procmux$743.
    dead port 1/2 on $mux $procmux$746.
    dead port 1/2 on $mux $procmux$749.
    dead port 1/2 on $mux $procmux$756.
    dead port 1/2 on $mux $procmux$759.
    dead port 2/2 on $mux $procmux$761.
    dead port 1/2 on $mux $procmux$764.
    dead port 1/2 on $mux $procmux$767.
    dead port 1/2 on $mux $procmux$770.
    dead port 1/2 on $mux $procmux$773.
    dead port 1/2 on $mux $procmux$780.
    dead port 1/2 on $mux $procmux$783.
    dead port 2/2 on $mux $procmux$785.
    dead port 1/2 on $mux $procmux$788.
    dead port 1/2 on $mux $procmux$791.
    dead port 1/2 on $mux $procmux$794.
    dead port 1/2 on $mux $procmux$797.
    dead port 1/2 on $mux $procmux$804.
    dead port 1/2 on $mux $procmux$807.
    dead port 2/2 on $mux $procmux$809.
    dead port 1/2 on $mux $procmux$812.
    dead port 1/2 on $mux $procmux$815.
    dead port 1/2 on $mux $procmux$818.
    dead port 1/2 on $mux $procmux$821.
    dead port 1/2 on $mux $procmux$828.
    dead port 2/2 on $mux $procmux$830.
    dead port 1/2 on $mux $procmux$833.
    dead port 1/2 on $mux $procmux$836.
    dead port 1/2 on $mux $procmux$839.
    dead port 1/2 on $mux $procmux$842.
    dead port 1/2 on $mux $procmux$849.
    dead port 2/2 on $mux $procmux$851.
    dead port 1/2 on $mux $procmux$854.
    dead port 1/2 on $mux $procmux$857.
    dead port 1/2 on $mux $procmux$860.
    dead port 1/2 on $mux $procmux$863.
    dead port 1/2 on $mux $procmux$870.
    dead port 2/2 on $mux $procmux$872.
    dead port 1/2 on $mux $procmux$875.
    dead port 1/2 on $mux $procmux$878.
    dead port 1/2 on $mux $procmux$881.
    dead port 1/2 on $mux $procmux$884.
    dead port 2/2 on $mux $procmux$890.
    dead port 1/2 on $mux $procmux$893.
    dead port 1/2 on $mux $procmux$896.
    dead port 1/2 on $mux $procmux$899.
    dead port 1/2 on $mux $procmux$902.
    dead port 2/2 on $mux $procmux$908.
    dead port 1/2 on $mux $procmux$911.
    dead port 1/2 on $mux $procmux$914.
    dead port 1/2 on $mux $procmux$917.
    dead port 1/2 on $mux $procmux$920.
    dead port 2/2 on $mux $procmux$926.
    dead port 1/2 on $mux $procmux$929.
    dead port 1/2 on $mux $procmux$932.
    dead port 1/2 on $mux $procmux$935.
    dead port 1/2 on $mux $procmux$938.
    dead port 1/2 on $mux $procmux$944.
    dead port 1/2 on $mux $procmux$947.
    dead port 1/2 on $mux $procmux$950.
    dead port 1/2 on $mux $procmux$953.
    dead port 1/2 on $mux $procmux$959.
    dead port 1/2 on $mux $procmux$962.
    dead port 1/2 on $mux $procmux$965.
    dead port 1/2 on $mux $procmux$968.
    dead port 1/2 on $mux $procmux$974.
    dead port 1/2 on $mux $procmux$977.
    dead port 1/2 on $mux $procmux$980.
    dead port 1/2 on $mux $procmux$983.
    dead port 1/2 on $mux $procmux$990.
    dead port 1/2 on $mux $procmux$993.
    dead port 2/2 on $mux $procmux$995.
    dead port 1/2 on $mux $procmux$998.
Running muxtree optimizer on module \mdu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$2274: \done -> 1'0
      Replacing known input bits on port B of cell $procmux$2269: \done -> 1'0
      Replacing known input bits on port B of cell $procmux$2277: \done -> 1'0
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 32/33 on $pmux $procmux$2301.
    dead port 32/33 on $pmux $procmux$2334.
Removed 173 multiplexer ports.
<suppressed ~126 debug messages>

14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu.
  Optimizing cells in module \csr_unit.
    New ctrl vector for $pmux cell $procmux$1532: { $procmux$1550_CMP $procmux$1286_CMP $procmux$1548_CMP $procmux$1497_CMP $procmux$1478_CMP $procmux$1460_CMP $procmux$1443_CMP $procmux$1427_CMP $procmux$1412_CMP $procmux$1541_CMP $auto$opt_reduce.cc:134:opt_pmux$3187 $auto$opt_reduce.cc:134:opt_pmux$3185 $auto$opt_reduce.cc:134:opt_pmux$3183 $auto$opt_reduce.cc:134:opt_pmux$3181 }
    New ctrl vector for $pmux cell $procmux$1552: $auto$opt_reduce.cc:134:opt_pmux$3189
  Optimizing cells in module \csr_unit.
  Optimizing cells in module \custom_riscv_core.
    New ctrl vector for $pmux cell $procmux$291: { $procmux$299_CMP $auto$opt_reduce.cc:134:opt_pmux$3195 $auto$opt_reduce.cc:134:opt_pmux$3193 $auto$opt_reduce.cc:134:opt_pmux$3191 }
    New ctrl vector for $pmux cell $procmux$653: { $procmux$406_CMP $procmux$691_CMP $procmux$436_CMP $procmux$306_CMP $procmux$345_CMP $auto$opt_reduce.cc:134:opt_pmux$3197 }
  Optimizing cells in module \custom_riscv_core.
  Optimizing cells in module \decoder.
    New ctrl vector for $pmux cell $procmux$1895: { $auto$opt_reduce.cc:134:opt_pmux$3199 $procmux$1692_CMP }
    New ctrl vector for $pmux cell $procmux$1907: $auto$opt_reduce.cc:134:opt_pmux$3201
    New ctrl vector for $pmux cell $procmux$1916: { $procmux$1692_CMP $auto$opt_reduce.cc:134:opt_pmux$3203 }
    New ctrl vector for $pmux cell $procmux$1698: $auto$opt_reduce.cc:134:opt_pmux$3205
    New ctrl vector for $pmux cell $procmux$1965: $auto$opt_reduce.cc:134:opt_pmux$3207
  Optimizing cells in module \decoder.
  Optimizing cells in module \exception_unit.
  Optimizing cells in module \mdu.
    New ctrl vector for $pmux cell $procmux$2274: { $procmux$2148_CMP $procmux$2064_CMP }
  Optimizing cells in module \mdu.
  Optimizing cells in module \regfile.
Performed a total of 10 changes.

14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu'.
Finding identical cells in module `\csr_unit'.
Finding identical cells in module `\custom_riscv_core'.
<suppressed ~6 debug messages>
Finding identical cells in module `\decoder'.
<suppressed ~3 debug messages>
Finding identical cells in module `\exception_unit'.
<suppressed ~12 debug messages>
Finding identical cells in module `\mdu'.
<suppressed ~6 debug messages>
Finding identical cells in module `\regfile'.
Removed a total of 9 cells.

14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$3115 ($adff) from module csr_unit (D = $0\mtval[31:0], Q = \mtval).
Adding EN signal on $procdff$3114 ($adff) from module csr_unit (D = $0\mcause[31:0], Q = \mcause).
Adding EN signal on $procdff$3113 ($adff) from module csr_unit (D = $0\mepc[31:0], Q = \mepc).
Adding EN signal on $procdff$3112 ($adff) from module csr_unit (D = \csr_wdata_final, Q = \mscratch).
Adding EN signal on $procdff$3111 ($adff) from module csr_unit (D = \csr_wdata_final, Q = \mtvec).
Adding EN signal on $procdff$3110 ($adff) from module csr_unit (D = \csr_wdata_final, Q = \mie).
Adding EN signal on $procdff$3109 ($adff) from module csr_unit (D = 3'000, Q = \mstatus [10:8]).
Adding EN signal on $procdff$3109 ($adff) from module csr_unit (D = 3'000, Q = \mstatus [2:0]).
Adding EN signal on $procdff$3109 ($adff) from module csr_unit (D = 3'000, Q = \mstatus [6:4]).
Adding EN signal on $procdff$3109 ($adff) from module csr_unit (D = 19'0000000000000000000, Q = \mstatus [31:13]).
Adding EN signal on $procdff$3109 ($adff) from module csr_unit (D = { $0\mstatus[31:0] [12:11] $0\mstatus[31:0] [7] $0\mstatus[31:0] [3] }, Q = { \mstatus [12:11] \mstatus [7] \mstatus [3] }).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$3277 ($adffe) from module csr_unit.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3270 ($adffe) from module csr_unit.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3270 ($adffe) from module csr_unit.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3270 ($adffe) from module csr_unit.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3263 ($adffe) from module csr_unit.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3263 ($adffe) from module csr_unit.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3263 ($adffe) from module csr_unit.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3256 ($adffe) from module csr_unit.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3256 ($adffe) from module csr_unit.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3256 ($adffe) from module csr_unit.
Adding EN signal on $procdff$3083 ($dff) from module custom_riscv_core (D = $0\alu_result_reg[31:0], Q = \alu_result_reg).
Adding EN signal on $procdff$3077 ($adff) from module custom_riscv_core (D = $0\trap_cause[31:0], Q = \trap_cause).
Adding EN signal on $procdff$3076 ($adff) from module custom_riscv_core (D = $0\trap_pc[31:0], Q = \trap_pc).
Adding EN signal on $procdff$3075 ($adff) from module custom_riscv_core (D = $0\trap_return[0:0], Q = \trap_return).
Adding EN signal on $procdff$3074 ($adff) from module custom_riscv_core (D = $0\trap_entry[0:0], Q = \trap_entry).
Adding EN signal on $procdff$3073 ($dff) from module custom_riscv_core (D = \iwb_dat_i, Q = \instruction).
Adding EN signal on $procdff$3070 ($adff) from module custom_riscv_core (D = $0\state[2:0], Q = \state).
Adding EN signal on $procdff$3080 ($adff) from module custom_riscv_core (D = \dwb_dat_i, Q = \mem_data_reg).
Adding EN signal on $procdff$3079 ($adff) from module custom_riscv_core (D = $0\pc[31:0], Q = \pc).
Adding EN signal on $procdff$3078 ($adff) from module custom_riscv_core (D = $0\trap_val[31:0], Q = \trap_val).
Adding EN signal on $procdff$3108 ($dff) from module custom_riscv_core (D = $procmux$340_Y, Q = \dwb_sel_reg).
Adding SRST signal on $auto$ff.cc:266:slice$3379 ($dffe) from module custom_riscv_core (D = $procmux$337_Y, Q = \dwb_sel_reg, rval = 4'1111).
Adding EN signal on $procdff$3105 ($dff) from module custom_riscv_core (D = \mem_write, Q = \dwb_we_reg).
Adding EN signal on $procdff$3102 ($dff) from module custom_riscv_core (D = $procmux$359_Y, Q = \dwb_dat_reg).
Adding EN signal on $procdff$3099 ($dff) from module custom_riscv_core (D = \alu_result_reg, Q = \dwb_adr_reg).
Adding EN signal on $procdff$3096 ($adff) from module custom_riscv_core (D = $procmux$378_Y, Q = \dwb_stb_reg).
Adding EN signal on $procdff$3095 ($adff) from module custom_riscv_core (D = $procmux$387_Y, Q = \dwb_cyc_reg).
Adding EN signal on $procdff$3094 ($adff) from module custom_riscv_core (D = $procmux$400_Y, Q = \iwb_stb_reg).
Adding EN signal on $procdff$3093 ($adff) from module custom_riscv_core (D = $procmux$414_Y, Q = \iwb_cyc_reg).
Adding EN signal on $procdff$3089 ($dff) from module custom_riscv_core (D = \funct3, Q = \mdu_funct3).
Adding EN signal on $procdff$3086 ($adff) from module custom_riscv_core (D = $0\mdu_pending[1:0], Q = \mdu_pending).
Adding EN signal on $procdff$3085 ($adff) from module custom_riscv_core (D = $5\mdu_selected_temp[31:0], Q = \mdu_result_reg).
Adding EN signal on $procdff$3084 ($adff) from module custom_riscv_core (D = $0\mdu_start[0:0], Q = \mdu_start).
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$3069 ($dlatch) from module decoder.
Adding EN signal on $procdff$3144 ($adff) from module mdu (D = \b, Q = \b_latched).
Adding EN signal on $procdff$3143 ($adff) from module mdu (D = \a, Q = \a_latched).
Adding EN signal on $procdff$3142 ($adff) from module mdu (D = \funct3, Q = \op_latched).
Adding EN signal on $procdff$3138 ($adff) from module mdu (D = $logic_and$rtl/core/mdu.v:110$95_Y, Q = \divisor_neg).
Adding EN signal on $procdff$3137 ($adff) from module mdu (D = $logic_and$rtl/core/mdu.v:109$91_Y, Q = \dividend_neg).
Adding EN signal on $procdff$3136 ($adff) from module mdu (D = $0\div_count[5:0], Q = \div_count).
Adding EN signal on $procdff$3135 ($adff) from module mdu (D = $0\remainder_reg[31:0], Q = \remainder_reg).
Adding EN signal on $procdff$3134 ($adff) from module mdu (D = $0\quotient_reg[31:0], Q = \quotient_reg).
Adding EN signal on $procdff$3133 ($adff) from module mdu (D = $ternary$rtl/core/mdu.v:112$109_Y, Q = \divisor_abs).
Adding EN signal on $procdff$3132 ($adff) from module mdu (D = $0\dividend_shift[63:0], Q = \dividend_shift).
Adding EN signal on $procdff$3128 ($adff) from module mdu (D = $0\mul_count[5:0], Q = \mul_count).
Adding EN signal on $procdff$3127 ($adff) from module mdu (D = $0\acc[63:0], Q = \acc).
Adding EN signal on $procdff$3126 ($adff) from module mdu (D = $0\multiplier[31:0], Q = \multiplier).
Adding EN signal on $procdff$3125 ($adff) from module mdu (D = $0\multiplicand[63:0], Q = \multiplicand).
Adding EN signal on $procdff$3124 ($adff) from module mdu (D = $0\state[1:0], Q = \state).
Adding EN signal on $procdff$3123 ($adff) from module mdu (D = $procmux$2229_Y, Q = \remainder).
Adding EN signal on $procdff$3122 ($adff) from module mdu (D = $procmux$2247_Y, Q = \quotient).
Adding EN signal on $procdff$3121 ($adff) from module mdu (D = $procmux$2260_Y, Q = \product).
Adding EN signal on $procdff$3119 ($adff) from module mdu (D = $0\busy[0:0], Q = \busy).
Adding EN signal on $procdff$3177 ($adff) from module regfile (D = \rd_data, Q = \registers[31]).
Adding EN signal on $procdff$3176 ($adff) from module regfile (D = \rd_data, Q = \registers[30]).
Adding EN signal on $procdff$3175 ($adff) from module regfile (D = \rd_data, Q = \registers[29]).
Adding EN signal on $procdff$3174 ($adff) from module regfile (D = \rd_data, Q = \registers[28]).
Adding EN signal on $procdff$3173 ($adff) from module regfile (D = \rd_data, Q = \registers[27]).
Adding EN signal on $procdff$3172 ($adff) from module regfile (D = \rd_data, Q = \registers[26]).
Adding EN signal on $procdff$3171 ($adff) from module regfile (D = \rd_data, Q = \registers[25]).
Adding EN signal on $procdff$3170 ($adff) from module regfile (D = \rd_data, Q = \registers[24]).
Adding EN signal on $procdff$3169 ($adff) from module regfile (D = \rd_data, Q = \registers[23]).
Adding EN signal on $procdff$3168 ($adff) from module regfile (D = \rd_data, Q = \registers[22]).
Adding EN signal on $procdff$3167 ($adff) from module regfile (D = \rd_data, Q = \registers[21]).
Adding EN signal on $procdff$3166 ($adff) from module regfile (D = \rd_data, Q = \registers[20]).
Adding EN signal on $procdff$3165 ($adff) from module regfile (D = \rd_data, Q = \registers[19]).
Adding EN signal on $procdff$3164 ($adff) from module regfile (D = \rd_data, Q = \registers[18]).
Adding EN signal on $procdff$3163 ($adff) from module regfile (D = \rd_data, Q = \registers[17]).
Adding EN signal on $procdff$3162 ($adff) from module regfile (D = \rd_data, Q = \registers[16]).
Adding EN signal on $procdff$3161 ($adff) from module regfile (D = \rd_data, Q = \registers[15]).
Adding EN signal on $procdff$3160 ($adff) from module regfile (D = \rd_data, Q = \registers[14]).
Adding EN signal on $procdff$3159 ($adff) from module regfile (D = \rd_data, Q = \registers[13]).
Adding EN signal on $procdff$3158 ($adff) from module regfile (D = \rd_data, Q = \registers[12]).
Adding EN signal on $procdff$3157 ($adff) from module regfile (D = \rd_data, Q = \registers[11]).
Adding EN signal on $procdff$3156 ($adff) from module regfile (D = \rd_data, Q = \registers[10]).
Adding EN signal on $procdff$3155 ($adff) from module regfile (D = \rd_data, Q = \registers[9]).
Adding EN signal on $procdff$3154 ($adff) from module regfile (D = \rd_data, Q = \registers[8]).
Adding EN signal on $procdff$3153 ($adff) from module regfile (D = \rd_data, Q = \registers[7]).
Adding EN signal on $procdff$3152 ($adff) from module regfile (D = \rd_data, Q = \registers[6]).
Adding EN signal on $procdff$3151 ($adff) from module regfile (D = \rd_data, Q = \registers[5]).
Adding EN signal on $procdff$3150 ($adff) from module regfile (D = \rd_data, Q = \registers[4]).
Adding EN signal on $procdff$3149 ($adff) from module regfile (D = \rd_data, Q = \registers[3]).
Adding EN signal on $procdff$3148 ($adff) from module regfile (D = \rd_data, Q = \registers[2]).
Adding EN signal on $procdff$3147 ($adff) from module regfile (D = \rd_data, Q = \registers[1]).
Adding EN signal on $procdff$3146 ($adff) from module regfile (D = \rd_data, Q = \registers[0]).

14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \csr_unit..
Finding unused cells or wires in module \custom_riscv_core..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \exception_unit..
Finding unused cells or wires in module \mdu..
Finding unused cells or wires in module \regfile..
Removed 170 unused cells and 585 unused wires.
<suppressed ~177 debug messages>

14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu.
Optimizing module csr_unit.
<suppressed ~4 debug messages>
Optimizing module custom_riscv_core.
<suppressed ~10 debug messages>
Optimizing module decoder.
Optimizing module exception_unit.
Optimizing module mdu.
<suppressed ~9 debug messages>
Optimizing module regfile.

14.9. Rerunning OPT passes. (Maybe there is more to do..)

14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csr_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \custom_riscv_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exception_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mdu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu.
  Optimizing cells in module \csr_unit.
  Optimizing cells in module \custom_riscv_core.
  Optimizing cells in module \decoder.
  Optimizing cells in module \exception_unit.
  Optimizing cells in module \mdu.
  Optimizing cells in module \regfile.
Performed a total of 0 changes.

14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu'.
Finding identical cells in module `\csr_unit'.
<suppressed ~27 debug messages>
Finding identical cells in module `\custom_riscv_core'.
<suppressed ~90 debug messages>
Finding identical cells in module `\decoder'.
Finding identical cells in module `\exception_unit'.
Finding identical cells in module `\mdu'.
<suppressed ~141 debug messages>
Finding identical cells in module `\regfile'.
Removed a total of 86 cells.

14.13. Executing OPT_DFF pass (perform DFF optimizations).

14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \csr_unit..
Finding unused cells or wires in module \custom_riscv_core..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \exception_unit..
Finding unused cells or wires in module \mdu..
Finding unused cells or wires in module \regfile..
Removed 0 unused cells and 84 unused wires.
<suppressed ~3 debug messages>

14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu.
Optimizing module csr_unit.
Optimizing module custom_riscv_core.
Optimizing module decoder.
Optimizing module exception_unit.
Optimizing module mdu.
Optimizing module regfile.

14.16. Rerunning OPT passes. (Maybe there is more to do..)

14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csr_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \custom_riscv_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \exception_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mdu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~81 debug messages>

14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu.
  Optimizing cells in module \csr_unit.
  Optimizing cells in module \custom_riscv_core.
  Optimizing cells in module \decoder.
  Optimizing cells in module \exception_unit.
  Optimizing cells in module \mdu.
  Optimizing cells in module \regfile.
Performed a total of 0 changes.

14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu'.
Finding identical cells in module `\csr_unit'.
Finding identical cells in module `\custom_riscv_core'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\exception_unit'.
Finding identical cells in module `\mdu'.
Finding identical cells in module `\regfile'.
Removed a total of 0 cells.

14.20. Executing OPT_DFF pass (perform DFF optimizations).

14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \csr_unit..
Finding unused cells or wires in module \custom_riscv_core..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \exception_unit..
Finding unused cells or wires in module \mdu..
Finding unused cells or wires in module \regfile..

14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu.
Optimizing module csr_unit.
Optimizing module custom_riscv_core.
Optimizing module decoder.
Optimizing module exception_unit.
Optimizing module mdu.
Optimizing module regfile.

14.23. Finished OPT passes. (There is nothing left to do.)

15. Executing CHECK pass (checking for obvious problems).
Checking module alu...
Checking module csr_unit...
Checking module custom_riscv_core...
Warning: Drivers conflicting with a constant 1'0 driver:
    port is_zpec[0] of cell decoder_inst (decoder)
Checking module decoder...
Checking module exception_unit...
Checking module mdu...
Checking module regfile...
Found and reported 1 problems.

16. Printing statistics.

=== alu ===

   Number of wires:                 27
   Number of wire bits:            433
   Number of public wires:           5
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $add                            1
     $and                            1
     $eq                             9
     $logic_not                      2
     $lt                             2
     $mux                            2
     $or                             1
     $pmux                           1
     $shl                            1
     $shr                            1
     $sshr                           1
     $sub                            1
     $xor                            1

=== csr_unit ===

   Number of wires:                161
   Number of wire bits:           3161
   Number of public wires:          38
   Number of public wire bits:     829
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                145
     $add                            3
     $adff                           3
     $adffe                          7
     $and                            2
     $eq                            24
     $logic_and                      2
     $logic_not                      1
     $mux                           77
     $ne                             5
     $not                            3
     $or                             1
     $pmux                           2
     $reduce_and                     7
     $reduce_bool                    2
     $reduce_or                      6

=== custom_riscv_core ===

   Number of wires:                254
   Number of wire bits:           2729
   Number of public wires:          94
   Number of public wire bits:    1256
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                197
     $add                            3
     $adffe                         13
     $dffe                           6
     $eq                            26
     $ge                             1
     $logic_and                      5
     $logic_not                      8
     $logic_or                       1
     $lt                             1
     $mux                           69
     $ne                            12
     $not                            4
     $pmux                          14
     $reduce_and                    16
     $reduce_bool                    5
     $reduce_or                      4
     $sdffce                         1
     $shl                            2
     alu                             1
     csr_unit                        1
     decoder                         1
     exception_unit                  1
     mdu                             1
     regfile                         1

=== decoder ===

   Number of wires:                 68
   Number of wire bits:            182
   Number of public wires:          23
   Number of public wire bits:     114
   Number of memories:               1
   Number of memory bits:           32
   Number of processes:              0
   Number of cells:                 65
     $eq                            22
     $logic_not                      2
     $meminit                        1
     $memrd_v2                       1
     $mux                           23
     $pmux                           7
     $reduce_bool                    1
     $reduce_or                      8

=== exception_unit ===

   Number of wires:                 50
   Number of wire bits:            796
   Number of public wires:          13
   Number of public wire bits:     170
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $eq                             3
     $logic_and                      3
     $logic_or                       1
     $mux                           31
     $reduce_bool                    2

=== mdu ===

   Number of wires:                166
   Number of wire bits:           3325
   Number of public wires:          26
   Number of public wire bits:     603
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     $add                            8
     $adff                           1
     $adffe                         19
     $eq                            12
     $ge                             1
     $logic_and                      5
     $logic_not                      3
     $logic_or                       5
     $lt                             2
     $mux                           61
     $ne                            10
     $not                            7
     $pmux                          11
     $reduce_and                     9
     $reduce_bool                    3
     $sub                            1
     $xor                            2

=== regfile ===

   Number of wires:                170
   Number of wire bits:           1298
   Number of public wires:          40
   Number of public wire bits:    1106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                163
     $adffe                         31
     $eq                            93
     $logic_and                      1
     $logic_not                      2
     $mux                            2
     $pmux                           2
     $reduce_and                    31
     $reduce_bool                    1

=== design hierarchy ===

   custom_riscv_core                 1
     alu                             1
     csr_unit                        1
     decoder                         1
     exception_unit                  1
     mdu                             1
     regfile                         1

   Number of wires:                896
   Number of wire bits:          11924
   Number of public wires:         239
   Number of public wire bits:    4179
   Number of memories:               1
   Number of memory bits:           32
   Number of processes:              0
   Number of cells:                788
     $add                           15
     $adff                           4
     $adffe                         70
     $and                            3
     $dffe                           6
     $eq                           189
     $ge                             2
     $logic_and                     16
     $logic_not                     18
     $logic_or                       7
     $lt                             5
     $meminit                        1
     $memrd_v2                       1
     $mux                          265
     $ne                            27
     $not                           14
     $or                             2
     $pmux                          37
     $reduce_and                    63
     $reduce_bool                   14
     $reduce_or                     18
     $sdffce                         1
     $shl                            3
     $shr                            1
     $sshr                           1
     $sub                            2
     $xor                            3

17. Printing statistics.

=== alu ===

   Number of wires:                 27
   Number of wire bits:            433
   Number of public wires:           5
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $add_32                         1
     $and_32                         1
     $eq_4                           9
     $logic_not_32                   1
     $logic_not_4                    1
     $lt_32                          2
     $mux_32                         2
     $or_32                          1
     $pmux_32                        1
     $shl_32                         1
     $shr_32                         1
     $sshr_32                        1
     $sub_32                         1
     $xor_32                         1

=== csr_unit ===

   Number of wires:                161
   Number of wire bits:           3161
   Number of public wires:          38
   Number of public wire bits:     829
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                145
     $add_33                         1
     $add_64                         2
     $adff_32                        1
     $adff_64                        2
     $adffe_32                       6
     $adffe_4                        1
     $and_32                         2
     $eq_12                         21
     $eq_2                           3
     $logic_and_1                    2
     $logic_not_2                    1
     $mux_1                          9
     $mux_2                          4
     $mux_32                        64
     $ne_2                           1
     $ne_4                           4
     $not_1                          2
     $not_32                         1
     $or_32                          1
     $pmux_32                        2
     $reduce_and_2                   1
     $reduce_and_3                   3
     $reduce_and_4                   3
     $reduce_bool_3                  2
     $reduce_or_2                    4
     $reduce_or_21                   1
     $reduce_or_32                   1

=== custom_riscv_core ===

   Number of wires:                254
   Number of wire bits:           2729
   Number of public wires:          94
   Number of public wire bits:    1256
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                197
     $add_32                         3
     $adffe_1                        5
     $adffe_2                        1
     $adffe_3                        1
     $adffe_32                       6
     $dffe_1                         1
     $dffe_3                         1
     $dffe_32                        4
     $eq_2                           4
     $eq_3                          18
     $eq_7                           4
     $ge_32                          1
     $logic_and_1                    5
     $logic_not_1                    4
     $logic_not_2                    1
     $logic_not_3                    3
     $logic_or_1                     1
     $lt_32                          1
     $mux_1                         10
     $mux_16                         2
     $mux_2                          6
     $mux_3                         14
     $mux_32                        34
     $mux_8                          3
     $ne_2                           4
     $ne_3                           5
     $ne_4                           3
     $not_1                          4
     $pmux_1                         3
     $pmux_2                         1
     $pmux_3                         1
     $pmux_32                        8
     $pmux_4                         1
     $reduce_and_2                   2
     $reduce_and_3                   7
     $reduce_and_4                   4
     $reduce_and_5                   2
     $reduce_and_8                   1
     $reduce_bool_2                  2
     $reduce_bool_3                  2
     $reduce_bool_6                  1
     $reduce_or_2                    3
     $reduce_or_3                    1
     $sdffce_4                       1
     $shl_4                          2
     alu                             1
     csr_unit                        1
     decoder                         1
     exception_unit                  1
     mdu                             1
     regfile                         1

=== decoder ===

   Number of wires:                 68
   Number of wire bits:            182
   Number of public wires:          23
   Number of public wire bits:     114
   Number of memories:               1
   Number of memory bits:           32
   Number of processes:              0
   Number of cells:                 65
     $eq_12                          3
     $eq_3                           7
     $eq_7                          12
     $logic_not_12                   1
     $logic_not_3                    1
     $meminit                        1
     $memrd_v2                       1
     $mux_1                         20
     $mux_4                          3
     $pmux_1                         3
     $pmux_32                        1
     $pmux_4                         3
     $reduce_bool_5                  1
     $reduce_or_10                   1
     $reduce_or_2                    2
     $reduce_or_3                    1
     $reduce_or_4                    1
     $reduce_or_6                    1
     $reduce_or_7                    2

=== exception_unit ===

   Number of wires:                 50
   Number of wire bits:            796
   Number of public wires:          13
   Number of public wire bits:     170
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $eq_3                           3
     $logic_and_1                    3
     $logic_or_1                     1
     $mux_1                         10
     $mux_32                        21
     $reduce_bool_2                  2

=== mdu ===

   Number of wires:                166
   Number of wire bits:           3325
   Number of public wires:          26
   Number of public wire bits:     603
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     $add_32                         6
     $add_64                         2
     $adff_1                         1
     $adffe_1                        3
     $adffe_2                        1
     $adffe_3                        1
     $adffe_32                       8
     $adffe_6                        2
     $adffe_64                       4
     $eq_2                           2
     $eq_3                          10
     $ge_32                          1
     $logic_and_1                    5
     $logic_not_2                    1
     $logic_not_3                    1
     $logic_not_32                   1
     $logic_or_1                     5
     $lt_32                          2
     $mux_1                          8
     $mux_2                          5
     $mux_32                        27
     $mux_6                          7
     $mux_64                        14
     $ne_2                           5
     $ne_3                           5
     $not_1                          2
     $not_32                         4
     $not_64                         1
     $pmux_1                         2
     $pmux_2                         1
     $pmux_32                        3
     $pmux_6                         2
     $pmux_64                        3
     $reduce_and_2                   3
     $reduce_and_3                   2
     $reduce_and_4                   2
     $reduce_and_5                   2
     $reduce_bool_2                  2
     $reduce_bool_3                  1
     $sub_32                         1
     $xor_1                          2

=== regfile ===

   Number of wires:                170
   Number of wire bits:           1298
   Number of public wires:          40
   Number of public wire bits:    1106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                163
     $adffe_32                      31
     $eq_5                          93
     $logic_and_1                    1
     $logic_not_5                    2
     $mux_32                         2
     $pmux_32                        2
     $reduce_and_2                  31
     $reduce_bool_5                  1

=== design hierarchy ===

   custom_riscv_core                 1
     alu                             1
     csr_unit                        1
     decoder                         1
     exception_unit                  1
     mdu                             1
     regfile                         1

   Number of wires:                896
   Number of wire bits:          11924
   Number of public wires:         239
   Number of public wire bits:    4179
   Number of memories:               1
   Number of memory bits:           32
   Number of processes:              0
   Number of cells:                788
     $add_32                        10
     $add_33                         1
     $add_64                         4
     $adff_1                         1
     $adff_32                        1
     $adff_64                        2
     $adffe_1                        8
     $adffe_2                        2
     $adffe_3                        2
     $adffe_32                      51
     $adffe_4                        1
     $adffe_6                        2
     $adffe_64                       4
     $and_32                         3
     $dffe_1                         1
     $dffe_3                         1
     $dffe_32                        4
     $eq_12                         24
     $eq_2                           9
     $eq_3                          38
     $eq_4                           9
     $eq_5                          93
     $eq_7                          16
     $ge_32                          2
     $logic_and_1                   16
     $logic_not_1                    4
     $logic_not_12                   1
     $logic_not_2                    3
     $logic_not_3                    5
     $logic_not_32                   2
     $logic_not_4                    1
     $logic_not_5                    2
     $logic_or_1                     7
     $lt_32                          5
     $meminit                        1
     $memrd_v2                       1
     $mux_1                         57
     $mux_16                         2
     $mux_2                         15
     $mux_3                         14
     $mux_32                       150
     $mux_4                          3
     $mux_6                          7
     $mux_64                        14
     $mux_8                          3
     $ne_2                          10
     $ne_3                          10
     $ne_4                           7
     $not_1                          8
     $not_32                         5
     $not_64                         1
     $or_32                          2
     $pmux_1                         8
     $pmux_2                         2
     $pmux_3                         1
     $pmux_32                       17
     $pmux_4                         4
     $pmux_6                         2
     $pmux_64                        3
     $reduce_and_2                  37
     $reduce_and_3                  12
     $reduce_and_4                   9
     $reduce_and_5                   4
     $reduce_and_8                   1
     $reduce_bool_2                  6
     $reduce_bool_3                  5
     $reduce_bool_5                  2
     $reduce_bool_6                  1
     $reduce_or_10                   1
     $reduce_or_2                    9
     $reduce_or_21                   1
     $reduce_or_3                    2
     $reduce_or_32                   1
     $reduce_or_4                    1
     $reduce_or_6                    1
     $reduce_or_7                    2
     $sdffce_4                       1
     $shl_32                         1
     $shl_4                          2
     $shr_32                         1
     $sshr_32                        1
     $sub_32                         2
     $xor_1                          2
     $xor_32                         1

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 16063d9cbe, CPU: user 1.24s system 0.00s, MEM: 19.88 MB peak
Yosys 0.33 (git sha1 2584903a060)
Time spent: 22% 5x opt_expr (0 sec), 20% 4x opt_clean (0 sec), ...
