INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/hello_world/hello_world.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hello_world
INFO: [VRFC 10-2458] undeclared symbol clk_35Mhz, assumed default net type wire [/home/jj/git_repos/steel_new_fpau/riscv-steel-core/hello_world/hello_world.v:91]
INFO: [VRFC 10-311] analyzing module memory_mapper
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-311] analyzing module uart
