<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Apr 02 23:37:39 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     gGMUX_BKeys
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets Key_Clock]
            63 items scored, 49 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.852ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             Brightness_Level_i3  (from Key_Clock +)
   Destination:    FD1S3AX    D              Brightness_Level_i4  (to Key_Clock +)

   Delay:                   8.767ns  (22.0% logic, 78.0% route), 7 logic levels.

 Constraint Details:

      8.767ns data_path Brightness_Level_i3 to Brightness_Level_i4 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 3.852ns

 Path Details: Brightness_Level_i3 to Brightness_Level_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              Brightness_Level_i3 (from Key_Clock)
Route        42   e 1.867                                  Brightness_Level[3]
LUT4        ---     0.302              A to Z              i1719_2_lut_rep_103
Route         7   e 1.409                                  n5391
LUT4        ---     0.302              C to Z              i81_4_lut
Route         5   e 1.341                                  n572
LUT4        ---     0.302              D to Z              i511_4_lut_else_3_lut
Route         1   e 0.020                                  n5408
MUXL5       ---     0.123           BLUT to Z              i3459
Route         2   e 1.158                                  n6
LUT4        ---     0.302              C to Z              i1_4_lut_4_lut_else_4_lut
Route         1   e 0.020                                  n5395
MUXL5       ---     0.123           BLUT to Z              i3451
Route         1   e 1.020                                  Brightness_Level_4__N_78[4]
                  --------
                    8.767  (22.0% logic, 78.0% route), 7 logic levels.


Error:  The following path violates requirements by 3.842ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             Brightness_Level_i2  (from Key_Clock +)
   Destination:    FD1S3AX    D              Brightness_Level_i4  (to Key_Clock +)

   Delay:                   8.757ns  (22.1% logic, 77.9% route), 7 logic levels.

 Constraint Details:

      8.757ns data_path Brightness_Level_i2 to Brightness_Level_i4 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 3.842ns

 Path Details: Brightness_Level_i2 to Brightness_Level_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              Brightness_Level_i2 (from Key_Clock)
Route        40   e 1.857                                  Brightness_Level[2]
LUT4        ---     0.302              B to Z              i1719_2_lut_rep_103
Route         7   e 1.409                                  n5391
LUT4        ---     0.302              C to Z              i81_4_lut
Route         5   e 1.341                                  n572
LUT4        ---     0.302              D to Z              i511_4_lut_else_3_lut
Route         1   e 0.020                                  n5408
MUXL5       ---     0.123           BLUT to Z              i3459
Route         2   e 1.158                                  n6
LUT4        ---     0.302              C to Z              i1_4_lut_4_lut_else_4_lut
Route         1   e 0.020                                  n5395
MUXL5       ---     0.123           BLUT to Z              i3451
Route         1   e 1.020                                  Brightness_Level_4__N_78[4]
                  --------
                    8.757  (22.1% logic, 77.9% route), 7 logic levels.


Error:  The following path violates requirements by 3.709ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             Brightness_Level_i3  (from Key_Clock +)
   Destination:    FD1S3AY    D              Brightness_Level_i3  (to Key_Clock +)

   Delay:                   8.624ns  (21.0% logic, 79.0% route), 6 logic levels.

 Constraint Details:

      8.624ns data_path Brightness_Level_i3 to Brightness_Level_i3 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 3.709ns

 Path Details: Brightness_Level_i3 to Brightness_Level_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              Brightness_Level_i3 (from Key_Clock)
Route        42   e 1.867                                  Brightness_Level[3]
LUT4        ---     0.302              A to Z              i1719_2_lut_rep_103
Route         7   e 1.409                                  n5391
LUT4        ---     0.302              C to Z              i81_4_lut
Route         5   e 1.341                                  n572
LUT4        ---     0.302              D to Z              i511_4_lut_else_3_lut
Route         1   e 0.020                                  n5408
MUXL5       ---     0.123           BLUT to Z              i3459
Route         2   e 1.158                                  n6
LUT4        ---     0.302              D to Z              i1_3_lut_4_lut_adj_20
Route         1   e 1.020                                  Brightness_Level_4__N_78[3]
                  --------
                    8.624  (21.0% logic, 79.0% route), 6 logic levels.

Warning: 8.852 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets LPC_CLK33M_GMUX_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 11.895ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             Delay_Counter__i9  (from LPC_CLK33M_GMUX_c +)
   Destination:    FD1P3IX    CD             Last_Key_Press__i0  (to LPC_CLK33M_GMUX_c +)

   Delay:                  16.810ns  (20.8% logic, 79.2% route), 11 logic levels.

 Constraint Details:

     16.810ns data_path Delay_Counter__i9 to Last_Key_Press__i0 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 11.895ns

 Path Details: Delay_Counter__i9 to Last_Key_Press__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              Delay_Counter__i9 (from LPC_CLK33M_GMUX_c)
Route         6   e 1.478                                  Delay_Counter[9]
LUT4        ---     0.302              B to Z              i1_3_lut
Route         4   e 1.297                                  n4489
LUT4        ---     0.302              D to Z              i1_3_lut_4_lut_adj_12
Route         2   e 1.158                                  n5027
LUT4        ---     0.302              C to Z              i1_3_lut_4_lut
Route         2   e 1.158                                  n5033
LUT4        ---     0.302              D to Z              i1_3_lut_4_lut_adj_40
Route         1   e 1.020                                  n5003
LUT4        ---     0.302              C to Z              i749_4_lut
Route         4   e 1.297                                  Decoded_Frame_13__N_176[4]
LUT4        ---     0.302              B to Z              i1_4_lut_adj_1
Route         1   e 1.020                                  n4889
LUT4        ---     0.302              C to Z              i1_4_lut
Route         1   e 1.020                                  n4549
LUT4        ---     0.302              B to Z              i1_4_lut_adj_22
Route         7   e 1.409                                  n4694
LUT4        ---     0.302              D to Z              i1_3_lut_4_lut_adj_10
Route         1   e 1.020                                  n4753
LUT4        ---     0.302              A to Z              i1_4_lut_adj_11
Route         8   e 1.435                                  n2029
                  --------
                   16.810  (20.8% logic, 79.2% route), 11 logic levels.


Error:  The following path violates requirements by 11.895ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             Delay_Counter__i9  (from LPC_CLK33M_GMUX_c +)
   Destination:    FD1P3IX    CD             Last_Key_Press__i0  (to LPC_CLK33M_GMUX_c +)

   Delay:                  16.810ns  (20.8% logic, 79.2% route), 11 logic levels.

 Constraint Details:

     16.810ns data_path Delay_Counter__i9 to Last_Key_Press__i0 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 11.895ns

 Path Details: Delay_Counter__i9 to Last_Key_Press__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              Delay_Counter__i9 (from LPC_CLK33M_GMUX_c)
Route         6   e 1.478                                  Delay_Counter[9]
LUT4        ---     0.302              B to Z              i1_3_lut
Route         4   e 1.297                                  n4489
LUT4        ---     0.302              D to Z              i1_3_lut_4_lut_adj_12
Route         2   e 1.158                                  n5027
LUT4        ---     0.302              C to Z              i1_3_lut_4_lut
Route         2   e 1.158                                  n5033
LUT4        ---     0.302              D to Z              i1_3_lut_4_lut_adj_34
Route         1   e 1.020                                  n5035
LUT4        ---     0.302              C to Z              i741_4_lut
Route         4   e 1.297                                  Decoded_Frame_13__N_176[8]
LUT4        ---     0.302              D to Z              i1_4_lut_adj_1
Route         1   e 1.020                                  n4889
LUT4        ---     0.302              C to Z              i1_4_lut
Route         1   e 1.020                                  n4549
LUT4        ---     0.302              B to Z              i1_4_lut_adj_22
Route         7   e 1.409                                  n4694
LUT4        ---     0.302              D to Z              i1_3_lut_4_lut_adj_10
Route         1   e 1.020                                  n4753
LUT4        ---     0.302              A to Z              i1_4_lut_adj_11
Route         8   e 1.435                                  n2029
                  --------
                   16.810  (20.8% logic, 79.2% route), 11 logic levels.


Error:  The following path violates requirements by 11.895ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             Delay_Counter__i9  (from LPC_CLK33M_GMUX_c +)
   Destination:    FD1P3IX    CD             Last_Key_Press__i1  (to LPC_CLK33M_GMUX_c +)

   Delay:                  16.810ns  (20.8% logic, 79.2% route), 11 logic levels.

 Constraint Details:

     16.810ns data_path Delay_Counter__i9 to Last_Key_Press__i1 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 11.895ns

 Path Details: Delay_Counter__i9 to Last_Key_Press__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              Delay_Counter__i9 (from LPC_CLK33M_GMUX_c)
Route         6   e 1.478                                  Delay_Counter[9]
LUT4        ---     0.302              B to Z              i1_3_lut
Route         4   e 1.297                                  n4489
LUT4        ---     0.302              D to Z              i1_3_lut_4_lut_adj_12
Route         2   e 1.158                                  n5027
LUT4        ---     0.302              C to Z              i1_3_lut_4_lut
Route         2   e 1.158                                  n5033
LUT4        ---     0.302              D to Z              i1_3_lut_4_lut_adj_40
Route         1   e 1.020                                  n5003
LUT4        ---     0.302              C to Z              i749_4_lut
Route         4   e 1.297                                  Decoded_Frame_13__N_176[4]
LUT4        ---     0.302              B to Z              i1_4_lut_adj_1
Route         1   e 1.020                                  n4889
LUT4        ---     0.302              C to Z              i1_4_lut
Route         1   e 1.020                                  n4549
LUT4        ---     0.302              B to Z              i1_4_lut_adj_22
Route         7   e 1.409                                  n4694
LUT4        ---     0.302              D to Z              i1_3_lut_4_lut_adj_10
Route         1   e 1.020                                  n4753
LUT4        ---     0.302              A to Z              i1_4_lut_adj_11
Route         8   e 1.435                                  n2029
                  --------
                   16.810  (20.8% logic, 79.2% route), 11 logic levels.

Warning: 16.895 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets Key_Clock]               |     5.000 ns|     8.852 ns|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets LPC_CLK33M_GMUX_c]       |     5.000 ns|    16.895 ns|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n4694                                   |       7|    3210|     77.44%
                                        |        |        |
n4549                                   |       1|    3042|     73.39%
                                        |        |        |
n2029                                   |       8|    2888|     69.67%
                                        |        |        |
n4753                                   |       1|    2104|     50.76%
                                        |        |        |
n4622                                   |      10|    1498|     36.14%
                                        |        |        |
n19                                     |       4|    1426|     34.40%
                                        |        |        |
n3603                                   |       7|    1166|     28.13%
                                        |        |        |
n4889                                   |       1|    1108|     26.73%
                                        |        |        |
n4769                                   |       1|     784|     18.91%
                                        |        |        |
n3538                                   |       1|     776|     18.72%
                                        |        |        |
n5356                                   |       3|     708|     17.08%
                                        |        |        |
n5059                                   |       7|     664|     16.02%
                                        |        |        |
n5033                                   |       2|     588|     14.19%
                                        |        |        |
n4489                                   |       4|     558|     13.46%
                                        |        |        |
Delay_Counter[5]                        |       5|     499|     12.04%
                                        |        |        |
n5027                                   |       2|     468|     11.29%
                                        |        |        |
Delay_Counter[3]                        |       3|     442|     10.66%
                                        |        |        |
Decoded_Frame_13__N_176[4]              |       4|     438|     10.57%
                                        |        |        |
n4763                                   |       1|     416|     10.04%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4145  Score: 35960943

Constraints cover  10427 paths, 423 nets, and 1022 connections (81.4% coverage)


Peak memory: 100671488 bytes, TRCE: 4653056 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
