
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.157607                       # Number of seconds simulated
sim_ticks                                157606736000                       # Number of ticks simulated
final_tick                               157606736000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 228227                       # Simulator instruction rate (inst/s)
host_op_rate                                   256735                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               60331390                       # Simulator tick rate (ticks/s)
host_mem_usage                                 724624                       # Number of bytes of host memory used
host_seconds                                  2612.35                       # Real time elapsed on the host
sim_insts                                   596209430                       # Number of instructions simulated
sim_ops                                     670681206                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst           387776                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data           210240                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst            54528                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data           119936                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst            77952                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data           123584                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst            66688                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data           104064                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1144768                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst       387776                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst        54528                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst        77952                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst        66688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          586944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       320256                       # Number of bytes written to this memory
system.physmem.bytes_written::total            320256                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst              6059                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              3285                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               852                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              1874                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst              1218                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              1931                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst              1042                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data              1626                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17887                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5004                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5004                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst             2460402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1333953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              345975                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data              760983                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              494598                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data              784129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst              423129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data              660276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 7263446                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        2460402                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         345975                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         494598                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst         423129                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3724105                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           2031994                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                2031994                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           2031994                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            2460402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1333953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             345975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data             760983                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             494598                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data             784129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst             423129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data             660276                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                9295440                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               33237296                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         19824197                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           784365                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            18231359                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               15702225                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.127562                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                4337378                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             78174                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        1020496                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           1013340                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            7156                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted        11978                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               43182                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   157606736000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       157606737                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          31558118                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     188545294                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   33237296                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          21052943                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    125095108                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                1582877                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          387                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                 26119035                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               141980                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         157445063                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.353755                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870910                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                41712907     26.49%     26.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                18322285     11.64%     38.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97409871     61.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           157445063                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.210888                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.196302                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                27153945                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             22221476                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 84106268                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             23231244                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                732130                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             9290935                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                59664                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             208611888                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts               102824                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                732130                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                32147540                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                2495185                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        908227                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                102292038                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             18869943                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             207495332                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents              14384688                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                102954                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  3595                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          262936452                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            961970314                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       267284256                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            227136743                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                35799709                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             32667                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         15850                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 20275899                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            26178124                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16278121                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          8597309                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3283542                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 205294312                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              32864                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                185821413                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          2684027                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       22828596                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     92788903                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           763                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    157445063                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.180230                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.535018                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           10902860      6.92%      6.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          107262993     68.13%     75.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           39279210     24.95%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      157445063                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu              113202264     94.60%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4412751      3.69%     98.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              2050469      1.71%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            144128634     77.56%     77.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1007409      0.54%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         16714      0.01%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            25334042     13.63%     91.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           15334598      8.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             185821413                       # Type of FU issued
system.cpu0.iq.rate                          1.179019                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                  119665484                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.643981                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         651437368                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        228158788                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    185178523                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             305486881                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         3624543                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1957551                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          693                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         3066                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores      1231145                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads       265470                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         1273                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                732130                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                2448569                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                34828                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          205327221                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts           144907                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             26178124                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            16278121                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             15723                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   498                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  563                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          3066                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        387382                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       382629                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              770011                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            185587453                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             25254882                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           233960                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           45                       # number of nop insts executed
system.cpu0.iew.exec_refs                    40548821                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                28675978                       # Number of branches executed
system.cpu0.iew.exec_stores                  15293939                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.177535                       # Inst execution rate
system.cpu0.iew.wb_sent                     185218912                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    185178539                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                136032401                       # num instructions producing a value
system.cpu0.iew.wb_consumers                319589653                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.174941                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.425647                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       22828791                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          32101                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           725057                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    154283364                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.182879                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.034955                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     18510227     12.00%     12.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    112090981     72.65%     84.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     14263628      9.25%     93.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4245917      2.75%     96.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1818992      1.18%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       413770      0.27%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       994818      0.64%     98.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1731382      1.12%     99.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       213649      0.14%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    154283364                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           161545959                       # Number of instructions committed
system.cpu0.commit.committedOps             182498580                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      39267549                       # Number of memory references committed
system.cpu0.commit.loads                     24220573                       # Number of loads committed
system.cpu0.commit.membars                      17103                       # Number of memory barriers committed
system.cpu0.commit.branches                  28404431                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                165765459                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             4884611                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       142243439     77.94%     77.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         970878      0.53%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     78.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        16714      0.01%     78.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     78.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.48% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       24220573     13.27%     91.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      15046960      8.24%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        182498580                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               213649                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   359341447                       # The number of ROB reads
system.cpu0.rob.rob_writes                  413816938                       # The number of ROB writes
system.cpu0.timesIdled                           8586                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         161674                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  161545959                       # Number of Instructions Simulated
system.cpu0.committedOps                    182498580                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.975615                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.975615                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.024994                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.024994                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               219093962                       # number of integer regfile reads
system.cpu0.int_regfile_writes              130519123                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      496                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                638059876                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                96768071                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               40055643                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 22445                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            10968                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          235.114595                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           35446882                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            11224                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          3158.132751                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle      11921722500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   235.114595                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.918416                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.918416                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        141892026                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       141892026                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     20553328                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20553328                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     14870956                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      14870956                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        10680                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        10680                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         9245                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9245                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     35424284                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        35424284                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     35424284                       # number of overall hits
system.cpu0.dcache.overall_hits::total       35424284                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         9527                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9527                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        14092                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14092                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          166                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         1402                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1402                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        23619                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23619                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        23619                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23619                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    290296000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    290296000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    369639756                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    369639756                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      2085000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2085000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     14598000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     14598000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        91000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        91000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    659935756                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    659935756                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    659935756                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    659935756                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     20562855                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20562855                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     14885048                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14885048                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        10846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        10846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        10647                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        10647                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     35447903                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     35447903                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     35447903                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     35447903                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000463                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000463                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000947                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000947                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.015305                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.015305                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.131680                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.131680                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000666                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000666                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000666                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000666                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 30470.872258                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30470.872258                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 26230.468067                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26230.468067                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 12560.240964                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12560.240964                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 10412.268188                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10412.268188                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 27940.884711                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27940.884711                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 27940.884711                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27940.884711                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         5170                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              590                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     8.762712                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         8238                       # number of writebacks
system.cpu0.dcache.writebacks::total             8238                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         3928                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3928                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         4425                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4425                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          108                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         8353                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8353                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         8353                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8353                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         5599                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5599                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         9667                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         9667                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data           58                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           58                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         1402                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1402                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        15266                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        15266                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        15266                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        15266                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    147330000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    147330000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    194462853                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    194462853                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       622500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       622500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     11800000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     11800000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data        79500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        79500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    341792853                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    341792853                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    341792853                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    341792853                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000272                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000272                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000649                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000649                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.005348                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005348                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.131680                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.131680                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000431                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000431                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000431                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000431                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 26313.627433                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26313.627433                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 20116.153202                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20116.153202                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 10732.758621                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10732.758621                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  8416.547789                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8416.547789                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 22389.155836                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22389.155836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 22389.155836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22389.155836                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           374654                       # number of replacements
system.cpu0.icache.tags.tagsinuse          255.982239                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           25739981                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           374910                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            68.656427                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle         43061500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   255.982239                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999931                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        104851051                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       104851051                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     25739981                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       25739981                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     25739981                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        25739981                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     25739981                       # number of overall hits
system.cpu0.icache.overall_hits::total       25739981                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       379054                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       379054                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       379054                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        379054                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       379054                       # number of overall misses
system.cpu0.icache.overall_misses::total       379054                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   6229530000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6229530000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   6229530000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6229530000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   6229530000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6229530000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     26119035                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     26119035                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     26119035                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     26119035                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     26119035                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     26119035                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.014513                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014513                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.014513                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014513                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.014513                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014513                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 16434.413039                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16434.413039                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 16434.413039                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16434.413039                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 16434.413039                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16434.413039                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           90                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    12.857143                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       374654                       # number of writebacks
system.cpu0.icache.writebacks::total           374654                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         4143                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4143                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         4143                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4143                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         4143                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4143                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       374911                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       374911                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       374911                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       374911                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       374911                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       374911                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   5400039500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5400039500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   5400039500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5400039500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   5400039500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5400039500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.014354                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014354                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.014354                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014354                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.014354                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014354                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 14403.523770                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14403.523770                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 14403.523770                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14403.523770                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 14403.523770                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14403.523770                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               29453644                       # Number of BP lookups
system.cpu1.branchPred.condPredicted         16885525                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           719392                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups            16198133                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits               13952194                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.134581                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                4089581                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             77874                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         912114                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            905052                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            7062                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         5375                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   157606736000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                       139814944                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          26053965                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                     169629903                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   29453644                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches          18946827                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                    113001959                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                1450999                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles         1895                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                 23638323                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               134042                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples         139783322                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.372481                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.860035                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                35359701     25.30%     25.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                16997278     12.16%     37.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                87426343     62.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           139783322                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.210662                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.213246                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                21757128                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             20961841                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 74133247                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles             22259533                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                671572                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             8754931                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                54299                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts             187699287                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                92137                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                671572                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                26497767                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                2300876                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        687418                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 91618789                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles             18006899                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts             186671544                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents              13742767                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                102133                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                  3045                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          238821056                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            869168422                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       243066161                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            205259383                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                33561670                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             24848                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         13870                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 19368920                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            22922403                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13941278                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          8419649                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3231217                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                 184651038                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              29754                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                166518628                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          2483992                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       21194346                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     86814739                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           185                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples    139783322                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.191262                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.518500                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            7978901      5.71%      5.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           97090214     69.46%     75.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           34714207     24.83%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      139783322                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu              103458510     95.10%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3938049      3.62%     98.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite              1391170      1.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            130302608     78.25%     78.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              966469      0.58%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc         10812      0.01%     78.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            22172639     13.32%     92.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           13066100      7.85%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             166518628                       # Type of FU issued
system.cpu1.iq.rate                          1.190993                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                  108787729                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.653307                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         584092299                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        205877734                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses    165978196                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             275306357                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         3460692                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1689691                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          633                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         2608                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores      1156140                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads       221549                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         1484                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                671572                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                2262126                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                27150                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts          184680842                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           138304                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             22922403                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts            13941278                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             13807                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   158                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                  984                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          2608                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        354877                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       352344                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              707221                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts            166319044                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             22104713                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           199584                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           50                       # number of nop insts executed
system.cpu1.iew.exec_refs                    35141492                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                25330323                       # Number of branches executed
system.cpu1.iew.exec_stores                  13036779                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.189566                       # Inst execution rate
system.cpu1.iew.wb_sent                     166006326                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                    165978196                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                124556840                       # num instructions producing a value
system.cpu1.iew.wb_consumers                298572363                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.187128                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.417175                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts       21194363                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          29569                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           665465                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples    136854932                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.194597                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.037438                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     14733718     10.77%     10.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    101502547     74.17%     84.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12392738      9.06%     93.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3595186      2.63%     96.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1567930      1.15%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       272379      0.20%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       921711      0.67%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1700800      1.24%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       167923      0.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    136854932                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts           144695293                       # Number of instructions committed
system.cpu1.commit.committedOps             163486446                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      34017850                       # Number of memory references committed
system.cpu1.commit.loads                     21232712                       # Number of loads committed
system.cpu1.commit.membars                      15926                       # Number of memory barriers committed
system.cpu1.commit.branches                  25080193                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                149475722                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             4651304                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       128526472     78.62%     78.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         931312      0.57%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc        10812      0.01%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       21232712     12.99%     92.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      12785138      7.82%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        163486446                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               167923                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   321320369                       # The number of ROB reads
system.cpu1.rob.rob_writes                  372290177                       # The number of ROB writes
system.cpu1.timesIdled                           5069                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          31622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    17791792                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                  144695293                       # Number of Instructions Simulated
system.cpu1.committedOps                    163486446                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.966272                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.966272                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.034906                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.034906                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads               197547519                       # number of integer regfile reads
system.cpu1.int_regfile_writes              119156261                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                571283484                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                86264343                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               34495278                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 20394                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             3594                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          220.281504                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           30508327                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             3843                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          7938.674733                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle      32557767500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   220.281504                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.860475                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.860475                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        122075482                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       122075482                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data     17721298                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17721298                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     12767313                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12767313                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         9902                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9902                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         8719                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8719                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     30488611                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        30488611                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     30488611                       # number of overall hits
system.cpu1.dcache.overall_hits::total       30488611                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         5097                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         5097                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         3855                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3855                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          116                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          116                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         1242                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1242                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         8952                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8952                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         8952                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8952                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    122314000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    122314000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    170660801                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    170660801                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      1693000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1693000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     11355000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     11355000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        98000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        98000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    292974801                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    292974801                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    292974801                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    292974801                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     17726395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17726395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     12771168                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12771168                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        10018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         9961                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9961                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     30497563                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30497563                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     30497563                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30497563                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.000288                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000288                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000302                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000302                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.011579                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011579                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.124686                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.124686                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.000294                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000294                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.000294                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000294                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 23997.253286                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23997.253286                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 44269.987289                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44269.987289                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14594.827586                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14594.827586                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  9142.512077                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9142.512077                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 32727.301273                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32727.301273                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 32727.301273                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32727.301273                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         6160                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              348                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    17.701149                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         1809                       # number of writebacks
system.cpu1.dcache.writebacks::total             1809                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         1431                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1431                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         2104                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2104                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data           88                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           88                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         3535                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3535                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         3535                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3535                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         3666                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3666                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1751                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1751                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         1242                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1242                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         5417                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5417                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         5417                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5417                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     75326000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     75326000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     83183382                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     83183382                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       255000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       255000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      8881500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8881500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        83500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        83500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    158509382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    158509382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    158509382                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    158509382                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000137                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.002795                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002795                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.124686                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.124686                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000178                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000178                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000178                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000178                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 20547.190398                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20547.190398                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 47506.214734                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 47506.214734                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  9107.142857                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9107.142857                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  7150.966184                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7150.966184                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 29261.469817                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29261.469817                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 29261.469817                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29261.469817                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements           143920                       # number of replacements
system.cpu1.icache.tags.tagsinuse          226.754324                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23491906                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           144176                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           162.939088                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle      31606655000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   226.754324                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.885759                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.885759                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         94697470                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        94697470                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     23491906                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23491906                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     23491906                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23491906                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     23491906                       # number of overall hits
system.cpu1.icache.overall_hits::total       23491906                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       146417                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       146417                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       146417                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        146417                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       146417                       # number of overall misses
system.cpu1.icache.overall_misses::total       146417                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   2468735000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2468735000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   2468735000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2468735000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   2468735000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2468735000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     23638323                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23638323                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     23638323                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23638323                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     23638323                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23638323                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.006194                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006194                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.006194                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006194                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.006194                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006194                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16860.986088                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16860.986088                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16860.986088                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16860.986088                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16860.986088                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16860.986088                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       143920                       # number of writebacks
system.cpu1.icache.writebacks::total           143920                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         2239                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2239                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         2239                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2239                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         2239                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2239                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       144178                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       144178                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       144178                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       144178                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       144178                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       144178                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   2158298500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2158298500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   2158298500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2158298500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   2158298500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2158298500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.006099                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006099                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.006099                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006099                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.006099                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006099                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14969.679840                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14969.679840                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14969.679840                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14969.679840                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14969.679840                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14969.679840                       # average overall mshr miss latency
system.cpu2.branchPred.lookups               29456252                       # Number of BP lookups
system.cpu2.branchPred.condPredicted         16779862                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           728543                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups            16289826                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits               13947389                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            85.620245                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                4125926                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             79820                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         923832                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            917152                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            6680                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         5369                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   157606736000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                       139814617                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          26238293                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                     170046141                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   29456252                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches          18990467                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                    112798502                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                1467455                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          101                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                 23810035                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               130479                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples         139770641                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.376879                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.857919                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                35025350     25.06%     25.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                17043367     12.19%     37.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                87701924     62.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           139770641                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.210681                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.216226                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                21835848                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             20506652                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 75118287                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles             21630016                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                679837                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             8825095                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                54251                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts             188157620                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                92370                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                679837                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                26459584                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                2369683                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        660514                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 92090408                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles             17510614                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts             187130673                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents              13366310                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                102279                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                  2809                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          238943556                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            871436619                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       243806110                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps            204647432                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                34296118                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             23765                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts         12791                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                 18819752                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            22958284                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           14040308                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          8432263                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         3220039                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                 185084159                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              27731                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                166417527                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued          2549453                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       21775509                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     89335419                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           178                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples    139770641                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.190647                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.519707                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            8092331      5.79%      5.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           96939093     69.36%     75.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           34739217     24.85%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      139770641                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu              103194413     95.12%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     95.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               3918416      3.61%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite              1374946      1.27%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            130160843     78.21%     78.21% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              965593      0.58%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc         10812      0.01%     78.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            22162442     13.32%     92.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite           13117837      7.88%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             166417527                       # Type of FU issued
system.cpu2.iq.rate                          1.190273                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                  108487775                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.651901                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         583642923                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes        206890033                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses    165897439                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             274905302                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         3474008                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      1718596                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          674                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         2643                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores      1223626                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads       206290                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         1548                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                679837                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                2330354                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                27490                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts          185111903                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           133609                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             22958284                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts            14040308                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             12733                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   185                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                 1065                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          2643                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        356722                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       359822                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              716544                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts            166222357                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             22097416                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           195170                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           13                       # number of nop insts executed
system.cpu2.iew.exec_refs                    35185921                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                25245255                       # Number of branches executed
system.cpu2.iew.exec_stores                  13088505                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.188877                       # Inst execution rate
system.cpu2.iew.wb_sent                     165923900                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                    165897439                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                124422308                       # num instructions producing a value
system.cpu2.iew.wb_consumers                298179519                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.186553                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.417273                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts       21775502                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          27553                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           674653                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples    136765719                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.194279                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.038600                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     14811983     10.83%     10.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1    101334127     74.09%     84.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     12389098      9.06%     93.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3593648      2.63%     96.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1583041      1.16%     97.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       256749      0.19%     97.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       922071      0.67%     98.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1705237      1.25%     99.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       169765      0.12%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    136765719                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts           144492914                       # Number of instructions committed
system.cpu2.commit.committedOps             163336381                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      34056370                       # Number of memory references committed
system.cpu2.commit.loads                     21239688                       # Number of loads committed
system.cpu2.commit.membars                      14986                       # Number of memory barriers committed
system.cpu2.commit.branches                  24995273                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                149472052                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             4678747                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       128338396     78.57%     78.57% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         930803      0.57%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc        10812      0.01%     79.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.15% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       21239688     13.00%     92.15% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite      12816682      7.85%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        163336381                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               169765                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   321672608                       # The number of ROB reads
system.cpu2.rob.rob_writes                  373228825                       # The number of ROB writes
system.cpu2.timesIdled                           5413                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          43976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    17792119                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                  144492914                       # Number of Instructions Simulated
system.cpu2.committedOps                    163336381                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.967623                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.967623                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.033461                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.033461                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads               197447722                       # number of integer regfile reads
system.cpu2.int_regfile_writes              119324581                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                571091811                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                85524748                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               34546853                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 19857                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             3676                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          219.886204                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           30533346                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             3923                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          7783.162376                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle      41014777000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   219.886204                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.858930                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.858930                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        122180102                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       122180102                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data     17716157                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17716157                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     12799094                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      12799094                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         9742                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9742                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         8710                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8710                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     30515251                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        30515251                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     30515251                       # number of overall hits
system.cpu2.dcache.overall_hits::total       30515251                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         4982                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         4982                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         3760                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3760                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          137                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          137                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1128                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1128                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data         8742                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8742                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         8742                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8742                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    127455000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    127455000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    166711307                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    166711307                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data      2017000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2017000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     10866000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     10866000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        21000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        21000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    294166307                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    294166307                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    294166307                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    294166307                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data     17721139                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17721139                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     12802854                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12802854                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         9879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         9838                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9838                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     30523993                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     30523993                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     30523993                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     30523993                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.000281                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000281                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000294                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000294                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.013868                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.013868                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.114657                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.114657                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.000286                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000286                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.000286                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000286                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 25583.099157                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 25583.099157                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 44338.113564                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 44338.113564                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 14722.627737                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 14722.627737                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  9632.978723                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9632.978723                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 33649.772020                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33649.772020                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 33649.772020                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33649.772020                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         6455                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              367                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    17.588556                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         1865                       # number of writebacks
system.cpu2.dcache.writebacks::total             1865                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         1336                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1336                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         2018                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2018                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data          123                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          123                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         3354                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3354                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         3354                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3354                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         3646                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3646                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         1742                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1742                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data           14                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         1128                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1128                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         5388                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5388                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         5388                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5388                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     78983000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     78983000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     83279886                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     83279886                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data       165500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       165500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data      8608000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      8608000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        19000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        19000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    162262886                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    162262886                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    162262886                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    162262886                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000136                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.001417                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.001417                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.114657                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.114657                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000177                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000177                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 21662.918267                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21662.918267                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 47807.052813                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 47807.052813                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 11821.428571                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11821.428571                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  7631.205674                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7631.205674                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 30115.606162                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 30115.606162                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 30115.606162                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 30115.606162                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements           143997                       # number of replacements
system.cpu2.icache.tags.tagsinuse          226.771148                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           23663386                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           144253                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           164.040859                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle      31567378000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   226.771148                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.885825                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.885825                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          199                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         95384393                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        95384393                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     23663386                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       23663386                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     23663386                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        23663386                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     23663386                       # number of overall hits
system.cpu2.icache.overall_hits::total       23663386                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       146649                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       146649                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       146649                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        146649                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       146649                       # number of overall misses
system.cpu2.icache.overall_misses::total       146649                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   2490830000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2490830000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   2490830000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2490830000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   2490830000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2490830000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     23810035                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     23810035                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     23810035                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     23810035                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     23810035                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     23810035                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.006159                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006159                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.006159                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006159                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.006159                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006159                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16984.977736                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16984.977736                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16984.977736                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16984.977736                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16984.977736                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16984.977736                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks       143997                       # number of writebacks
system.cpu2.icache.writebacks::total           143997                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         2396                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2396                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         2396                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2396                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         2396                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2396                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       144253                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       144253                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       144253                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       144253                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       144253                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       144253                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   2176293000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2176293000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   2176293000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2176293000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   2176293000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2176293000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.006058                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006058                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.006058                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006058                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.006058                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006058                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 15086.639446                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15086.639446                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 15086.639446                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15086.639446                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 15086.639446                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15086.639446                       # average overall mshr miss latency
system.cpu3.branchPred.lookups               32000154                       # Number of BP lookups
system.cpu3.branchPred.condPredicted         21159589                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           628797                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups            17376171                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits               15414010                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            88.707748                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                3537987                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             66860                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         824759                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            818063                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses            6696                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         4617                       # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   157606736000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                       139814322                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          22480410                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                     170772650                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   32000154                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches          19770060                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                    116633393                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                1326837                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles         2555                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                 20426773                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               110988                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples         139779779                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.356379                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.877041                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                37728548     26.99%     26.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                14508135     10.38%     37.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                87543096     62.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           139779779                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.228876                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.221425                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                21223780                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             23699237                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 70514392                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles             23724163                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                618206                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             7440829                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                45526                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts             184017984                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                77310                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                618206                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                26996255                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                2169149                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles       1346204                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 88437619                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles             20212345                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts             182989315                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents              14895515                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 84974                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                  2119                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands          248902506                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            850720850                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       233058160                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps            216787963                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                32114538                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             50522                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts         41382                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                 22352170                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            22671923                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           11801869                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          7133827                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2689333                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                 181186274                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              84075                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                164256268                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued          2353528                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined       19910550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     81009298                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           311                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples    139779779                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.175108                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.509462                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            8044768      5.76%      5.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           99213754     70.98%     76.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           32521257     23.27%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      139779779                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu              107297826     95.92%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     2      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               3360351      3.00%     98.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite              1209007      1.08%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            130337326     79.35%     79.35% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              804754      0.49%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc          9010      0.01%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            22047458     13.42%     93.27% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite           11057720      6.73%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             164256268                       # Type of FU issued
system.cpu3.iq.rate                          1.174817                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                  111867186                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.681053                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         582513029                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes        201183103                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses    163781357                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             276123454                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         2887622                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      1670524                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          546                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         2215                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       986838                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads       185259                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         1350                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                618206                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                2135781                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                23563                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts          181270417                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           113281                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             22671923                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts            11801869                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts             41302                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   123                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                  411                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          2215                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        293890                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       324487                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              618377                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts            164094329                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             21993349                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           161939                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           68                       # number of nop insts executed
system.cpu3.iew.exec_refs                    33026753                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                27383435                       # Number of branches executed
system.cpu3.iew.exec_stores                  11033404                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.173659                       # Inst execution rate
system.cpu3.iew.wb_sent                     163834564                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                    163781357                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                122160975                       # num instructions producing a value
system.cpu3.iew.wb_consumers                285039118                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.171420                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.428576                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts       19910650                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          83764                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           583585                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples    137029971                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.177551                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.971484                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     13771337     10.05%     10.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1    102808547     75.03%     85.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     13403329      9.78%     94.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3121835      2.28%     97.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1329779      0.97%     98.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       238730      0.17%     98.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       768435      0.56%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1448119      1.06%     99.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       139860      0.10%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    137029971                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts           145475264                       # Number of instructions committed
system.cpu3.commit.committedOps             161359799                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      31816430                       # Number of memory references committed
system.cpu3.commit.loads                     21001399                       # Number of loads committed
system.cpu3.commit.membars                      42730                       # Number of memory barriers committed
system.cpu3.commit.branches                  27144749                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                143579007                       # Number of committed integer instructions.
system.cpu3.commit.function_calls             3944529                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       128758351     79.80%     79.80% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         776008      0.48%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc         9010      0.01%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       21001399     13.02%     93.30% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite      10815031      6.70%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        161359799                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               139860                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   317737465                       # The number of ROB reads
system.cpu3.rob.rob_writes                  365290839                       # The number of ROB writes
system.cpu3.timesIdled                           4505                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          34543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    17792414                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                  145475264                       # Number of Instructions Simulated
system.cpu3.committedOps                    161359799                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.961087                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.961087                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.040489                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.040489                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads               192877102                       # number of integer regfile reads
system.cpu3.int_regfile_writes              109575225                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                563301722                       # number of cc regfile reads
system.cpu3.cc_regfile_writes               107702942                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               32699800                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 18216                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements             3904                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          217.053730                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           29057339                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             4122                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          7049.330180                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle      36108461000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   217.053730                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.847866                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.847866                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          187                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        116649158                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       116649158                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data     18332917                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       18332917                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     10796279                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      10796279                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         8411                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8411                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         6992                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         6992                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     29129196                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        29129196                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     29129196                       # number of overall hits
system.cpu3.dcache.overall_hits::total       29129196                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         7158                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7158                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         6871                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6871                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          185                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          185                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         1426                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1426                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        14029                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14029                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        14029                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14029                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    129571000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    129571000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    176849792                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    176849792                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      2521000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2521000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     12980000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     12980000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data       204000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       204000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    306420792                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    306420792                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    306420792                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    306420792                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data     18340075                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18340075                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     10803150                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     10803150                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         8596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         8418                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8418                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     29143225                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     29143225                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     29143225                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     29143225                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.000390                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000390                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.000636                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000636                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.021522                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.021522                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.169399                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.169399                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.000481                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000481                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.000481                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000481                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 18101.564683                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 18101.564683                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 25738.581284                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 25738.581284                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 13627.027027                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13627.027027                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  9102.384292                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9102.384292                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 21841.955378                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 21841.955378                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 21841.955378                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 21841.955378                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         5224                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              538                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     9.710037                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         2064                       # number of writebacks
system.cpu3.dcache.writebacks::total             2064                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         1910                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1910                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         3224                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3224                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data          130                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         5134                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5134                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         5134                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5134                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         5248                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5248                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         3647                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         3647                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data           55                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           55                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data         1426                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1426                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         8895                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         8895                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         8895                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         8895                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     75703000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     75703000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     91952383                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     91952383                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data       724000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       724000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     10144000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     10144000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data       183000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       183000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    167655383                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    167655383                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    167655383                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    167655383                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.000286                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000286                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.000338                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000338                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.006398                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.006398                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.169399                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.169399                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.000305                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000305                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.000305                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000305                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 14425.114329                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 14425.114329                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 25213.156841                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25213.156841                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 13163.636364                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13163.636364                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  7113.604488                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7113.604488                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 18848.272400                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18848.272400                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 18848.272400                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18848.272400                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements           118675                       # number of replacements
system.cpu3.icache.tags.tagsinuse          226.845364                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           20305854                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           118931                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           170.736427                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle      31462322000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   226.845364                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.886115                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.886115                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         81826024                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        81826024                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     20305854                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       20305854                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     20305854                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        20305854                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     20305854                       # number of overall hits
system.cpu3.icache.overall_hits::total       20305854                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       120919                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       120919                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       120919                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        120919                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       120919                       # number of overall misses
system.cpu3.icache.overall_misses::total       120919                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   2052376000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2052376000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   2052376000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2052376000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   2052376000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2052376000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     20426773                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     20426773                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     20426773                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     20426773                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     20426773                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     20426773                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.005920                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005920                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.005920                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005920                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.005920                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005920                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 16973.147313                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16973.147313                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 16973.147313                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16973.147313                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 16973.147313                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16973.147313                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks       118675                       # number of writebacks
system.cpu3.icache.writebacks::total           118675                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         1987                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1987                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         1987                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1987                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         1987                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1987                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       118932                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       118932                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       118932                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       118932                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       118932                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       118932                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   1791939500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1791939500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   1791939500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1791939500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   1791939500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1791939500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.005822                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005822                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.005822                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005822                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.005822                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005822                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 15066.924797                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 15066.924797                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 15066.924797                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 15066.924797                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 15066.924797                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 15066.924797                       # average overall mshr miss latency
system.cpu4.branchPred.lookups                      0                       # Number of BP lookups
system.cpu4.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu4.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu4.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu4.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON   157606736000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu4.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu4.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu4.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu4.iq.rate                               nan                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            0                       # number of nop insts executed
system.cpu4.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                       0                       # Number of branches executed
system.cpu4.iew.exec_stores                         0                       # Number of stores executed
system.cpu4.iew.exec_rate                         nan                       # Inst execution rate
system.cpu4.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                        0                       # num instructions producing a value
system.cpu4.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu4.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu4.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts                   0                       # Number of instructions committed
system.cpu4.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                             0                       # Number of memory references committed
system.cpu4.commit.loads                            0                       # Number of loads committed
system.cpu4.commit.membars                          0                       # Number of memory barriers committed
system.cpu4.commit.branches                         0                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                   0                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu4.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                           0                       # The number of ROB reads
system.cpu4.rob.rob_writes                          0                       # The number of ROB writes
system.cpu4.committedInsts                          0                       # Number of Instructions Simulated
system.cpu4.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu4.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.branchPred.lookups                      0                       # Number of BP lookups
system.cpu5.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu5.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu5.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu5.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON   157606736000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu5.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu5.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu5.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu5.iq.rate                               nan                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            0                       # number of nop insts executed
system.cpu5.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                       0                       # Number of branches executed
system.cpu5.iew.exec_stores                         0                       # Number of stores executed
system.cpu5.iew.exec_rate                         nan                       # Inst execution rate
system.cpu5.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                        0                       # num instructions producing a value
system.cpu5.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu5.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu5.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts                   0                       # Number of instructions committed
system.cpu5.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                             0                       # Number of memory references committed
system.cpu5.commit.loads                            0                       # Number of loads committed
system.cpu5.commit.membars                          0                       # Number of memory barriers committed
system.cpu5.commit.branches                         0                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                   0                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu5.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                           0                       # The number of ROB reads
system.cpu5.rob.rob_writes                          0                       # The number of ROB writes
system.cpu5.committedInsts                          0                       # Number of Instructions Simulated
system.cpu5.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu5.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.branchPred.lookups                      0                       # Number of BP lookups
system.cpu6.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu6.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu6.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu6.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON   157606736000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu6.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu6.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu6.iq.rate                               nan                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            0                       # number of nop insts executed
system.cpu6.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                       0                       # Number of branches executed
system.cpu6.iew.exec_stores                         0                       # Number of stores executed
system.cpu6.iew.exec_rate                         nan                       # Inst execution rate
system.cpu6.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                        0                       # num instructions producing a value
system.cpu6.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu6.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu6.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts                   0                       # Number of instructions committed
system.cpu6.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                             0                       # Number of memory references committed
system.cpu6.commit.loads                            0                       # Number of loads committed
system.cpu6.commit.membars                          0                       # Number of memory barriers committed
system.cpu6.commit.branches                         0                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                   0                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                           0                       # The number of ROB reads
system.cpu6.rob.rob_writes                          0                       # The number of ROB writes
system.cpu6.committedInsts                          0                       # Number of Instructions Simulated
system.cpu6.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu6.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.branchPred.lookups                      0                       # Number of BP lookups
system.cpu7.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu7.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu7.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu7.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON   157606736000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu7.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu7.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu7.iq.rate                               nan                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            0                       # number of nop insts executed
system.cpu7.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                       0                       # Number of branches executed
system.cpu7.iew.exec_stores                         0                       # Number of stores executed
system.cpu7.iew.exec_rate                         nan                       # Inst execution rate
system.cpu7.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                        0                       # num instructions producing a value
system.cpu7.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu7.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu7.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts                   0                       # Number of instructions committed
system.cpu7.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                             0                       # Number of memory references committed
system.cpu7.commit.loads                            0                       # Number of loads committed
system.cpu7.commit.membars                          0                       # Number of memory barriers committed
system.cpu7.commit.branches                         0                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                   0                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                           0                       # The number of ROB reads
system.cpu7.rob.rob_writes                          0                       # The number of ROB writes
system.cpu7.committedInsts                          0                       # Number of Instructions Simulated
system.cpu7.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu7.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     24502                       # number of replacements
system.l2.tags.tagsinuse                  1019.947127                       # Cycle average of tags in use
system.l2.tags.total_refs                     1139154                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25526                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     44.627204                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               17782388000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      257.818785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       325.789583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       109.088122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        35.162643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        44.894149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        73.524445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        71.052076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        50.321407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        52.295918                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.251776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.318154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.106531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.034339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.043842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.071801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.069387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.049142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.051070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996042                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          276                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9359830                       # Number of tag accesses
system.l2.tags.data_accesses                  9359830                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        13976                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13976                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       343291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           343291                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data              163                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data               97                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  272                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data            190                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data            190                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data            199                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                579                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              6111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data               315                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data               323                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data               759                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7508                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst         368796                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst         143275                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst         142965                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu3.inst         117859                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             772895                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data          1752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data          1598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data          1601                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu3.data          1673                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6624                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst               368796                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 7863                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst               143275                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 1913                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst               142965                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 1924                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst               117859                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 2432                       # number of demand (read+write) hits
system.l2.demand_hits::total                   787027                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst              368796                       # number of overall hits
system.l2.overall_hits::cpu0.data                7863                       # number of overall hits
system.l2.overall_hits::cpu1.inst              143275                       # number of overall hits
system.l2.overall_hits::cpu1.data                1913                       # number of overall hits
system.l2.overall_hits::cpu2.inst              142965                       # number of overall hits
system.l2.overall_hits::cpu2.data                1924                       # number of overall hits
system.l2.overall_hits::cpu3.inst              117859                       # number of overall hits
system.l2.overall_hits::cpu3.data                2432                       # number of overall hits
system.l2.overall_hits::total                  787027                       # number of overall hits
system.l2.UpgradeReq_misses::cpu0.data             53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data              9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data             11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data             27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                100                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data           99                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data           33                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data          104                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              262                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1583                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            1208                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data            1205                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data            1103                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5099                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst         6114                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst          900                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst         1288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst         1072                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9374                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data         1747                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data          694                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data          758                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data          543                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3742                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst               6114                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               3330                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                900                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1902                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               1288                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               1963                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst               1072                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               1646                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18215                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst              6114                       # number of overall misses
system.l2.overall_misses::cpu0.data              3330                       # number of overall misses
system.l2.overall_misses::cpu1.inst               900                       # number of overall misses
system.l2.overall_misses::cpu1.data              1902                       # number of overall misses
system.l2.overall_misses::cpu2.inst              1288                       # number of overall misses
system.l2.overall_misses::cpu2.data              1963                       # number of overall misses
system.l2.overall_misses::cpu3.inst              1072                       # number of overall misses
system.l2.overall_misses::cpu3.data              1646                       # number of overall misses
system.l2.overall_misses::total                 18215                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu0.data       245000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       335500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu0.data       124000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu2.data        60500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       215000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     97085000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     74338000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     74425000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     67788500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     313636500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst    374640500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst     55678500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst     79312500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu3.inst     66584000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    576215500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data    107498500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data     42821500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data     46846000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu3.data     33547000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    230713000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst    374640500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    204583500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     55678500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data    117159500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst     79312500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data    121271000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst     66584000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data    101335500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1120565000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst    374640500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    204583500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     55678500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data    117159500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst     79312500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data    121271000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst     66584000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data    101335500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1120565000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        13976                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13976                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       343291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       343291                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data          216                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              372                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data          289                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data          216                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data          232                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data          104                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            841                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          7694                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          1523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          1528                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          1862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12607                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst       374910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst       144175                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst       144253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst       118931                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         782269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data         3499                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data         2292                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data         2359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data         2216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10366                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst           374910                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            11193                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst           144175                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             3815                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst           144253                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             3887                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst           118931                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             4078                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               805242                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst          374910                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           11193                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst          144175                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            3815                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst          144253                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            3887                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst          118931                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            4078                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              805242                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.245370                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.647059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.217742                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.268817                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.342561                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.120370                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.142241                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.311534                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.205745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.793171                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.788613                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.592374                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.404458                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.016308                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.006242                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.008929                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst     0.009014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011983                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.499286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.302792                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.321323                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data     0.245036                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.360988                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.016308                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.297507                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.006242                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.498558                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.008929                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.505017                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.009014                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.403629                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.022621                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.016308                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.297507                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.006242                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.498558                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.008929                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.505017                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.009014                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.403629                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.022621                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu0.data  4622.641509                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data  5545.454545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data  1092.592593                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         3355                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu0.data  1252.525253                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data  1173.076923                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu2.data  1833.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   820.610687                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 61329.753632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 61538.079470                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 61763.485477                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 61458.295558                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61509.413611                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 61275.842329                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst        61865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 61578.027950                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu3.inst 62111.940299                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61469.543418                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 61533.199771                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 61702.449568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 61802.110818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu3.data 61780.847145                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61654.997328                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 61275.842329                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 61436.486486                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst        61865                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 61598.054679                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 61578.027950                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 61778.400408                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 62111.940299                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 61564.702309                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61518.803184                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 61275.842329                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 61436.486486                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst        61865                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 61598.054679                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 61578.027950                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 61778.400408                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 62111.940299                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 61564.702309                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61518.803184                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 5004                       # number of writebacks
system.l2.writebacks::total                      5004                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu0.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst           70                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu3.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           203                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data           44                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data           27                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data           32                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu3.data           18                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          121                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst              55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data              27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data              32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 324                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst             55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data             27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data             32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                324                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks         1440                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1440                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           100                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data           99                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data           33                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data          104                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          262                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1583                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         1208                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data         1205                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data         1103                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5099                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst         6059                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst          852                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst         1218                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu3.inst         1042                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9171                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data         1703                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data          667                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data          726                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu3.data          525                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3621                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst          6059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          3286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst          1218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          1931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst          1042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data          1628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17891                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst         6059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         3286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst         1218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         1931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst         1042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data         1628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17891                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data      1119500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data       193500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data       234500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data       574500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2122000                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data      2121500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data       561000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data       706500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data      2232500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5621500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     81255000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     62258000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     62375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     56758001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    262646001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst    310998001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst     44562501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst     63396501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu3.inst     54435000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    473392003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data     88004500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data     34659500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data     37780500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu3.data     27355000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    187799500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst    310998001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    169259500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst     44562501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     96917500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst     63396501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data    100155500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst     54435000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     84113001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    923837504                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst    310998001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    169259500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst     44562501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     96917500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst     63396501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data    100155500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst     54435000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     84113001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    923837504                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.245370                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.647059                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.217742                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.268817                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.342561                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.120370                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.142241                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.311534                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.205745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.793171                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.788613                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.592374                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.404458                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.016161                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.005909                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.008443                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.008761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.486710                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.291012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.307758                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu3.data     0.236913                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.349315                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.016161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.293576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.005909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.491481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.008443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.496784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.008761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.399215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.022218                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.016161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.293576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.005909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.491481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.008443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.496784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.008761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.399215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.022218                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 21122.641509                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data        21500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 21318.181818                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 21277.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        21220                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 21429.292929                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 21576.923077                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 21409.090909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 21466.346154                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21456.106870                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 51329.753632                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 51538.079470                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 51763.485477                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 51457.843155                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51509.315748                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 51328.272157                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 52303.404930                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 52049.672414                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 52240.882917                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51618.362556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 51676.159718                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 51963.268366                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 52039.256198                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 52104.761905                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51863.987849                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 51328.272157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 51509.281802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 52303.404930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 51689.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 52049.672414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 51867.167271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 52240.882917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 51666.462531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51636.996479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 51328.272157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 51509.281802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 52303.404930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 51689.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 52049.672414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 51867.167271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 52240.882917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 51666.462531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51636.996479                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         38784                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22954                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12792                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5004                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8103                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1664                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4596                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5131                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5095                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12792                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port        55177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  55177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      1465024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1465024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5930                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25464                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   25464    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               25464                       # Request fanout histogram
system.membus.reqLayer0.occupancy            64411713                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89435000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1625989                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       514264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       750396                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          12875                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         8629                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         4246                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 157606736000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            800561                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        18980                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       781246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27664                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1932                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5175                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7107                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           23                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14910                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14910                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        782274                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18287                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1124475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        39393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       432273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       432503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        14345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       356538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        18588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2432444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     47972096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1243584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     18438080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       359936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     18448000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       368128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     15206784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       393088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              102429696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           40648                       # Total snoops (count)
system.tol2bus.snoopTraffic                    976384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           847103                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.146522                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.266958                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 372975     44.03%     44.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 170230     20.10%     64.13% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 144340     17.04%     81.16% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 143426     16.93%     98.10% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   6003      0.71%     98.80% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   4958      0.59%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   2977      0.35%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   2182      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             847103                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1608230971                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         562640919                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22871353                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         216496520                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           8712372                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         216632465                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           8577885                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        178647484                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         13443893                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
