@W: FA239 :"c:\users\mau\documents\arqui\practicas\segundo parcial\03-rom00\memrom.vhdl":46:12:46:18|ROM prom\.outro_2[6:0] (in view: work.memrom00(memrom0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: MT420 |Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net RO00.D00.sclk.
