/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module NOR(in1, in2, out);
  input in1;
  wire in1;
  input in2;
  wire in2;
  output out;
  wire out;
  wire _0_;
  assign _0_ = in1 | in2;
  assign out = ~_0_;
endmodule
