# Compile of SR_Gated.v was successful.
# Compile of SR_Gate_TB.v was successful.
# Compile of D_Latch.v was successful.
# Compile of D_Latch_TB.v was successful.
# Compile of Shift_Register.v was successful.
# Compile of Shift_Register_TB.v was successful.
# Compile of DFF_MS.v was successful.
# Compile of DFF_MS_TB.v was successful.
# Compile of DFF_MS_RST.v was successful.
# Compile of DFF_MS_RST_TB.v was successful.
# Compile of Shift_Register2.v was successful.
# Compile of Shift_Register2_TB.v was successful.
# Compile of Shift_Register3.v was successful.
# Compile of Shift_Register3_TB.v was successful.
# Compile of LFSR.v was successful.
# Compile of LFSR_TB.v was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.LFSR_TB
# vsim -gui work.LFSR_TB 
# Start time: 01:20:41 on Jun 01,2021
# Loading work.LFSR_TB
# Loading work.LFSR
add wave -position end  sim:/LFSR_TB/cclk
add wave -position end  sim:/LFSR_TB/rrs
add wave -position end  sim:/LFSR_TB/P
run -all
# ** Note: $stop    : C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v(10)
#    Time: 2010 ns  Iteration: 0  Instance: /LFSR_TB
# Break in Module LFSR_TB at C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v line 10
# Compile of SR_Gated.v was successful.
# Compile of SR_Gate_TB.v was successful.
# Compile of D_Latch.v was successful.
# Compile of D_Latch_TB.v was successful.
# Compile of Shift_Register.v was successful.
# Compile of Shift_Register_TB.v was successful.
# Compile of DFF_MS.v was successful.
# Compile of DFF_MS_TB.v was successful.
# Compile of DFF_MS_RST.v was successful.
# Compile of DFF_MS_RST_TB.v was successful.
# Compile of Shift_Register2.v was successful.
# Compile of Shift_Register2_TB.v was successful.
# Compile of Shift_Register3.v was successful.
# Compile of Shift_Register3_TB.v was successful.
# Compile of LFSR.v was successful.
# Compile of LFSR_TB.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LFSR_TB
# Loading work.LFSR
run -all
# ** Note: $stop    : C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v(10)
#    Time: 2010 ns  Iteration: 0  Instance: /LFSR_TB
# Break in Module LFSR_TB at C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v line 10
# Compile of SR_Gated.v was successful.
# Compile of SR_Gate_TB.v was successful.
# Compile of D_Latch.v was successful.
# Compile of D_Latch_TB.v was successful.
# Compile of Shift_Register.v was successful.
# Compile of Shift_Register_TB.v was successful.
# Compile of DFF_MS.v was successful.
# Compile of DFF_MS_TB.v was successful.
# Compile of DFF_MS_RST.v was successful.
# Compile of DFF_MS_RST_TB.v was successful.
# Compile of Shift_Register2.v was successful.
# Compile of Shift_Register2_TB.v was successful.
# Compile of Shift_Register3.v was successful.
# Compile of Shift_Register3_TB.v was successful.
# Compile of LFSR.v was successful.
# Compile of LFSR_TB.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LFSR_TB
# Loading work.LFSR
run -all
# ** Note: $stop    : C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v(10)
#    Time: 2010 ns  Iteration: 0  Instance: /LFSR_TB
# Break in Module LFSR_TB at C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v line 10
# Compile of SR_Gated.v was successful.
# Compile of SR_Gate_TB.v was successful.
# Compile of D_Latch.v was successful.
# Compile of D_Latch_TB.v was successful.
# Compile of Shift_Register.v was successful.
# Compile of Shift_Register_TB.v was successful.
# Compile of DFF_MS.v was successful.
# Compile of DFF_MS_TB.v was successful.
# Compile of DFF_MS_RST.v was successful.
# Compile of DFF_MS_RST_TB.v was successful.
# Compile of Shift_Register2.v was successful.
# Compile of Shift_Register2_TB.v was successful.
# Compile of Shift_Register3.v was successful.
# Compile of Shift_Register3_TB.v was successful.
# Compile of LFSR.v was successful.
# Compile of LFSR_TB.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LFSR_TB
# Loading work.LFSR
run -all
# ** Note: $stop    : C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v(10)
#    Time: 2120 ns  Iteration: 0  Instance: /LFSR_TB
# Break in Module LFSR_TB at C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v line 10
# Compile of SR_Gated.v was successful.
# Compile of SR_Gate_TB.v was successful.
# Compile of D_Latch.v was successful.
# Compile of D_Latch_TB.v was successful.
# Compile of Shift_Register.v was successful.
# Compile of Shift_Register_TB.v was successful.
# Compile of DFF_MS.v was successful.
# Compile of DFF_MS_TB.v was successful.
# Compile of DFF_MS_RST.v was successful.
# Compile of DFF_MS_RST_TB.v was successful.
# Compile of Shift_Register2.v was successful.
# Compile of Shift_Register2_TB.v was successful.
# Compile of Shift_Register3.v was successful.
# Compile of Shift_Register3_TB.v was successful.
# Compile of LFSR.v was successful.
# Compile of LFSR_TB.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LFSR_TB
# Loading work.LFSR
run -all
# ** Note: $stop    : C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v(9)
#    Time: 2 us  Iteration: 0  Instance: /LFSR_TB
# Break in Module LFSR_TB at C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v line 9
# Compile of SR_Gated.v was successful.
# Compile of SR_Gate_TB.v was successful.
# Compile of D_Latch.v was successful.
# Compile of D_Latch_TB.v was successful.
# Compile of Shift_Register.v was successful.
# Compile of Shift_Register_TB.v was successful.
# Compile of DFF_MS.v was successful.
# Compile of DFF_MS_TB.v was successful.
# Compile of DFF_MS_RST.v was successful.
# Compile of DFF_MS_RST_TB.v was successful.
# Compile of Shift_Register2.v was successful.
# Compile of Shift_Register2_TB.v was successful.
# Compile of Shift_Register3.v was successful.
# Compile of Shift_Register3_TB.v was successful.
# Compile of LFSR.v was successful.
# Compile of LFSR_TB.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LFSR_TB
# Loading work.LFSR
run -all
# ** Note: $stop    : C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v(10)
#    Time: 2050 ns  Iteration: 0  Instance: /LFSR_TB
# Break in Module LFSR_TB at C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v line 10
# Compile of SR_Gated.v was successful.
# Compile of SR_Gate_TB.v was successful.
# Compile of D_Latch.v was successful.
# Compile of D_Latch_TB.v was successful.
# Compile of Shift_Register.v was successful.
# Compile of Shift_Register_TB.v was successful.
# Compile of DFF_MS.v was successful.
# Compile of DFF_MS_TB.v was successful.
# Compile of DFF_MS_RST.v was successful.
# Compile of DFF_MS_RST_TB.v was successful.
# Compile of Shift_Register2.v was successful.
# Compile of Shift_Register2_TB.v was successful.
# Compile of Shift_Register3.v was successful.
# Compile of Shift_Register3_TB.v was successful.
# Compile of LFSR.v was successful with warnings.
# Compile of LFSR_TB.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LFSR_TB
# Loading work.LFSR
run -all
# ** Note: $stop    : C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v(10)
#    Time: 2050 ns  Iteration: 0  Instance: /LFSR_TB
# Break in Module LFSR_TB at C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v line 10
# Compile of SR_Gated.v was successful.
# Compile of SR_Gate_TB.v was successful.
# Compile of D_Latch.v was successful.
# Compile of D_Latch_TB.v was successful.
# Compile of Shift_Register.v was successful.
# Compile of Shift_Register_TB.v was successful.
# Compile of DFF_MS.v was successful.
# Compile of DFF_MS_TB.v was successful.
# Compile of DFF_MS_RST.v was successful.
# Compile of DFF_MS_RST_TB.v was successful.
# Compile of Shift_Register2.v was successful.
# Compile of Shift_Register2_TB.v was successful.
# Compile of Shift_Register3.v was successful.
# Compile of Shift_Register3_TB.v was successful.
# Compile of LFSR.v was successful.
# Compile of LFSR_TB.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LFSR_TB
# Loading work.LFSR
run -all
# ** Note: $stop    : C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v(10)
#    Time: 2050 ns  Iteration: 0  Instance: /LFSR_TB
# Break in Module LFSR_TB at C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v line 10
# Compile of SR_Gated.v was successful.
# Compile of SR_Gate_TB.v was successful.
# Compile of D_Latch.v was successful.
# Compile of D_Latch_TB.v was successful.
# Compile of Shift_Register.v was successful.
# Compile of Shift_Register_TB.v was successful.
# Compile of DFF_MS.v was successful.
# Compile of DFF_MS_TB.v was successful.
# Compile of DFF_MS_RST.v was successful.
# Compile of DFF_MS_RST_TB.v was successful.
# Compile of Shift_Register2.v was successful.
# Compile of Shift_Register2_TB.v was successful.
# Compile of Shift_Register3.v was successful.
# Compile of Shift_Register3_TB.v was successful.
# Compile of LFSR.v was successful.
# Compile of LFSR_TB.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LFSR_TB
# Loading work.LFSR
run -all
# ** Note: $stop    : C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v(11)
#    Time: 2100 ns  Iteration: 0  Instance: /LFSR_TB
# Break in Module LFSR_TB at C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v line 11
# Compile of SR_Gated.v was successful.
# Compile of SR_Gate_TB.v was successful.
# Compile of D_Latch.v was successful.
# Compile of D_Latch_TB.v was successful.
# Compile of Shift_Register.v was successful.
# Compile of Shift_Register_TB.v was successful.
# Compile of DFF_MS.v was successful.
# Compile of DFF_MS_TB.v was successful.
# Compile of DFF_MS_RST.v was successful.
# Compile of DFF_MS_RST_TB.v was successful.
# Compile of Shift_Register2.v was successful.
# Compile of Shift_Register2_TB.v was successful.
# Compile of Shift_Register3.v was successful.
# Compile of Shift_Register3_TB.v was successful.
# Compile of LFSR.v was successful with warnings.
# Compile of LFSR_TB.v was successful.
# 16 compiles, 0 failed with no errors.
run -all
# Compile of SR_Gated.v was successful.
# Compile of SR_Gate_TB.v was successful.
# Compile of D_Latch.v was successful.
# Compile of D_Latch_TB.v was successful.
# Compile of Shift_Register.v was successful.
# Compile of Shift_Register_TB.v was successful.
# Compile of DFF_MS.v was successful.
# Compile of DFF_MS_TB.v was successful.
# Compile of DFF_MS_RST.v was successful.
# Compile of DFF_MS_RST_TB.v was successful.
# Compile of Shift_Register2.v was successful.
# Compile of Shift_Register2_TB.v was successful.
# Compile of Shift_Register3.v was successful.
# Compile of Shift_Register3_TB.v was successful.
# Compile of LFSR.v was successful.
# Compile of LFSR_TB.v was successful.
# 16 compiles, 0 failed with no errors.
# Break key hit
# Simulation stop requested.
quit -sim
quit -sim
# End time: 01:41:18 on Jun 01,2021, Elapsed time: 0:20:37
# Errors: 0, Warnings: 3
vsim -gui work.LFSR_TB
# vsim -gui work.LFSR_TB 
# Start time: 01:41:19 on Jun 01,2021
# Loading work.LFSR_TB
# Loading work.LFSR
add wave -position end  sim:/LFSR_TB/cclk
add wave -position end  sim:/LFSR_TB/rrs
add wave -position end  sim:/LFSR_TB/q
run -all
# ** Note: $stop    : C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v(11)
#    Time: 2100 ns  Iteration: 0  Instance: /LFSR_TB
# Break in Module LFSR_TB at C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v line 11
# Compile of SR_Gated.v was successful.
# Compile of SR_Gate_TB.v was successful.
# Compile of D_Latch.v was successful.
# Compile of D_Latch_TB.v was successful.
# Compile of Shift_Register.v was successful.
# Compile of Shift_Register_TB.v was successful.
# Compile of DFF_MS.v was successful.
# Compile of DFF_MS_TB.v was successful.
# Compile of DFF_MS_RST.v was successful.
# Compile of DFF_MS_RST_TB.v was successful.
# Compile of Shift_Register2.v was successful.
# Compile of Shift_Register2_TB.v was successful.
# Compile of Shift_Register3.v was successful.
# Compile of Shift_Register3_TB.v was successful.
# Compile of LFSR.v was successful.
# Compile of LFSR_TB.v was successful.
# 16 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LFSR_TB
# Loading work.LFSR
run -all
# ** Note: $stop    : C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v(11)
#    Time: 2100 ns  Iteration: 0  Instance: /LFSR_TB
# Break in Module LFSR_TB at C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project4/LFSR_TB.v line 11
# End time: 01:51:27 on Jun 01,2021, Elapsed time: 0:10:08
# Errors: 0, Warnings: 1
