Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Oct 16 21:36:52 2025
| Host         : DESKTOP-JRV5NQH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.604      -11.158                     74                10536        0.119        0.000                      0                10536        3.000        0.000                       0                  3308  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll         -0.604      -11.158                     74                10470        0.119        0.000                      0                10470        8.750        0.000                       0                  3203  
  timer_clk_clk_pll        6.093        0.000                      0                   66        0.154        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :           74  Failing Endpoints,  Worst Slack       -0.604ns,  Total Violation      -11.158ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.604ns  (required time - arrival time)
  Source:                 cpu/ex_stage/u_alu/signed_prod__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.938ns  (logic 9.401ns (47.151%)  route 10.537ns (52.849%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 18.295 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.068ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.900    -2.068    cpu/ex_stage/u_alu/cpu_clk
    DSP48_X4Y30          DSP48E1                                      r  cpu/ex_stage/u_alu/signed_prod__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     2.138 r  cpu/ex_stage/u_alu/signed_prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.140    cpu/ex_stage/u_alu/signed_prod__1_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.658 r  cpu/ex_stage/u_alu/signed_prod__2/P[0]
                         net (fo=2, routed)           0.817     4.475    cpu/ex_stage/u_alu/signed_prod__2_n_105
    SLICE_X74Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.599 r  cpu/ex_stage/u_alu/signed_prod_carry_i_3/O
                         net (fo=1, routed)           0.000     4.599    cpu/ex_stage/u_alu/signed_prod_carry_i_3_n_0
    SLICE_X74Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.132 r  cpu/ex_stage/u_alu/signed_prod_carry/CO[3]
                         net (fo=1, routed)           0.000     5.132    cpu/ex_stage/u_alu/signed_prod_carry_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  cpu/ex_stage/u_alu/signed_prod_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.258    cpu/ex_stage/u_alu/signed_prod_carry__0_n_0
    SLICE_X74Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cpu/ex_stage/u_alu/signed_prod_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cpu/ex_stage/u_alu/signed_prod_carry__1_n_0
    SLICE_X74Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cpu/ex_stage/u_alu/signed_prod_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.492    cpu/ex_stage/u_alu/signed_prod_carry__2_n_0
    SLICE_X74Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.609 r  cpu/ex_stage/u_alu/signed_prod_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.609    cpu/ex_stage/u_alu/signed_prod_carry__3_n_0
    SLICE_X74Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.726 r  cpu/ex_stage/u_alu/signed_prod_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.726    cpu/ex_stage/u_alu/signed_prod_carry__4_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.945 r  cpu/ex_stage/u_alu/signed_prod_carry__5/O[0]
                         net (fo=1, routed)           0.731     6.676    cpu/ex_stage/u_alu/signed_prod__3[40]
    SLICE_X75Y73         LUT4 (Prop_lut4_I2_O)        0.295     6.971 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8/O
                         net (fo=1, routed)           0.453     7.424    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.548 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2/O
                         net (fo=1, routed)           0.294     7.842    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_1/O
                         net (fo=84, routed)          0.502     8.469    cpu/ex_stage/u_alu/ID_to_EX_bus_reg_reg[75]_2
    SLICE_X70Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.593 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2/O
                         net (fo=1, routed)           0.674     9.266    cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2_n_0
    SLICE_X67Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.390 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_1/O
                         net (fo=3, routed)           0.575     9.965    cpu/id_stage/D[2]
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.124    10.089 r  cpu/id_stage/rj_eq_rd_carry_i_2/O
                         net (fo=1, routed)           0.000    10.089    cpu/id_stage/rj_eq_rd_carry_i_2_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.487 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    10.487    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.601 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.601    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.829 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=5, routed)           0.338    11.167    cpu/id_stage/rj_eq_rd
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.480 r  cpu/id_stage/IF_to_ID_bus_reg[63]_i_3_comp_2/O
                         net (fo=40, routed)          1.091    12.571    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/IF_to_ID_bus_reg[63]_i_3_n_0_alias
    SLICE_X73Y102        LUT6 (Prop_lut6_I4_O)        0.124    12.695 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0_comp/O
                         net (fo=16, routed)          1.211    13.906    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.124    14.030 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28/O
                         net (fo=4, routed)           3.840    17.870    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_init.ram/addra_14_sn_1
    RAMB36_X2Y47         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.765    18.295    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_init.ram/clka
    RAMB36_X2Y47         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.796    
                         clock uncertainty           -0.087    17.709    
    RAMB36_X2Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.266    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.266    
                         arrival time                         -17.870    
  -------------------------------------------------------------------
                         slack                                 -0.604    

Slack (VIOLATED) :        -0.534ns  (required time - arrival time)
  Source:                 cpu/ex_stage/u_alu/signed_prod__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.965ns  (logic 9.401ns (47.087%)  route 10.564ns (52.913%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 18.392 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.068ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.900    -2.068    cpu/ex_stage/u_alu/cpu_clk
    DSP48_X4Y30          DSP48E1                                      r  cpu/ex_stage/u_alu/signed_prod__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     2.138 r  cpu/ex_stage/u_alu/signed_prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.140    cpu/ex_stage/u_alu/signed_prod__1_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.658 r  cpu/ex_stage/u_alu/signed_prod__2/P[0]
                         net (fo=2, routed)           0.817     4.475    cpu/ex_stage/u_alu/signed_prod__2_n_105
    SLICE_X74Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.599 r  cpu/ex_stage/u_alu/signed_prod_carry_i_3/O
                         net (fo=1, routed)           0.000     4.599    cpu/ex_stage/u_alu/signed_prod_carry_i_3_n_0
    SLICE_X74Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.132 r  cpu/ex_stage/u_alu/signed_prod_carry/CO[3]
                         net (fo=1, routed)           0.000     5.132    cpu/ex_stage/u_alu/signed_prod_carry_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  cpu/ex_stage/u_alu/signed_prod_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.258    cpu/ex_stage/u_alu/signed_prod_carry__0_n_0
    SLICE_X74Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cpu/ex_stage/u_alu/signed_prod_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cpu/ex_stage/u_alu/signed_prod_carry__1_n_0
    SLICE_X74Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cpu/ex_stage/u_alu/signed_prod_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.492    cpu/ex_stage/u_alu/signed_prod_carry__2_n_0
    SLICE_X74Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.609 r  cpu/ex_stage/u_alu/signed_prod_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.609    cpu/ex_stage/u_alu/signed_prod_carry__3_n_0
    SLICE_X74Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.726 r  cpu/ex_stage/u_alu/signed_prod_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.726    cpu/ex_stage/u_alu/signed_prod_carry__4_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.945 r  cpu/ex_stage/u_alu/signed_prod_carry__5/O[0]
                         net (fo=1, routed)           0.731     6.676    cpu/ex_stage/u_alu/signed_prod__3[40]
    SLICE_X75Y73         LUT4 (Prop_lut4_I2_O)        0.295     6.971 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8/O
                         net (fo=1, routed)           0.453     7.424    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.548 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2/O
                         net (fo=1, routed)           0.294     7.842    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_1/O
                         net (fo=84, routed)          0.502     8.469    cpu/ex_stage/u_alu/ID_to_EX_bus_reg_reg[75]_2
    SLICE_X70Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.593 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2/O
                         net (fo=1, routed)           0.674     9.266    cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2_n_0
    SLICE_X67Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.390 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_1/O
                         net (fo=3, routed)           0.575     9.965    cpu/id_stage/D[2]
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.124    10.089 r  cpu/id_stage/rj_eq_rd_carry_i_2/O
                         net (fo=1, routed)           0.000    10.089    cpu/id_stage/rj_eq_rd_carry_i_2_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.487 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    10.487    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.601 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.601    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.829 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=5, routed)           0.338    11.167    cpu/id_stage/rj_eq_rd
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.480 r  cpu/id_stage/IF_to_ID_bus_reg[63]_i_3_comp_2/O
                         net (fo=40, routed)          0.700    12.180    cpu/id_stage/IF_to_ID_bus_reg[63]_i_3_n_0
    SLICE_X71Y90         LUT3 (Prop_lut3_I1_O)        0.124    12.304 f  cpu/id_stage/IF_pc[17]_i_1/O
                         net (fo=67, routed)          1.198    13.502    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[15]
    SLICE_X67Y102        LUT5 (Prop_lut5_I2_O)        0.124    13.626 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=4, routed)           4.271    17.897    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra_13_sn_1
    RAMB36_X1Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.862    18.392    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/clka
    RAMB36_X1Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.893    
                         clock uncertainty           -0.087    17.806    
    RAMB36_X1Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.363    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.363    
                         arrival time                         -17.897    
  -------------------------------------------------------------------
                         slack                                 -0.534    

Slack (VIOLATED) :        -0.470ns  (required time - arrival time)
  Source:                 cpu/ex_stage/u_alu/signed_prod__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.698ns  (logic 9.525ns (48.354%)  route 10.173ns (51.646%))
  Logic Levels:           22  (CARRY4=10 DSP48E1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.068ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.900    -2.068    cpu/ex_stage/u_alu/cpu_clk
    DSP48_X4Y30          DSP48E1                                      r  cpu/ex_stage/u_alu/signed_prod__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     2.138 r  cpu/ex_stage/u_alu/signed_prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.140    cpu/ex_stage/u_alu/signed_prod__1_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.658 r  cpu/ex_stage/u_alu/signed_prod__2/P[0]
                         net (fo=2, routed)           0.817     4.475    cpu/ex_stage/u_alu/signed_prod__2_n_105
    SLICE_X74Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.599 r  cpu/ex_stage/u_alu/signed_prod_carry_i_3/O
                         net (fo=1, routed)           0.000     4.599    cpu/ex_stage/u_alu/signed_prod_carry_i_3_n_0
    SLICE_X74Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.132 r  cpu/ex_stage/u_alu/signed_prod_carry/CO[3]
                         net (fo=1, routed)           0.000     5.132    cpu/ex_stage/u_alu/signed_prod_carry_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  cpu/ex_stage/u_alu/signed_prod_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.258    cpu/ex_stage/u_alu/signed_prod_carry__0_n_0
    SLICE_X74Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cpu/ex_stage/u_alu/signed_prod_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cpu/ex_stage/u_alu/signed_prod_carry__1_n_0
    SLICE_X74Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cpu/ex_stage/u_alu/signed_prod_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.492    cpu/ex_stage/u_alu/signed_prod_carry__2_n_0
    SLICE_X74Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.609 r  cpu/ex_stage/u_alu/signed_prod_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.609    cpu/ex_stage/u_alu/signed_prod_carry__3_n_0
    SLICE_X74Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.726 r  cpu/ex_stage/u_alu/signed_prod_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.726    cpu/ex_stage/u_alu/signed_prod_carry__4_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.945 r  cpu/ex_stage/u_alu/signed_prod_carry__5/O[0]
                         net (fo=1, routed)           0.731     6.676    cpu/ex_stage/u_alu/signed_prod__3[40]
    SLICE_X75Y73         LUT4 (Prop_lut4_I2_O)        0.295     6.971 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8/O
                         net (fo=1, routed)           0.453     7.424    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.548 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2/O
                         net (fo=1, routed)           0.294     7.842    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_1/O
                         net (fo=84, routed)          0.502     8.469    cpu/ex_stage/u_alu/ID_to_EX_bus_reg_reg[75]_2
    SLICE_X70Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.593 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2/O
                         net (fo=1, routed)           0.674     9.266    cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2_n_0
    SLICE_X67Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.390 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_1/O
                         net (fo=3, routed)           0.575     9.965    cpu/id_stage/D[2]
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.124    10.089 r  cpu/id_stage/rj_eq_rd_carry_i_2/O
                         net (fo=1, routed)           0.000    10.089    cpu/id_stage/rj_eq_rd_carry_i_2_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.487 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    10.487    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.601 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.601    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.829 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=5, routed)           0.338    11.167    cpu/id_stage/rj_eq_rd
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.480 f  cpu/id_stage/IF_to_ID_bus_reg[63]_i_3_comp_2/O
                         net (fo=40, routed)          1.085    12.566    cpu/id_stage/IF_to_ID_bus_reg[63]_i_3_n_0
    SLICE_X71Y102        LUT5 (Prop_lut5_I3_O)        0.124    12.690 r  cpu/id_stage/IF_pc[31]_i_1/O
                         net (fo=56, routed)          1.161    13.851    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/ena
    SLICE_X75Y118        LUT2 (Prop_lut2_I1_O)        0.124    13.975 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2_comp/O
                         net (fo=1, routed)           0.295    14.270    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X77Y118        LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__58_comp/O
                         net (fo=4, routed)           3.236    17.630    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X7Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.658    18.188    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X7Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.690    
                         clock uncertainty           -0.087    17.603    
    RAMB36_X7Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.160    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.160    
                         arrival time                         -17.630    
  -------------------------------------------------------------------
                         slack                                 -0.470    

Slack (VIOLATED) :        -0.406ns  (required time - arrival time)
  Source:                 cpu/ex_stage/u_alu/signed_prod__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[247].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.629ns  (logic 9.401ns (47.894%)  route 10.228ns (52.106%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 18.183 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.068ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.900    -2.068    cpu/ex_stage/u_alu/cpu_clk
    DSP48_X4Y30          DSP48E1                                      r  cpu/ex_stage/u_alu/signed_prod__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     2.138 r  cpu/ex_stage/u_alu/signed_prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.140    cpu/ex_stage/u_alu/signed_prod__1_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.658 r  cpu/ex_stage/u_alu/signed_prod__2/P[0]
                         net (fo=2, routed)           0.817     4.475    cpu/ex_stage/u_alu/signed_prod__2_n_105
    SLICE_X74Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.599 r  cpu/ex_stage/u_alu/signed_prod_carry_i_3/O
                         net (fo=1, routed)           0.000     4.599    cpu/ex_stage/u_alu/signed_prod_carry_i_3_n_0
    SLICE_X74Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.132 r  cpu/ex_stage/u_alu/signed_prod_carry/CO[3]
                         net (fo=1, routed)           0.000     5.132    cpu/ex_stage/u_alu/signed_prod_carry_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  cpu/ex_stage/u_alu/signed_prod_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.258    cpu/ex_stage/u_alu/signed_prod_carry__0_n_0
    SLICE_X74Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cpu/ex_stage/u_alu/signed_prod_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cpu/ex_stage/u_alu/signed_prod_carry__1_n_0
    SLICE_X74Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cpu/ex_stage/u_alu/signed_prod_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.492    cpu/ex_stage/u_alu/signed_prod_carry__2_n_0
    SLICE_X74Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.609 r  cpu/ex_stage/u_alu/signed_prod_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.609    cpu/ex_stage/u_alu/signed_prod_carry__3_n_0
    SLICE_X74Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.726 r  cpu/ex_stage/u_alu/signed_prod_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.726    cpu/ex_stage/u_alu/signed_prod_carry__4_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.945 r  cpu/ex_stage/u_alu/signed_prod_carry__5/O[0]
                         net (fo=1, routed)           0.731     6.676    cpu/ex_stage/u_alu/signed_prod__3[40]
    SLICE_X75Y73         LUT4 (Prop_lut4_I2_O)        0.295     6.971 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8/O
                         net (fo=1, routed)           0.453     7.424    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.548 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2/O
                         net (fo=1, routed)           0.294     7.842    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_1/O
                         net (fo=84, routed)          0.502     8.469    cpu/ex_stage/u_alu/ID_to_EX_bus_reg_reg[75]_2
    SLICE_X70Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.593 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2/O
                         net (fo=1, routed)           0.674     9.266    cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2_n_0
    SLICE_X67Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.390 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_1/O
                         net (fo=3, routed)           0.575     9.965    cpu/id_stage/D[2]
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.124    10.089 r  cpu/id_stage/rj_eq_rd_carry_i_2/O
                         net (fo=1, routed)           0.000    10.089    cpu/id_stage/rj_eq_rd_carry_i_2_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.487 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    10.487    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.601 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.601    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.829 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=5, routed)           0.338    11.167    cpu/id_stage/rj_eq_rd
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.480 r  cpu/id_stage/IF_to_ID_bus_reg[63]_i_3_comp_2/O
                         net (fo=40, routed)          0.700    12.180    cpu/id_stage/IF_to_ID_bus_reg[63]_i_3_n_0
    SLICE_X71Y90         LUT3 (Prop_lut3_I1_O)        0.124    12.304 f  cpu/id_stage/IF_pc[17]_i_1/O
                         net (fo=67, routed)          1.708    14.012    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[183].ram.r/prim_init.ram/addra[14]
    SLICE_X66Y110        LUT5 (Prop_lut5_I3_O)        0.124    14.136 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[183].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48/O
                         net (fo=4, routed)           3.424    17.560    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[247].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X7Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[247].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.653    18.183    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[247].ram.r/prim_init.ram/clka
    RAMB36_X7Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[247].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.685    
                         clock uncertainty           -0.087    17.598    
    RAMB36_X7Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.155    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[247].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                         -17.560    
  -------------------------------------------------------------------
                         slack                                 -0.406    

Slack (VIOLATED) :        -0.399ns  (required time - arrival time)
  Source:                 cpu/ex_stage/u_alu/signed_prod__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.825ns  (logic 9.401ns (47.420%)  route 10.424ns (52.580%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 18.387 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.068ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.900    -2.068    cpu/ex_stage/u_alu/cpu_clk
    DSP48_X4Y30          DSP48E1                                      r  cpu/ex_stage/u_alu/signed_prod__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     2.138 r  cpu/ex_stage/u_alu/signed_prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.140    cpu/ex_stage/u_alu/signed_prod__1_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.658 r  cpu/ex_stage/u_alu/signed_prod__2/P[0]
                         net (fo=2, routed)           0.817     4.475    cpu/ex_stage/u_alu/signed_prod__2_n_105
    SLICE_X74Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.599 r  cpu/ex_stage/u_alu/signed_prod_carry_i_3/O
                         net (fo=1, routed)           0.000     4.599    cpu/ex_stage/u_alu/signed_prod_carry_i_3_n_0
    SLICE_X74Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.132 r  cpu/ex_stage/u_alu/signed_prod_carry/CO[3]
                         net (fo=1, routed)           0.000     5.132    cpu/ex_stage/u_alu/signed_prod_carry_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  cpu/ex_stage/u_alu/signed_prod_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.258    cpu/ex_stage/u_alu/signed_prod_carry__0_n_0
    SLICE_X74Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cpu/ex_stage/u_alu/signed_prod_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cpu/ex_stage/u_alu/signed_prod_carry__1_n_0
    SLICE_X74Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cpu/ex_stage/u_alu/signed_prod_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.492    cpu/ex_stage/u_alu/signed_prod_carry__2_n_0
    SLICE_X74Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.609 r  cpu/ex_stage/u_alu/signed_prod_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.609    cpu/ex_stage/u_alu/signed_prod_carry__3_n_0
    SLICE_X74Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.726 r  cpu/ex_stage/u_alu/signed_prod_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.726    cpu/ex_stage/u_alu/signed_prod_carry__4_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.945 r  cpu/ex_stage/u_alu/signed_prod_carry__5/O[0]
                         net (fo=1, routed)           0.731     6.676    cpu/ex_stage/u_alu/signed_prod__3[40]
    SLICE_X75Y73         LUT4 (Prop_lut4_I2_O)        0.295     6.971 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8/O
                         net (fo=1, routed)           0.453     7.424    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.548 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2/O
                         net (fo=1, routed)           0.294     7.842    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_1/O
                         net (fo=84, routed)          0.502     8.469    cpu/ex_stage/u_alu/ID_to_EX_bus_reg_reg[75]_2
    SLICE_X70Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.593 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2/O
                         net (fo=1, routed)           0.674     9.266    cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2_n_0
    SLICE_X67Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.390 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_1/O
                         net (fo=3, routed)           0.575     9.965    cpu/id_stage/D[2]
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.124    10.089 r  cpu/id_stage/rj_eq_rd_carry_i_2/O
                         net (fo=1, routed)           0.000    10.089    cpu/id_stage/rj_eq_rd_carry_i_2_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.487 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    10.487    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.601 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.601    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.829 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=5, routed)           0.338    11.167    cpu/id_stage/rj_eq_rd
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.480 r  cpu/id_stage/IF_to_ID_bus_reg[63]_i_3_comp_2/O
                         net (fo=40, routed)          0.700    12.180    cpu/id_stage/IF_to_ID_bus_reg[63]_i_3_n_0
    SLICE_X71Y90         LUT3 (Prop_lut3_I1_O)        0.124    12.304 r  cpu/id_stage/IF_pc[17]_i_1/O
                         net (fo=67, routed)          1.521    13.825    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_init.ram/addra[14]
    SLICE_X68Y105        LUT5 (Prop_lut5_I2_O)        0.124    13.949 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=4, routed)           3.807    17.757    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X7Y40         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.857    18.387    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_init.ram/clka
    RAMB36_X7Y40         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.888    
                         clock uncertainty           -0.087    17.801    
    RAMB36_X7Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.358    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.358    
                         arrival time                         -17.757    
  -------------------------------------------------------------------
                         slack                                 -0.399    

Slack (VIOLATED) :        -0.378ns  (required time - arrival time)
  Source:                 cpu/ex_stage/u_alu/signed_prod__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.605ns  (logic 9.401ns (47.952%)  route 10.204ns (52.048%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 18.187 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.068ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.900    -2.068    cpu/ex_stage/u_alu/cpu_clk
    DSP48_X4Y30          DSP48E1                                      r  cpu/ex_stage/u_alu/signed_prod__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     2.138 r  cpu/ex_stage/u_alu/signed_prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.140    cpu/ex_stage/u_alu/signed_prod__1_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.658 r  cpu/ex_stage/u_alu/signed_prod__2/P[0]
                         net (fo=2, routed)           0.817     4.475    cpu/ex_stage/u_alu/signed_prod__2_n_105
    SLICE_X74Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.599 r  cpu/ex_stage/u_alu/signed_prod_carry_i_3/O
                         net (fo=1, routed)           0.000     4.599    cpu/ex_stage/u_alu/signed_prod_carry_i_3_n_0
    SLICE_X74Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.132 r  cpu/ex_stage/u_alu/signed_prod_carry/CO[3]
                         net (fo=1, routed)           0.000     5.132    cpu/ex_stage/u_alu/signed_prod_carry_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  cpu/ex_stage/u_alu/signed_prod_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.258    cpu/ex_stage/u_alu/signed_prod_carry__0_n_0
    SLICE_X74Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cpu/ex_stage/u_alu/signed_prod_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cpu/ex_stage/u_alu/signed_prod_carry__1_n_0
    SLICE_X74Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cpu/ex_stage/u_alu/signed_prod_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.492    cpu/ex_stage/u_alu/signed_prod_carry__2_n_0
    SLICE_X74Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.609 r  cpu/ex_stage/u_alu/signed_prod_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.609    cpu/ex_stage/u_alu/signed_prod_carry__3_n_0
    SLICE_X74Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.726 r  cpu/ex_stage/u_alu/signed_prod_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.726    cpu/ex_stage/u_alu/signed_prod_carry__4_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.945 r  cpu/ex_stage/u_alu/signed_prod_carry__5/O[0]
                         net (fo=1, routed)           0.731     6.676    cpu/ex_stage/u_alu/signed_prod__3[40]
    SLICE_X75Y73         LUT4 (Prop_lut4_I2_O)        0.295     6.971 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8/O
                         net (fo=1, routed)           0.453     7.424    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.548 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2/O
                         net (fo=1, routed)           0.294     7.842    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_1/O
                         net (fo=84, routed)          0.502     8.469    cpu/ex_stage/u_alu/ID_to_EX_bus_reg_reg[75]_2
    SLICE_X70Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.593 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2/O
                         net (fo=1, routed)           0.674     9.266    cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2_n_0
    SLICE_X67Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.390 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_1/O
                         net (fo=3, routed)           0.575     9.965    cpu/id_stage/D[2]
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.124    10.089 r  cpu/id_stage/rj_eq_rd_carry_i_2/O
                         net (fo=1, routed)           0.000    10.089    cpu/id_stage/rj_eq_rd_carry_i_2_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.487 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    10.487    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.601 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.601    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.829 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=5, routed)           0.873    11.703    cpu/id_stage/rj_eq_rd
    SLICE_X73Y95         LUT6 (Prop_lut6_I2_O)        0.313    12.016 r  cpu/id_stage/IF_pc[15]_i_1_comp/O
                         net (fo=71, routed)          0.860    12.876    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[13]
    SLICE_X69Y103        LUT4 (Prop_lut4_I2_O)        0.124    13.000 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1_replica_2_comp_3/O
                         net (fo=1, routed)           0.737    13.736    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/addra_12_sn_1_repN_3_alias
    SLICE_X70Y104        LUT6 (Prop_lut6_I5_O)        0.124    13.860 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__45_comp/O
                         net (fo=4, routed)           3.676    17.537    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/ram_ena
    RAMB36_X8Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.657    18.187    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/clka
    RAMB36_X8Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.689    
                         clock uncertainty           -0.087    17.602    
    RAMB36_X8Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.159    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.159    
                         arrival time                         -17.537    
  -------------------------------------------------------------------
                         slack                                 -0.378    

Slack (VIOLATED) :        -0.351ns  (required time - arrival time)
  Source:                 cpu/ex_stage/u_alu/signed_prod__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.790ns  (logic 9.401ns (47.503%)  route 10.389ns (52.497%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 18.400 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.068ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.900    -2.068    cpu/ex_stage/u_alu/cpu_clk
    DSP48_X4Y30          DSP48E1                                      r  cpu/ex_stage/u_alu/signed_prod__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     2.138 r  cpu/ex_stage/u_alu/signed_prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.140    cpu/ex_stage/u_alu/signed_prod__1_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.658 r  cpu/ex_stage/u_alu/signed_prod__2/P[0]
                         net (fo=2, routed)           0.817     4.475    cpu/ex_stage/u_alu/signed_prod__2_n_105
    SLICE_X74Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.599 r  cpu/ex_stage/u_alu/signed_prod_carry_i_3/O
                         net (fo=1, routed)           0.000     4.599    cpu/ex_stage/u_alu/signed_prod_carry_i_3_n_0
    SLICE_X74Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.132 r  cpu/ex_stage/u_alu/signed_prod_carry/CO[3]
                         net (fo=1, routed)           0.000     5.132    cpu/ex_stage/u_alu/signed_prod_carry_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  cpu/ex_stage/u_alu/signed_prod_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.258    cpu/ex_stage/u_alu/signed_prod_carry__0_n_0
    SLICE_X74Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cpu/ex_stage/u_alu/signed_prod_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cpu/ex_stage/u_alu/signed_prod_carry__1_n_0
    SLICE_X74Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cpu/ex_stage/u_alu/signed_prod_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.492    cpu/ex_stage/u_alu/signed_prod_carry__2_n_0
    SLICE_X74Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.609 r  cpu/ex_stage/u_alu/signed_prod_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.609    cpu/ex_stage/u_alu/signed_prod_carry__3_n_0
    SLICE_X74Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.726 r  cpu/ex_stage/u_alu/signed_prod_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.726    cpu/ex_stage/u_alu/signed_prod_carry__4_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.945 r  cpu/ex_stage/u_alu/signed_prod_carry__5/O[0]
                         net (fo=1, routed)           0.731     6.676    cpu/ex_stage/u_alu/signed_prod__3[40]
    SLICE_X75Y73         LUT4 (Prop_lut4_I2_O)        0.295     6.971 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8/O
                         net (fo=1, routed)           0.453     7.424    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.548 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2/O
                         net (fo=1, routed)           0.294     7.842    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_1/O
                         net (fo=84, routed)          0.502     8.469    cpu/ex_stage/u_alu/ID_to_EX_bus_reg_reg[75]_2
    SLICE_X70Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.593 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2/O
                         net (fo=1, routed)           0.674     9.266    cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2_n_0
    SLICE_X67Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.390 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_1/O
                         net (fo=3, routed)           0.575     9.965    cpu/id_stage/D[2]
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.124    10.089 r  cpu/id_stage/rj_eq_rd_carry_i_2/O
                         net (fo=1, routed)           0.000    10.089    cpu/id_stage/rj_eq_rd_carry_i_2_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.487 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    10.487    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.601 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.601    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.829 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=5, routed)           0.338    11.167    cpu/id_stage/rj_eq_rd
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.480 f  cpu/id_stage/IF_to_ID_bus_reg[63]_i_3_comp_2/O
                         net (fo=40, routed)          1.085    12.566    cpu/id_stage/IF_to_ID_bus_reg[63]_i_3_n_0
    SLICE_X71Y102        LUT5 (Prop_lut5_I3_O)        0.124    12.690 r  cpu/id_stage/IF_pc[31]_i_1/O
                         net (fo=56, routed)          1.211    13.901    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/ena
    SLICE_X67Y112        LUT6 (Prop_lut6_I3_O)        0.124    14.025 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53_comp/O
                         net (fo=4, routed)           3.697    17.722    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y41         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.870    18.400    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/clka
    RAMB36_X0Y41         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.901    
                         clock uncertainty           -0.087    17.814    
    RAMB36_X0Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.371    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.371    
                         arrival time                         -17.722    
  -------------------------------------------------------------------
                         slack                                 -0.351    

Slack (VIOLATED) :        -0.340ns  (required time - arrival time)
  Source:                 cpu/ex_stage/u_alu/signed_prod__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.560ns  (logic 9.525ns (48.696%)  route 10.035ns (51.304%))
  Logic Levels:           22  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.068ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.900    -2.068    cpu/ex_stage/u_alu/cpu_clk
    DSP48_X4Y30          DSP48E1                                      r  cpu/ex_stage/u_alu/signed_prod__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     2.138 r  cpu/ex_stage/u_alu/signed_prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.140    cpu/ex_stage/u_alu/signed_prod__1_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.658 r  cpu/ex_stage/u_alu/signed_prod__2/P[0]
                         net (fo=2, routed)           0.817     4.475    cpu/ex_stage/u_alu/signed_prod__2_n_105
    SLICE_X74Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.599 r  cpu/ex_stage/u_alu/signed_prod_carry_i_3/O
                         net (fo=1, routed)           0.000     4.599    cpu/ex_stage/u_alu/signed_prod_carry_i_3_n_0
    SLICE_X74Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.132 r  cpu/ex_stage/u_alu/signed_prod_carry/CO[3]
                         net (fo=1, routed)           0.000     5.132    cpu/ex_stage/u_alu/signed_prod_carry_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  cpu/ex_stage/u_alu/signed_prod_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.258    cpu/ex_stage/u_alu/signed_prod_carry__0_n_0
    SLICE_X74Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cpu/ex_stage/u_alu/signed_prod_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cpu/ex_stage/u_alu/signed_prod_carry__1_n_0
    SLICE_X74Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cpu/ex_stage/u_alu/signed_prod_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.492    cpu/ex_stage/u_alu/signed_prod_carry__2_n_0
    SLICE_X74Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.609 r  cpu/ex_stage/u_alu/signed_prod_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.609    cpu/ex_stage/u_alu/signed_prod_carry__3_n_0
    SLICE_X74Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.726 r  cpu/ex_stage/u_alu/signed_prod_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.726    cpu/ex_stage/u_alu/signed_prod_carry__4_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.945 r  cpu/ex_stage/u_alu/signed_prod_carry__5/O[0]
                         net (fo=1, routed)           0.731     6.676    cpu/ex_stage/u_alu/signed_prod__3[40]
    SLICE_X75Y73         LUT4 (Prop_lut4_I2_O)        0.295     6.971 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8/O
                         net (fo=1, routed)           0.453     7.424    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.548 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2/O
                         net (fo=1, routed)           0.294     7.842    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_1/O
                         net (fo=84, routed)          0.502     8.469    cpu/ex_stage/u_alu/ID_to_EX_bus_reg_reg[75]_2
    SLICE_X70Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.593 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2/O
                         net (fo=1, routed)           0.674     9.266    cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2_n_0
    SLICE_X67Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.390 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_1/O
                         net (fo=3, routed)           0.575     9.965    cpu/id_stage/D[2]
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.124    10.089 r  cpu/id_stage/rj_eq_rd_carry_i_2/O
                         net (fo=1, routed)           0.000    10.089    cpu/id_stage/rj_eq_rd_carry_i_2_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.487 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    10.487    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.601 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.601    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.829 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=5, routed)           0.338    11.167    cpu/id_stage/rj_eq_rd
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.480 f  cpu/id_stage/IF_to_ID_bus_reg[63]_i_3_comp_2/O
                         net (fo=40, routed)          1.085    12.566    cpu/id_stage/IF_to_ID_bus_reg[63]_i_3_n_0
    SLICE_X71Y102        LUT5 (Prop_lut5_I3_O)        0.124    12.690 r  cpu/id_stage/IF_pc[31]_i_1/O
                         net (fo=56, routed)          0.861    13.551    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/ena
    SLICE_X73Y107        LUT3 (Prop_lut3_I1_O)        0.124    13.675 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2_replica_1/O
                         net (fo=9, routed)           0.661    14.336    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_init.ram/addra_12_sn_1_repN_2_alias
    SLICE_X71Y113        LUT5 (Prop_lut5_I4_O)        0.124    14.460 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__55/O
                         net (fo=4, routed)           3.032    17.492    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_init.ram/addra_14_sn_1
    RAMB36_X7Y34         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.650    18.180    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_init.ram/clka
    RAMB36_X7Y34         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.682    
                         clock uncertainty           -0.087    17.595    
    RAMB36_X7Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.152    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                 -0.340    

Slack (VIOLATED) :        -0.340ns  (required time - arrival time)
  Source:                 cpu/ex_stage/u_alu/signed_prod__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.764ns  (logic 9.401ns (47.567%)  route 10.363ns (52.433%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 18.384 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.068ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.900    -2.068    cpu/ex_stage/u_alu/cpu_clk
    DSP48_X4Y30          DSP48E1                                      r  cpu/ex_stage/u_alu/signed_prod__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     2.138 r  cpu/ex_stage/u_alu/signed_prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.140    cpu/ex_stage/u_alu/signed_prod__1_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.658 r  cpu/ex_stage/u_alu/signed_prod__2/P[0]
                         net (fo=2, routed)           0.817     4.475    cpu/ex_stage/u_alu/signed_prod__2_n_105
    SLICE_X74Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.599 r  cpu/ex_stage/u_alu/signed_prod_carry_i_3/O
                         net (fo=1, routed)           0.000     4.599    cpu/ex_stage/u_alu/signed_prod_carry_i_3_n_0
    SLICE_X74Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.132 r  cpu/ex_stage/u_alu/signed_prod_carry/CO[3]
                         net (fo=1, routed)           0.000     5.132    cpu/ex_stage/u_alu/signed_prod_carry_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  cpu/ex_stage/u_alu/signed_prod_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.258    cpu/ex_stage/u_alu/signed_prod_carry__0_n_0
    SLICE_X74Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cpu/ex_stage/u_alu/signed_prod_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cpu/ex_stage/u_alu/signed_prod_carry__1_n_0
    SLICE_X74Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cpu/ex_stage/u_alu/signed_prod_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.492    cpu/ex_stage/u_alu/signed_prod_carry__2_n_0
    SLICE_X74Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.609 r  cpu/ex_stage/u_alu/signed_prod_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.609    cpu/ex_stage/u_alu/signed_prod_carry__3_n_0
    SLICE_X74Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.726 r  cpu/ex_stage/u_alu/signed_prod_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.726    cpu/ex_stage/u_alu/signed_prod_carry__4_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.945 r  cpu/ex_stage/u_alu/signed_prod_carry__5/O[0]
                         net (fo=1, routed)           0.731     6.676    cpu/ex_stage/u_alu/signed_prod__3[40]
    SLICE_X75Y73         LUT4 (Prop_lut4_I2_O)        0.295     6.971 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8/O
                         net (fo=1, routed)           0.453     7.424    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.548 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2/O
                         net (fo=1, routed)           0.294     7.842    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_1/O
                         net (fo=84, routed)          0.502     8.469    cpu/ex_stage/u_alu/ID_to_EX_bus_reg_reg[75]_2
    SLICE_X70Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.593 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2/O
                         net (fo=1, routed)           0.674     9.266    cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2_n_0
    SLICE_X67Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.390 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_1/O
                         net (fo=3, routed)           0.575     9.965    cpu/id_stage/D[2]
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.124    10.089 r  cpu/id_stage/rj_eq_rd_carry_i_2/O
                         net (fo=1, routed)           0.000    10.089    cpu/id_stage/rj_eq_rd_carry_i_2_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.487 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    10.487    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.601 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.601    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.829 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=5, routed)           0.338    11.167    cpu/id_stage/rj_eq_rd
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.480 r  cpu/id_stage/IF_to_ID_bus_reg[63]_i_3_comp_2/O
                         net (fo=40, routed)          0.700    12.180    cpu/id_stage/IF_to_ID_bus_reg[63]_i_3_n_0
    SLICE_X71Y90         LUT3 (Prop_lut3_I1_O)        0.124    12.304 f  cpu/id_stage/IF_pc[17]_i_1/O
                         net (fo=67, routed)          1.349    13.653    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[163].ram.r/prim_init.ram/addra[14]
    SLICE_X67Y110        LUT5 (Prop_lut5_I2_O)        0.124    13.777 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[163].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43/O
                         net (fo=4, routed)           3.918    17.695    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X1Y44         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.854    18.384    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_init.ram/clka
    RAMB36_X1Y44         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.885    
                         clock uncertainty           -0.087    17.798    
    RAMB36_X1Y44         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.355    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.355    
                         arrival time                         -17.695    
  -------------------------------------------------------------------
                         slack                                 -0.340    

Slack (VIOLATED) :        -0.335ns  (required time - arrival time)
  Source:                 cpu/ex_stage/u_alu/signed_prod__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.762ns  (logic 9.401ns (47.572%)  route 10.361ns (52.428%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 18.387 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.068ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.900    -2.068    cpu/ex_stage/u_alu/cpu_clk
    DSP48_X4Y30          DSP48E1                                      r  cpu/ex_stage/u_alu/signed_prod__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     2.138 r  cpu/ex_stage/u_alu/signed_prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.140    cpu/ex_stage/u_alu/signed_prod__1_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     3.658 r  cpu/ex_stage/u_alu/signed_prod__2/P[0]
                         net (fo=2, routed)           0.817     4.475    cpu/ex_stage/u_alu/signed_prod__2_n_105
    SLICE_X74Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.599 r  cpu/ex_stage/u_alu/signed_prod_carry_i_3/O
                         net (fo=1, routed)           0.000     4.599    cpu/ex_stage/u_alu/signed_prod_carry_i_3_n_0
    SLICE_X74Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.132 r  cpu/ex_stage/u_alu/signed_prod_carry/CO[3]
                         net (fo=1, routed)           0.000     5.132    cpu/ex_stage/u_alu/signed_prod_carry_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  cpu/ex_stage/u_alu/signed_prod_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.258    cpu/ex_stage/u_alu/signed_prod_carry__0_n_0
    SLICE_X74Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cpu/ex_stage/u_alu/signed_prod_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cpu/ex_stage/u_alu/signed_prod_carry__1_n_0
    SLICE_X74Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cpu/ex_stage/u_alu/signed_prod_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.492    cpu/ex_stage/u_alu/signed_prod_carry__2_n_0
    SLICE_X74Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.609 r  cpu/ex_stage/u_alu/signed_prod_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.609    cpu/ex_stage/u_alu/signed_prod_carry__3_n_0
    SLICE_X74Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.726 r  cpu/ex_stage/u_alu/signed_prod_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.726    cpu/ex_stage/u_alu/signed_prod_carry__4_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.945 r  cpu/ex_stage/u_alu/signed_prod_carry__5/O[0]
                         net (fo=1, routed)           0.731     6.676    cpu/ex_stage/u_alu/signed_prod__3[40]
    SLICE_X75Y73         LUT4 (Prop_lut4_I2_O)        0.295     6.971 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8/O
                         net (fo=1, routed)           0.453     7.424    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_8_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.548 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2/O
                         net (fo=1, routed)           0.294     7.842    cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_2_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.966 r  cpu/ex_stage/u_alu/EX_to_MEM_bus_reg[40]_i_1/O
                         net (fo=84, routed)          0.502     8.469    cpu/ex_stage/u_alu/ID_to_EX_bus_reg_reg[75]_2
    SLICE_X70Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.593 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2/O
                         net (fo=1, routed)           0.674     9.266    cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_2_n_0
    SLICE_X67Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.390 r  cpu/ex_stage/u_alu/ID_to_EX_bus_reg[44]_i_1/O
                         net (fo=3, routed)           0.575     9.965    cpu/id_stage/D[2]
    SLICE_X69Y81         LUT6 (Prop_lut6_I1_O)        0.124    10.089 r  cpu/id_stage/rj_eq_rd_carry_i_2/O
                         net (fo=1, routed)           0.000    10.089    cpu/id_stage/rj_eq_rd_carry_i_2_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.487 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000    10.487    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.601 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.601    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.829 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=5, routed)           0.338    11.167    cpu/id_stage/rj_eq_rd
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.480 r  cpu/id_stage/IF_to_ID_bus_reg[63]_i_3_comp_2/O
                         net (fo=40, routed)          0.700    12.180    cpu/id_stage/IF_to_ID_bus_reg[63]_i_3_n_0
    SLICE_X71Y90         LUT3 (Prop_lut3_I1_O)        0.124    12.304 f  cpu/id_stage/IF_pc[17]_i_1/O
                         net (fo=67, routed)          1.223    13.527    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[146].ram.r/prim_init.ram/addra[14]
    SLICE_X71Y103        LUT5 (Prop_lut5_I3_O)        0.124    13.651 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[146].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__21/O
                         net (fo=4, routed)           4.042    17.693    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X1Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        1.857    18.387    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X1Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.888    
                         clock uncertainty           -0.087    17.801    
    RAMB36_X1Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.358    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.358    
                         arrival time                         -17.693    
  -------------------------------------------------------------------
                         slack                                 -0.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.642    -0.477    cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X97Y83         FDRE                                         r  cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.280    cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]_0[22]
    SLICE_X97Y83         FDRE                                         r  cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.915    -0.236    cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X97Y83         FDRE                                         r  cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism             -0.241    -0.477    
    SLICE_X97Y83         FDRE (Hold_fdre_C_D)         0.078    -0.399    cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.313%)  route 0.068ns (32.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.647    -0.472    cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X99Y96         FDRE                                         r  cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[21]/Q
                         net (fo=2, routed)           0.068    -0.263    cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[31]_0[21]
    SLICE_X98Y96         FDRE                                         r  cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.922    -0.229    cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X98Y96         FDRE                                         r  cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism             -0.230    -0.459    
    SLICE_X98Y96         FDRE (Hold_fdre_C_D)         0.076    -0.383    cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.642    -0.477    cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X97Y83         FDRE                                         r  cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/Q
                         net (fo=1, routed)           0.056    -0.280    cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]_0[21]
    SLICE_X97Y83         FDRE                                         r  cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.915    -0.236    cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X97Y83         FDRE                                         r  cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism             -0.241    -0.477    
    SLICE_X97Y83         FDRE (Hold_fdre_C_D)         0.076    -0.401    cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.650    -0.469    u_confreg/cpu_clk
    SLICE_X115Y80        FDRE                                         r  u_confreg/timer_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  u_confreg/timer_r1_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.272    u_confreg/timer_r1[23]
    SLICE_X115Y80        FDRE                                         r  u_confreg/timer_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.923    -0.228    u_confreg/cpu_clk
    SLICE_X115Y80        FDRE                                         r  u_confreg/timer_r2_reg[23]/C
                         clock pessimism             -0.241    -0.469    
    SLICE_X115Y80        FDRE (Hold_fdre_C_D)         0.076    -0.393    u_confreg/timer_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.646    -0.473    u_confreg/cpu_clk
    SLICE_X115Y76        FDRE                                         r  u_confreg/timer_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  u_confreg/timer_r1_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.276    u_confreg/timer_r1[4]
    SLICE_X115Y76        FDRE                                         r  u_confreg/timer_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.918    -0.233    u_confreg/cpu_clk
    SLICE_X115Y76        FDRE                                         r  u_confreg/timer_r2_reg[4]/C
                         clock pessimism             -0.240    -0.473    
    SLICE_X115Y76        FDRE (Hold_fdre_C_D)         0.076    -0.397    u_confreg/timer_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.642    -0.477    cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X99Y83         FDRE                                         r  cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.280    cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]_0[15]
    SLICE_X99Y83         FDRE                                         r  cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.915    -0.236    cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X99Y83         FDRE                                         r  cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.241    -0.477    
    SLICE_X99Y83         FDRE (Hold_fdre_C_D)         0.075    -0.402    cpu/ex_stage/my_divider/my_s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.642    -0.477    cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X97Y83         FDRE                                         r  cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[18]/Q
                         net (fo=1, routed)           0.056    -0.280    cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]_0[18]
    SLICE_X97Y83         FDRE                                         r  cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.915    -0.236    cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X97Y83         FDRE                                         r  cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism             -0.241    -0.477    
    SLICE_X97Y83         FDRE (Hold_fdre_C_D)         0.075    -0.402    cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.646    -0.473    u_confreg/cpu_clk
    SLICE_X115Y76        FDRE                                         r  u_confreg/timer_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  u_confreg/timer_r1_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.276    u_confreg/timer_r1[14]
    SLICE_X115Y76        FDRE                                         r  u_confreg/timer_r2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.918    -0.233    u_confreg/cpu_clk
    SLICE_X115Y76        FDRE                                         r  u_confreg/timer_r2_reg[14]/C
                         clock pessimism             -0.240    -0.473    
    SLICE_X115Y76        FDRE (Hold_fdre_C_D)         0.075    -0.398    u_confreg/timer_r2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cpu/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/wb_stage/WB_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.203%)  route 0.207ns (55.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.627    -0.492    cpu/cpu_clk
    SLICE_X84Y83         FDRE                                         r  cpu/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  cpu/reset_reg/Q
                         net (fo=52, routed)          0.207    -0.121    cpu/wb_stage/reset
    SLICE_X81Y83         FDRE                                         r  cpu/wb_stage/WB_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.900    -0.251    cpu/wb_stage/cpu_clk
    SLICE_X81Y83         FDRE                                         r  cpu/wb_stage/WB_valid_reg/C
                         clock pessimism              0.023    -0.228    
    SLICE_X81Y83         FDRE (Hold_fdre_C_R)        -0.018    -0.246    cpu/wb_stage/WB_valid_reg
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.642    -0.477    cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X97Y83         FDRE                                         r  cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=1, routed)           0.056    -0.280    cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]_0[20]
    SLICE_X97Y83         FDRE                                         r  cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3209, routed)        0.915    -0.236    cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X97Y83         FDRE                                         r  cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism             -0.241    -0.477    
    SLICE_X97Y83         FDRE (Hold_fdre_C_D)         0.071    -0.406    cpu/ex_stage/my_divider/my_u_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y11    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y11    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y32    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y32    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y19    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y19    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y25    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y25    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y71    id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y71    id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y71    id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y71    id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y71    id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y71    id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y71    id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y71    id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y69    id_stage/u_regfile/rf_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X76Y69    id_stage/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y71    id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y71    id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y71    id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y71    id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y71    id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y71    id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y71    id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X74Y71    id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y74    id_stage/u_regfile/rf_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y74    id_stage/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 2.148ns (55.506%)  route 1.722ns (44.494%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 8.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.850    -2.118    u_confreg/timer_clk
    SLICE_X115Y82        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.662 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.722     0.060    u_confreg/write_timer_begin_r3
    SLICE_X114Y75        LUT4 (Prop_lut4_I1_O)        0.124     0.184 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.184    u_confreg/timer[0]_i_5_n_0
    SLICE_X114Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.734 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.734    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X114Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.848 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.848    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X114Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.962 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.962    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X114Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.076 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X114Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X114Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.304 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X114Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.418 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X114Y82        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.752 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.752    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X114Y82        FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723     8.253    u_confreg/timer_clk
    SLICE_X114Y82        FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.393     7.860    
                         clock uncertainty           -0.077     7.783    
    SLICE_X114Y82        FDRE (Setup_fdre_C_D)        0.062     7.845    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.845    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 2.127ns (55.263%)  route 1.722ns (44.737%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 8.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.850    -2.118    u_confreg/timer_clk
    SLICE_X115Y82        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.662 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.722     0.060    u_confreg/write_timer_begin_r3
    SLICE_X114Y75        LUT4 (Prop_lut4_I1_O)        0.124     0.184 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.184    u_confreg/timer[0]_i_5_n_0
    SLICE_X114Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.734 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.734    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X114Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.848 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.848    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X114Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.962 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.962    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X114Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.076 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X114Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X114Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.304 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X114Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.418 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X114Y82        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.731 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.731    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X114Y82        FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723     8.253    u_confreg/timer_clk
    SLICE_X114Y82        FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.393     7.860    
                         clock uncertainty           -0.077     7.783    
    SLICE_X114Y82        FDRE (Setup_fdre_C_D)        0.062     7.845    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.845    
                         arrival time                          -1.731    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 2.053ns (54.386%)  route 1.722ns (45.614%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 8.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.850    -2.118    u_confreg/timer_clk
    SLICE_X115Y82        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.662 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.722     0.060    u_confreg/write_timer_begin_r3
    SLICE_X114Y75        LUT4 (Prop_lut4_I1_O)        0.124     0.184 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.184    u_confreg/timer[0]_i_5_n_0
    SLICE_X114Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.734 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.734    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X114Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.848 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.848    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X114Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.962 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.962    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X114Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.076 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X114Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X114Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.304 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X114Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.418 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X114Y82        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.657 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.657    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X114Y82        FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723     8.253    u_confreg/timer_clk
    SLICE_X114Y82        FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.393     7.860    
                         clock uncertainty           -0.077     7.783    
    SLICE_X114Y82        FDRE (Setup_fdre_C_D)        0.062     7.845    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.845    
                         arrival time                          -1.657    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 2.034ns (54.155%)  route 1.722ns (45.845%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 8.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.850    -2.118    u_confreg/timer_clk
    SLICE_X115Y82        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.662 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.722     0.060    u_confreg/write_timer_begin_r3
    SLICE_X114Y75        LUT4 (Prop_lut4_I1_O)        0.124     0.184 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.184    u_confreg/timer[0]_i_5_n_0
    SLICE_X114Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.734 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.734    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X114Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.848 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.848    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X114Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.962 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.962    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X114Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.076 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X114Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X114Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.304 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X114Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.638 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.638    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X114Y81        FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.721     8.251    u_confreg/timer_clk
    SLICE_X114Y81        FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.395     7.856    
                         clock uncertainty           -0.077     7.779    
    SLICE_X114Y81        FDRE (Setup_fdre_C_D)        0.062     7.841    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.841    
                         arrival time                          -1.638    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 2.037ns (54.192%)  route 1.722ns (45.808%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 8.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.850    -2.118    u_confreg/timer_clk
    SLICE_X115Y82        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.662 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.722     0.060    u_confreg/write_timer_begin_r3
    SLICE_X114Y75        LUT4 (Prop_lut4_I1_O)        0.124     0.184 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.184    u_confreg/timer[0]_i_5_n_0
    SLICE_X114Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.734 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.734    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X114Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.848 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.848    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X114Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.962 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.962    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X114Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.076 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X114Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X114Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.304 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X114Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.418 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X114Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.641 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.641    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X114Y82        FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723     8.253    u_confreg/timer_clk
    SLICE_X114Y82        FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.393     7.860    
                         clock uncertainty           -0.077     7.783    
    SLICE_X114Y82        FDRE (Setup_fdre_C_D)        0.062     7.845    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.845    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                  6.204    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 2.013ns (53.897%)  route 1.722ns (46.103%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 8.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.850    -2.118    u_confreg/timer_clk
    SLICE_X115Y82        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.662 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.722     0.060    u_confreg/write_timer_begin_r3
    SLICE_X114Y75        LUT4 (Prop_lut4_I1_O)        0.124     0.184 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.184    u_confreg/timer[0]_i_5_n_0
    SLICE_X114Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.734 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.734    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X114Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.848 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.848    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X114Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.962 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.962    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X114Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.076 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X114Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X114Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.304 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X114Y81        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.617 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.617    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X114Y81        FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.721     8.251    u_confreg/timer_clk
    SLICE_X114Y81        FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.395     7.856    
                         clock uncertainty           -0.077     7.779    
    SLICE_X114Y81        FDRE (Setup_fdre_C_D)        0.062     7.841    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.841    
                         arrival time                          -1.617    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.939ns (52.966%)  route 1.722ns (47.034%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 8.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.850    -2.118    u_confreg/timer_clk
    SLICE_X115Y82        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.662 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.722     0.060    u_confreg/write_timer_begin_r3
    SLICE_X114Y75        LUT4 (Prop_lut4_I1_O)        0.124     0.184 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.184    u_confreg/timer[0]_i_5_n_0
    SLICE_X114Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.734 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.734    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X114Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.848 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.848    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X114Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.962 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.962    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X114Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.076 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X114Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X114Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.304 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X114Y81        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.543 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.543    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X114Y81        FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.721     8.251    u_confreg/timer_clk
    SLICE_X114Y81        FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.395     7.856    
                         clock uncertainty           -0.077     7.779    
    SLICE_X114Y81        FDRE (Setup_fdre_C_D)        0.062     7.841    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.841    
                         arrival time                          -1.543    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 1.923ns (52.759%)  route 1.722ns (47.241%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 8.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.850    -2.118    u_confreg/timer_clk
    SLICE_X115Y82        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.662 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.722     0.060    u_confreg/write_timer_begin_r3
    SLICE_X114Y75        LUT4 (Prop_lut4_I1_O)        0.124     0.184 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.184    u_confreg/timer[0]_i_5_n_0
    SLICE_X114Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.734 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.734    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X114Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.848 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.848    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X114Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.962 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.962    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X114Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.076 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X114Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X114Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.304 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X114Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.527 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.527    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X114Y81        FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.721     8.251    u_confreg/timer_clk
    SLICE_X114Y81        FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.395     7.856    
                         clock uncertainty           -0.077     7.779    
    SLICE_X114Y81        FDRE (Setup_fdre_C_D)        0.062     7.841    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.841    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.920ns (52.720%)  route 1.722ns (47.280%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 8.250 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.850    -2.118    u_confreg/timer_clk
    SLICE_X115Y82        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.662 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.722     0.060    u_confreg/write_timer_begin_r3
    SLICE_X114Y75        LUT4 (Prop_lut4_I1_O)        0.124     0.184 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.184    u_confreg/timer[0]_i_5_n_0
    SLICE_X114Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.734 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.734    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X114Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.848 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.848    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X114Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.962 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.962    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X114Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.076 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X114Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X114Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.524 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.524    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X114Y80        FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.720     8.250    u_confreg/timer_clk
    SLICE_X114Y80        FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.395     7.855    
                         clock uncertainty           -0.077     7.778    
    SLICE_X114Y80        FDRE (Setup_fdre_C_D)        0.062     7.840    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 1.899ns (52.446%)  route 1.722ns (47.554%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 8.250 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.118ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.850    -2.118    u_confreg/timer_clk
    SLICE_X115Y82        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.662 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.722     0.060    u_confreg/write_timer_begin_r3
    SLICE_X114Y75        LUT4 (Prop_lut4_I1_O)        0.124     0.184 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.184    u_confreg/timer[0]_i_5_n_0
    SLICE_X114Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.734 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.734    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X114Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.848 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.848    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X114Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.962 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.962    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X114Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.076 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X114Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X114Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.503 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.503    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X114Y80        FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.720     8.250    u_confreg/timer_clk
    SLICE_X114Y80        FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.395     7.855    
                         clock uncertainty           -0.077     7.778    
    SLICE_X114Y80        FDRE (Setup_fdre_C_D)        0.062     7.840    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                          -1.503    
  -------------------------------------------------------------------
                         slack                                  6.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.653    -0.466    u_confreg/timer_clk
    SLICE_X118Y82        FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  u_confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.102    -0.224    u_confreg/conf_wdata_r1[30]
    SLICE_X117Y82        FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.926    -0.225    u_confreg/timer_clk
    SLICE_X117Y82        FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism             -0.227    -0.452    
    SLICE_X117Y82        FDRE (Hold_fdre_C_D)         0.075    -0.377    u_confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.649    -0.470    u_confreg/timer_clk
    SLICE_X116Y78        FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y78        FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  u_confreg/conf_wdata_r1_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.250    u_confreg/conf_wdata_r1[22]
    SLICE_X116Y78        FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.922    -0.229    u_confreg/timer_clk
    SLICE_X116Y78        FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/C
                         clock pessimism             -0.241    -0.470    
    SLICE_X116Y78        FDRE (Hold_fdre_C_D)         0.064    -0.406    u_confreg/conf_wdata_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.649    -0.470    u_confreg/timer_clk
    SLICE_X116Y78        FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y78        FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  u_confreg/conf_wdata_r1_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.250    u_confreg/conf_wdata_r1[9]
    SLICE_X116Y78        FDRE                                         r  u_confreg/conf_wdata_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.922    -0.229    u_confreg/timer_clk
    SLICE_X116Y78        FDRE                                         r  u_confreg/conf_wdata_r2_reg[9]/C
                         clock pessimism             -0.241    -0.470    
    SLICE_X116Y78        FDRE (Hold_fdre_C_D)         0.064    -0.406    u_confreg/conf_wdata_r2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.821%)  route 0.103ns (42.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.653    -0.466    u_confreg/timer_clk
    SLICE_X118Y82        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.103    -0.222    u_confreg/conf_wdata_r1[31]
    SLICE_X117Y82        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.926    -0.225    u_confreg/timer_clk
    SLICE_X117Y82        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.227    -0.452    
    SLICE_X117Y82        FDRE (Hold_fdre_C_D)         0.071    -0.381    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.649    -0.470    u_confreg/timer_clk
    SLICE_X116Y78        FDRE                                         r  u_confreg/conf_wdata_r1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y78        FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  u_confreg/conf_wdata_r1_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.250    u_confreg/conf_wdata_r1[10]
    SLICE_X116Y78        FDRE                                         r  u_confreg/conf_wdata_r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.922    -0.229    u_confreg/timer_clk
    SLICE_X116Y78        FDRE                                         r  u_confreg/conf_wdata_r2_reg[10]/C
                         clock pessimism             -0.241    -0.470    
    SLICE_X116Y78        FDRE (Hold_fdre_C_D)         0.060    -0.410    u_confreg/conf_wdata_r2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.649    -0.470    u_confreg/timer_clk
    SLICE_X116Y78        FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y78        FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  u_confreg/conf_wdata_r1_reg[19]/Q
                         net (fo=1, routed)           0.056    -0.250    u_confreg/conf_wdata_r1[19]
    SLICE_X116Y78        FDRE                                         r  u_confreg/conf_wdata_r2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.922    -0.229    u_confreg/timer_clk
    SLICE_X116Y78        FDRE                                         r  u_confreg/conf_wdata_r2_reg[19]/C
                         clock pessimism             -0.241    -0.470    
    SLICE_X116Y78        FDRE (Hold_fdre_C_D)         0.053    -0.417    u_confreg/conf_wdata_r2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.648    -0.471    u_confreg/timer_clk
    SLICE_X115Y77        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  u_confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.220    u_confreg/conf_wdata_r1[8]
    SLICE_X115Y77        FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.920    -0.231    u_confreg/timer_clk
    SLICE_X115Y77        FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.240    -0.471    
    SLICE_X115Y77        FDRE (Hold_fdre_C_D)         0.072    -0.399    u_confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.646    -0.473    u_confreg/timer_clk
    SLICE_X115Y73        FDRE                                         r  u_confreg/conf_wdata_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y73        FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  u_confreg/conf_wdata_r1_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.222    u_confreg/conf_wdata_r1[2]
    SLICE_X115Y73        FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.918    -0.233    u_confreg/timer_clk
    SLICE_X115Y73        FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/C
                         clock pessimism             -0.240    -0.473    
    SLICE_X115Y73        FDRE (Hold_fdre_C_D)         0.072    -0.401    u_confreg/conf_wdata_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.645    -0.474    u_confreg/timer_clk
    SLICE_X115Y75        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.223    u_confreg/conf_wdata_r1[7]
    SLICE_X115Y75        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.917    -0.234    u_confreg/timer_clk
    SLICE_X115Y75        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.240    -0.474    
    SLICE_X115Y75        FDRE (Hold_fdre_C_D)         0.072    -0.402    u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.653    -0.466    u_confreg/timer_clk
    SLICE_X117Y82        FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  u_confreg/conf_wdata_r1_reg[28]/Q
                         net (fo=1, routed)           0.110    -0.215    u_confreg/conf_wdata_r1[28]
    SLICE_X117Y82        FDRE                                         r  u_confreg/conf_wdata_r2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.926    -0.225    u_confreg/timer_clk
    SLICE_X117Y82        FDRE                                         r  u_confreg/conf_wdata_r2_reg[28]/C
                         clock pessimism             -0.241    -0.466    
    SLICE_X117Y82        FDRE (Hold_fdre_C_D)         0.072    -0.394    u_confreg/conf_wdata_r2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X115Y75   u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X116Y78   u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X115Y77   u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X120Y77   u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X118Y78   u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X120Y77   u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X120Y77   u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X117Y79   u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X115Y73   u_confreg/conf_wdata_r1_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X115Y73   u_confreg/conf_wdata_r1_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X116Y74   u_confreg/conf_wdata_r1_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X116Y74   u_confreg/conf_wdata_r1_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y74   u_confreg/conf_wdata_r1_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y74   u_confreg/conf_wdata_r1_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y74   u_confreg/conf_wdata_r1_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y74   u_confreg/conf_wdata_r1_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X115Y73   u_confreg/conf_wdata_r2_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X115Y73   u_confreg/conf_wdata_r2_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X115Y75   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X116Y78   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X115Y77   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y77   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X118Y78   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y77   u_confreg/conf_wdata_r1_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y77   u_confreg/conf_wdata_r1_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X117Y79   u_confreg/conf_wdata_r1_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X118Y78   u_confreg/conf_wdata_r1_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X118Y79   u_confreg/conf_wdata_r1_reg[18]/C



