<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 374</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page374-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce374.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">10-12&#160;Vol. 3A</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER&#160;(APIC)</p>
<p style="position:absolute;top:98px;left:68px;white-space:nowrap" class="ft02">10.5.1&#160;</p>
<p style="position:absolute;top:98px;left:148px;white-space:nowrap" class="ft02">Local Vector Table</p>
<p style="position:absolute;top:129px;left:68px;white-space:nowrap" class="ft06">The&#160;local vector table&#160;(LVT) allows software&#160;to specify&#160;the&#160;manner&#160;in which&#160;the local&#160;interrupts are&#160;delivered to the&#160;<br/>processor core.&#160;It consists&#160;of&#160;the following 32-bit APIC&#160;registers (see<a href="o_fe12b1e2a880e0ce-375.html">&#160;Figure&#160;10-8),</a>&#160;one&#160;for&#160;each&#160;local interrupt:</p>
<p style="position:absolute;top:167px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:168px;left:93px;white-space:nowrap" class="ft06"><b>LVT CMCI Register&#160;(FEE0&#160;02F0H)</b>&#160;—&#160;Specifies interrupt&#160;delivery when&#160;an&#160;overflow&#160;condition of corrected&#160;<br/>machine check error&#160;count reaching&#160;a threshold&#160;value&#160;occurred in a machine check bank&#160;supporting CMCI (see&#160;<br/><a href="o_fe12b1e2a880e0ce-519.html">Section 15.5.1, “CMCI Local&#160;APIC&#160;Interface”).</a></p>
<p style="position:absolute;top:223px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:223px;left:93px;white-space:nowrap" class="ft06"><b>LVT Timer Register&#160;(FEE0&#160;0320H)</b>&#160;— Specifies interrupt&#160;delivery when&#160;the&#160;APIC timer signals&#160;an interrupt&#160;<br/>(see<a href="o_fe12b1e2a880e0ce-378.html">&#160;Section 10.5.4, “APIC&#160;Timer”)</a>.</p>
<p style="position:absolute;top:271px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:271px;left:93px;white-space:nowrap" class="ft06"><b>LVT Thermal Monitor&#160;Register&#160;(FEE0&#160;0330H)</b>&#160;—&#160;Specifies interrupt delivery when the&#160;thermal sensor&#160;<br/>generates&#160;<a href="o_fe12b1e2a880e0ce-486.html">an interrupt (see Section&#160;14.7.2,&#160;“Thermal Monitor”</a>). This LVT entry is implementation specific,&#160;not&#160;<br/>architectural. If implemented, it&#160;will&#160;always be&#160;at base&#160;address&#160;FEE0&#160;0330H.</p>
<p style="position:absolute;top:326px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:327px;left:93px;white-space:nowrap" class="ft06"><b>LVT Performance Counter Register&#160;(FEE0&#160;0340H)</b>&#160;—&#160;Specifies interrupt&#160;delivery when a&#160;performance&#160;<br/>counter generates&#160;an interrupt&#160;on ov<a href="o_fe12b1e2a880e0ce-731.html">erflow (see Section&#160;18.15.5.8,&#160;“Generating&#160;an Interrupt&#160;on Overflow”).&#160;<br/></a>This LVT entry is implementation specific, not architectural.&#160;If&#160;implemented,&#160;it&#160;is&#160;not&#160;guaranteed&#160;to&#160;be&#160;at&#160;base&#160;<br/>address FEE0 0340H.</p>
<p style="position:absolute;top:398px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:399px;left:93px;white-space:nowrap" class="ft06"><b>LVT LINT0 Register&#160;(FEE0 0350H)</b>&#160;—&#160;Specifies&#160;interrupt delivery when an interrupt is&#160;signaled at&#160;the&#160;LINT0&#160;<br/>pin.</p>
<p style="position:absolute;top:437px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:438px;left:93px;white-space:nowrap" class="ft06"><b>LVT LINT1 Register&#160;(FEE0 0360H)</b>&#160;—&#160;Specifies&#160;interrupt delivery when an interrupt is&#160;signaled at&#160;the&#160;LINT1&#160;<br/>pin.</p>
<p style="position:absolute;top:476px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:477px;left:93px;white-space:nowrap" class="ft06"><b>LVT Error Register&#160;(FEE0 0370H)</b>&#160;— Specifies&#160;interrupt delivery&#160;when&#160;the APIC detects&#160;an internal error&#160;<br/><a href="o_fe12b1e2a880e0ce-376.html">(see Section 10.5.3, “Error Handling”).</a></p>
<p style="position:absolute;top:517px;left:68px;white-space:nowrap" class="ft08">The&#160;LVT performance&#160;counter register and its&#160;associated&#160;interrupt&#160;were&#160;introduced in the&#160;P6&#160;processors and&#160;are&#160;<br/>also present in&#160;the&#160;Pentium&#160;4 and&#160;Intel&#160;Xeon processors.&#160;The LVT&#160;thermal monitor&#160;register&#160;and&#160;its associated inter-<br/>rupt&#160;were introduced&#160;in&#160;the Pentium 4 and&#160;Intel Xeon processors. The&#160;LVT CMCI register&#160;and its&#160;associated inter-<br/>rupt were&#160;introduced&#160;in the&#160;Intel&#160;Xeon 5500&#160;processors.<br/>As&#160;<a href="o_fe12b1e2a880e0ce-375.html">shown in&#160;Figures&#160;10-8,</a>&#160;some&#160;of these&#160;fields&#160;and&#160;flags&#160;are not&#160;available (and reserved)&#160;for some&#160;entries.<br/>The setup information&#160;that&#160;can be specified&#160;in&#160;the&#160;registers of the&#160;LVT&#160;table&#160;is as&#160;follows:<br/><b>Vector</b></p>
<p style="position:absolute;top:636px;left:206px;white-space:nowrap" class="ft03">Interrupt vector number.</p>
<p style="position:absolute;top:657px;left:68px;white-space:nowrap" class="ft05"><b>Delivery Mode</b></p>
<p style="position:absolute;top:657px;left:206px;white-space:nowrap" class="ft03">Specifies&#160;the type of interrupt to be&#160;sent to&#160;the&#160;processor.&#160;Some delivery&#160;modes will&#160;only&#160;</p>
<p style="position:absolute;top:673px;left:205px;white-space:nowrap" class="ft06">operate&#160;as intended&#160;when&#160;used in&#160;conjunction with a&#160;specific&#160;trigger mode. The allowable&#160;<br/>delivery modes&#160;are as&#160;follows:</p>
<p style="position:absolute;top:714px;left:230px;white-space:nowrap" class="ft05"><b>000 (Fixed)</b></p>
<p style="position:absolute;top:714px;left:338px;white-space:nowrap" class="ft03">Delivers the&#160;interrupt&#160;specified in&#160;the vector field.</p>
<p style="position:absolute;top:738px;left:230px;white-space:nowrap" class="ft05"><b>010 (SMI)</b></p>
<p style="position:absolute;top:738px;left:338px;white-space:nowrap" class="ft06">Delivers&#160;an&#160;SMI interrupt to the processor core through&#160;the processor’s lo-<br/>cal SMI signal&#160;path.&#160;When&#160;using this&#160;delivery mode,&#160;the vector field&#160;should&#160;<br/>be&#160;set to&#160;00H for future compatibility.</p>
<p style="position:absolute;top:795px;left:230px;white-space:nowrap" class="ft05"><b>100 (NMI)</b></p>
<p style="position:absolute;top:795px;left:338px;white-space:nowrap" class="ft06">Delivers&#160;an NMI interrupt&#160;to the&#160;processor.&#160;The vector information&#160;is ig-<br/>nored.&#160;</p>
<p style="position:absolute;top:835px;left:230px;white-space:nowrap" class="ft05"><b>101 (INIT)</b></p>
<p style="position:absolute;top:835px;left:338px;white-space:nowrap" class="ft06">Delivers an&#160;INIT&#160;request to&#160;the processor&#160;core,&#160;which&#160;causes the processor&#160;<br/>to perform&#160;an INIT. When using&#160;this delivery mode, the vector&#160;field&#160;should&#160;<br/>be&#160;set to 00H&#160;for&#160;future compatibility.&#160;Not supported&#160;for the LVT&#160;CMCI&#160;reg-<br/>ister,&#160;the&#160;LVT thermal&#160;monitor register, or the&#160;LVT performance counter&#160;<br/>register.</p>
<p style="position:absolute;top:925px;left:230px;white-space:nowrap" class="ft05"><b>110</b></p>
<p style="position:absolute;top:925px;left:338px;white-space:nowrap" class="ft03">Reserved; not&#160;supported for any&#160;LVT register.</p>
<p style="position:absolute;top:949px;left:230px;white-space:nowrap" class="ft05"><b>111 (ExtINT)&#160;</b>Causes the&#160;processor&#160;to respond to&#160;the interrupt&#160;as if&#160;the interrupt origi-</p>
<p style="position:absolute;top:966px;left:338px;white-space:nowrap" class="ft06">nated in an externally&#160;connected&#160;(8259A-compatible) interrupt controller.&#160;<br/>A special&#160;INTA&#160;bus&#160;cycle corresponding to&#160;ExtINT, is&#160;routed&#160;to the&#160;external&#160;<br/>controller.&#160;The external&#160;controller is expected&#160;to supply the&#160;vector informa-<br/>tion. The APIC&#160;architecture&#160;supports&#160;only&#160;one ExtINT source&#160;in a&#160;system,&#160;<br/>usually contained in&#160;the compatibility bridge. Only one&#160;processor&#160;in&#160;the&#160;<br/>system should&#160;have an&#160;LVT entry configured to&#160;use the&#160;ExtINT delivery&#160;</p>
</div>
</body>
</html>
