Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Wed Nov  4 17:37:07 2020
| Host         : LAPTOP-J5R9FCMI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FPGA_Display_control_sets_placed.rpt
| Design       : FPGA_Display
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              87 |           22 |
| Yes          | No                    | No                     |              11 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+-----------------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal     |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------+-----------------------------+------------------+----------------+--------------+
|  cd225/I16     |                        |                             |                1 |              1 |         1.00 |
|  cd216/CLK     |                        |                             |                2 |              4 |         2.00 |
|  cd225/I16     | ex_rst/cnt_reg[3]_0[0] |                             |                2 |              4 |         2.00 |
|  cd216/CLK     | ex_rst/E[0]            |                             |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG |                        | cd216/cnt[15]_i_1_n_0       |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG |                        |                             |               12 |             18 |         1.50 |
|  clk_IBUF_BUFG |                        | cd225/cnt[24]_i_1__0_n_0    |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG |                        | ex_ret/cnt[24]_i_1_n_0      |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG |                        | ex_rst/not_rst_n_dp_op_OBUF |                6 |             24 |         4.00 |
+----------------+------------------------+-----------------------------+------------------+----------------+--------------+


