
STM32_CAN_HAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027a4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800292c  0800292c  0001292c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800295c  0800295c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800295c  0800295c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800295c  0800295c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800295c  0800295c  0001295c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002960  08002960  00012960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002964  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000090  2000000c  08002970  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000009c  08002970  0002009c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000062b5  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000011af  00000000  00000000  000262f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000558  00000000  00000000  000274a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000004c0  00000000  00000000  000279f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001bb9f  00000000  00000000  00027eb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005074  00000000  00000000  00043a57  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a6978  00000000  00000000  00048acb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ef443  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001440  00000000  00000000  000ef4c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002914 	.word	0x08002914

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002914 	.word	0x08002914

080001c8 <main>:
static void CAN_Filter_Init(void); //custom filter configuration
static void CAN_Start(void); //start can & notification
static void Send_CAN(uint32_t SID, uint32_t EID, uint32_t mDATA, uint32_t ID, uint32_t Dlen, uint8_t byte0, uint8_t byte1, uint8_t byte2, uint8_t byte3, uint8_t byte4, uint8_t byte5, uint8_t byte6, uint8_t byte7); //custom can send function

int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b08a      	sub	sp, #40	; 0x28
 80001cc:	af0a      	add	r7, sp, #40	; 0x28
  HAL_Init();
 80001ce:	f000 fa35 	bl	800063c <HAL_Init>
  SystemClock_Config();
 80001d2:	f000 f826 	bl	8000222 <SystemClock_Config>
  MX_GPIO_Init();
 80001d6:	f000 f89f 	bl	8000318 <MX_GPIO_Init>
  MX_CAN_Init();
 80001da:	f000 f867 	bl	80002ac <MX_CAN_Init>

  CAN_Filter_Init();
 80001de:	f000 f8bf 	bl	8000360 <CAN_Filter_Init>
  CAN_Start();
 80001e2:	f000 f8dd 	bl	80003a0 <CAN_Start>

  while (1)
  {
	Send_CAN(0x321, 0x00, CAN_RTR_DATA, CAN_ID_STD, 8, 0xAA, 0xAB, 0xAC, 0xAD, 0xAE, 0xAF, 0xA0, 0xA1);
 80001e6:	23a1      	movs	r3, #161	; 0xa1
 80001e8:	9308      	str	r3, [sp, #32]
 80001ea:	23a0      	movs	r3, #160	; 0xa0
 80001ec:	9307      	str	r3, [sp, #28]
 80001ee:	23af      	movs	r3, #175	; 0xaf
 80001f0:	9306      	str	r3, [sp, #24]
 80001f2:	23ae      	movs	r3, #174	; 0xae
 80001f4:	9305      	str	r3, [sp, #20]
 80001f6:	23ad      	movs	r3, #173	; 0xad
 80001f8:	9304      	str	r3, [sp, #16]
 80001fa:	23ac      	movs	r3, #172	; 0xac
 80001fc:	9303      	str	r3, [sp, #12]
 80001fe:	23ab      	movs	r3, #171	; 0xab
 8000200:	9302      	str	r3, [sp, #8]
 8000202:	23aa      	movs	r3, #170	; 0xaa
 8000204:	9301      	str	r3, [sp, #4]
 8000206:	2308      	movs	r3, #8
 8000208:	9300      	str	r3, [sp, #0]
 800020a:	2300      	movs	r3, #0
 800020c:	2200      	movs	r2, #0
 800020e:	2100      	movs	r1, #0
 8000210:	f240 3021 	movw	r0, #801	; 0x321
 8000214:	f000 f8d2 	bl	80003bc <Send_CAN>

	HAL_Delay(1000);
 8000218:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800021c:	f000 fa74 	bl	8000708 <HAL_Delay>
	Send_CAN(0x321, 0x00, CAN_RTR_DATA, CAN_ID_STD, 8, 0xAA, 0xAB, 0xAC, 0xAD, 0xAE, 0xAF, 0xA0, 0xA1);
 8000220:	e7e1      	b.n	80001e6 <main+0x1e>

08000222 <SystemClock_Config>:
  }
}

void SystemClock_Config(void)
{
 8000222:	b580      	push	{r7, lr}
 8000224:	b090      	sub	sp, #64	; 0x40
 8000226:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000228:	f107 0318 	add.w	r3, r7, #24
 800022c:	2228      	movs	r2, #40	; 0x28
 800022e:	2100      	movs	r1, #0
 8000230:	4618      	mov	r0, r3
 8000232:	f002 fb67 	bl	8002904 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000236:	1d3b      	adds	r3, r7, #4
 8000238:	2200      	movs	r2, #0
 800023a:	601a      	str	r2, [r3, #0]
 800023c:	605a      	str	r2, [r3, #4]
 800023e:	609a      	str	r2, [r3, #8]
 8000240:	60da      	str	r2, [r3, #12]
 8000242:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000244:	2301      	movs	r3, #1
 8000246:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000248:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800024c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800024e:	2300      	movs	r3, #0
 8000250:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000252:	2301      	movs	r3, #1
 8000254:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000256:	2302      	movs	r3, #2
 8000258:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800025a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800025e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000260:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000264:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000266:	f107 0318 	add.w	r3, r7, #24
 800026a:	4618      	mov	r0, r3
 800026c:	f001 fa38 	bl	80016e0 <HAL_RCC_OscConfig>
 8000270:	4603      	mov	r3, r0
 8000272:	2b00      	cmp	r3, #0
 8000274:	d001      	beq.n	800027a <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000276:	f000 f8eb 	bl	8000450 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 800027a:	230f      	movs	r3, #15
 800027c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800027e:	2302      	movs	r3, #2
 8000280:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000282:	2300      	movs	r3, #0
 8000284:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000286:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800028a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800028c:	2300      	movs	r3, #0
 800028e:	617b      	str	r3, [r7, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000290:	1d3b      	adds	r3, r7, #4
 8000292:	2102      	movs	r1, #2
 8000294:	4618      	mov	r0, r3
 8000296:	f002 f92b 	bl	80024f0 <HAL_RCC_ClockConfig>
 800029a:	4603      	mov	r3, r0
 800029c:	2b00      	cmp	r3, #0
 800029e:	d001      	beq.n	80002a4 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002a0:	f000 f8d6 	bl	8000450 <Error_Handler>
  }
}
 80002a4:	bf00      	nop
 80002a6:	3740      	adds	r7, #64	; 0x40
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}

080002ac <MX_CAN_Init>:

static void MX_CAN_Init(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
  hcan.Instance = CAN; //Speed 125kb\s
 80002b0:	4b17      	ldr	r3, [pc, #92]	; (8000310 <MX_CAN_Init+0x64>)
 80002b2:	4a18      	ldr	r2, [pc, #96]	; (8000314 <MX_CAN_Init+0x68>)
 80002b4:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 24;
 80002b6:	4b16      	ldr	r3, [pc, #88]	; (8000310 <MX_CAN_Init+0x64>)
 80002b8:	2218      	movs	r2, #24
 80002ba:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80002bc:	4b14      	ldr	r3, [pc, #80]	; (8000310 <MX_CAN_Init+0x64>)
 80002be:	2200      	movs	r2, #0
 80002c0:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80002c2:	4b13      	ldr	r3, [pc, #76]	; (8000310 <MX_CAN_Init+0x64>)
 80002c4:	2200      	movs	r2, #0
 80002c6:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_8TQ;
 80002c8:	4b11      	ldr	r3, [pc, #68]	; (8000310 <MX_CAN_Init+0x64>)
 80002ca:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 80002ce:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 80002d0:	4b0f      	ldr	r3, [pc, #60]	; (8000310 <MX_CAN_Init+0x64>)
 80002d2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80002d6:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80002d8:	4b0d      	ldr	r3, [pc, #52]	; (8000310 <MX_CAN_Init+0x64>)
 80002da:	2200      	movs	r2, #0
 80002dc:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 80002de:	4b0c      	ldr	r3, [pc, #48]	; (8000310 <MX_CAN_Init+0x64>)
 80002e0:	2201      	movs	r2, #1
 80002e2:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 80002e4:	4b0a      	ldr	r3, [pc, #40]	; (8000310 <MX_CAN_Init+0x64>)
 80002e6:	2201      	movs	r2, #1
 80002e8:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80002ea:	4b09      	ldr	r3, [pc, #36]	; (8000310 <MX_CAN_Init+0x64>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80002f0:	4b07      	ldr	r3, [pc, #28]	; (8000310 <MX_CAN_Init+0x64>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = ENABLE;
 80002f6:	4b06      	ldr	r3, [pc, #24]	; (8000310 <MX_CAN_Init+0x64>)
 80002f8:	2201      	movs	r2, #1
 80002fa:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80002fc:	4804      	ldr	r0, [pc, #16]	; (8000310 <MX_CAN_Init+0x64>)
 80002fe:	f000 fa25 	bl	800074c <HAL_CAN_Init>
 8000302:	4603      	mov	r3, r0
 8000304:	2b00      	cmp	r3, #0
 8000306:	d001      	beq.n	800030c <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000308:	f000 f8a2 	bl	8000450 <Error_Handler>
  }
}
 800030c:	bf00      	nop
 800030e:	bd80      	pop	{r7, pc}
 8000310:	20000028 	.word	0x20000028
 8000314:	40006400 	.word	0x40006400

08000318 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8000318:	b480      	push	{r7}
 800031a:	b083      	sub	sp, #12
 800031c:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800031e:	4b0f      	ldr	r3, [pc, #60]	; (800035c <MX_GPIO_Init+0x44>)
 8000320:	695b      	ldr	r3, [r3, #20]
 8000322:	4a0e      	ldr	r2, [pc, #56]	; (800035c <MX_GPIO_Init+0x44>)
 8000324:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000328:	6153      	str	r3, [r2, #20]
 800032a:	4b0c      	ldr	r3, [pc, #48]	; (800035c <MX_GPIO_Init+0x44>)
 800032c:	695b      	ldr	r3, [r3, #20]
 800032e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000332:	607b      	str	r3, [r7, #4]
 8000334:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000336:	4b09      	ldr	r3, [pc, #36]	; (800035c <MX_GPIO_Init+0x44>)
 8000338:	695b      	ldr	r3, [r3, #20]
 800033a:	4a08      	ldr	r2, [pc, #32]	; (800035c <MX_GPIO_Init+0x44>)
 800033c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000340:	6153      	str	r3, [r2, #20]
 8000342:	4b06      	ldr	r3, [pc, #24]	; (800035c <MX_GPIO_Init+0x44>)
 8000344:	695b      	ldr	r3, [r3, #20]
 8000346:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800034a:	603b      	str	r3, [r7, #0]
 800034c:	683b      	ldr	r3, [r7, #0]
}
 800034e:	bf00      	nop
 8000350:	370c      	adds	r7, #12
 8000352:	46bd      	mov	sp, r7
 8000354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000358:	4770      	bx	lr
 800035a:	bf00      	nop
 800035c:	40021000 	.word	0x40021000

08000360 <CAN_Filter_Init>:

static void CAN_Filter_Init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b08a      	sub	sp, #40	; 0x28
 8000364:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef	CAN_Filter;

	CAN_Filter.FilterBank = 0;
 8000366:	2300      	movs	r3, #0
 8000368:	617b      	str	r3, [r7, #20]
	CAN_Filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800036a:	2300      	movs	r3, #0
 800036c:	613b      	str	r3, [r7, #16]
	CAN_Filter.FilterActivation = CAN_FILTER_ENABLE;
 800036e:	2301      	movs	r3, #1
 8000370:	623b      	str	r3, [r7, #32]
	CAN_Filter.FilterMode = CAN_FILTERSCALE_32BIT;
 8000372:	2301      	movs	r3, #1
 8000374:	61bb      	str	r3, [r7, #24]
	CAN_Filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8000376:	2300      	movs	r3, #0
 8000378:	61bb      	str	r3, [r7, #24]
	CAN_Filter.FilterIdHigh = 0x0000;
 800037a:	2300      	movs	r3, #0
 800037c:	603b      	str	r3, [r7, #0]
	CAN_Filter.FilterIdLow = 0x0000;
 800037e:	2300      	movs	r3, #0
 8000380:	607b      	str	r3, [r7, #4]
	CAN_Filter.FilterMaskIdHigh = 0x0000;
 8000382:	2300      	movs	r3, #0
 8000384:	60bb      	str	r3, [r7, #8]
	CAN_Filter.FilterMaskIdLow = 0x0000;
 8000386:	2300      	movs	r3, #0
 8000388:	60fb      	str	r3, [r7, #12]
	HAL_CAN_ConfigFilter(&hcan, &CAN_Filter);
 800038a:	463b      	mov	r3, r7
 800038c:	4619      	mov	r1, r3
 800038e:	4803      	ldr	r0, [pc, #12]	; (800039c <CAN_Filter_Init+0x3c>)
 8000390:	f000 fad7 	bl	8000942 <HAL_CAN_ConfigFilter>
}
 8000394:	bf00      	nop
 8000396:	3728      	adds	r7, #40	; 0x28
 8000398:	46bd      	mov	sp, r7
 800039a:	bd80      	pop	{r7, pc}
 800039c:	20000028 	.word	0x20000028

080003a0 <CAN_Start>:

static void CAN_Start(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	af00      	add	r7, sp, #0
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_TX_MAILBOX_EMPTY | CAN_IT_RX_FIFO0_MSG_PENDING);
 80003a4:	2103      	movs	r1, #3
 80003a6:	4804      	ldr	r0, [pc, #16]	; (80003b8 <CAN_Start+0x18>)
 80003a8:	f000 fcb4 	bl	8000d14 <HAL_CAN_ActivateNotification>
	HAL_CAN_Start(&hcan);
 80003ac:	4802      	ldr	r0, [pc, #8]	; (80003b8 <CAN_Start+0x18>)
 80003ae:	f000 fb92 	bl	8000ad6 <HAL_CAN_Start>
}
 80003b2:	bf00      	nop
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	20000028 	.word	0x20000028

080003bc <Send_CAN>:

static void Send_CAN(uint32_t SID, uint32_t EID, uint32_t mDATA, uint32_t ID, uint32_t Dlen, uint8_t byte0, uint8_t byte1, uint8_t byte2, uint8_t byte3, uint8_t byte4, uint8_t byte5, uint8_t byte6, uint8_t byte7)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b084      	sub	sp, #16
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	60f8      	str	r0, [r7, #12]
 80003c4:	60b9      	str	r1, [r7, #8]
 80003c6:	607a      	str	r2, [r7, #4]
 80003c8:	603b      	str	r3, [r7, #0]
	TxHeader.StdId = SID;
 80003ca:	4a1d      	ldr	r2, [pc, #116]	; (8000440 <Send_CAN+0x84>)
 80003cc:	68fb      	ldr	r3, [r7, #12]
 80003ce:	6013      	str	r3, [r2, #0]
	TxHeader.ExtId = EID;
 80003d0:	4a1b      	ldr	r2, [pc, #108]	; (8000440 <Send_CAN+0x84>)
 80003d2:	68bb      	ldr	r3, [r7, #8]
 80003d4:	6053      	str	r3, [r2, #4]
	TxHeader.RTR = mDATA;
 80003d6:	4a1a      	ldr	r2, [pc, #104]	; (8000440 <Send_CAN+0x84>)
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	60d3      	str	r3, [r2, #12]
	TxHeader.IDE = ID;
 80003dc:	4a18      	ldr	r2, [pc, #96]	; (8000440 <Send_CAN+0x84>)
 80003de:	683b      	ldr	r3, [r7, #0]
 80003e0:	6093      	str	r3, [r2, #8]
	TxHeader.DLC = Dlen;
 80003e2:	4a17      	ldr	r2, [pc, #92]	; (8000440 <Send_CAN+0x84>)
 80003e4:	69bb      	ldr	r3, [r7, #24]
 80003e6:	6113      	str	r3, [r2, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 80003e8:	4b15      	ldr	r3, [pc, #84]	; (8000440 <Send_CAN+0x84>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	751a      	strb	r2, [r3, #20]

	TxData[0] = byte0;
 80003ee:	4a15      	ldr	r2, [pc, #84]	; (8000444 <Send_CAN+0x88>)
 80003f0:	7f3b      	ldrb	r3, [r7, #28]
 80003f2:	7013      	strb	r3, [r2, #0]
	TxData[1] = byte1;
 80003f4:	4a13      	ldr	r2, [pc, #76]	; (8000444 <Send_CAN+0x88>)
 80003f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80003fa:	7053      	strb	r3, [r2, #1]
	TxData[2] = byte2;
 80003fc:	4a11      	ldr	r2, [pc, #68]	; (8000444 <Send_CAN+0x88>)
 80003fe:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000402:	7093      	strb	r3, [r2, #2]
	TxData[3] = byte3;
 8000404:	4a0f      	ldr	r2, [pc, #60]	; (8000444 <Send_CAN+0x88>)
 8000406:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800040a:	70d3      	strb	r3, [r2, #3]
	TxData[4] = byte4;
 800040c:	4a0d      	ldr	r2, [pc, #52]	; (8000444 <Send_CAN+0x88>)
 800040e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000412:	7113      	strb	r3, [r2, #4]
	TxData[5] = byte5;
 8000414:	4a0b      	ldr	r2, [pc, #44]	; (8000444 <Send_CAN+0x88>)
 8000416:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800041a:	7153      	strb	r3, [r2, #5]
	TxData[6] = byte6;
 800041c:	4a09      	ldr	r2, [pc, #36]	; (8000444 <Send_CAN+0x88>)
 800041e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000422:	7193      	strb	r3, [r2, #6]
	TxData[7] = byte7;
 8000424:	4a07      	ldr	r2, [pc, #28]	; (8000444 <Send_CAN+0x88>)
 8000426:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800042a:	71d3      	strb	r3, [r2, #7]

	HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);
 800042c:	4b06      	ldr	r3, [pc, #24]	; (8000448 <Send_CAN+0x8c>)
 800042e:	4a05      	ldr	r2, [pc, #20]	; (8000444 <Send_CAN+0x88>)
 8000430:	4903      	ldr	r1, [pc, #12]	; (8000440 <Send_CAN+0x84>)
 8000432:	4806      	ldr	r0, [pc, #24]	; (800044c <Send_CAN+0x90>)
 8000434:	f000 fb93 	bl	8000b5e <HAL_CAN_AddTxMessage>
}
 8000438:	bf00      	nop
 800043a:	3710      	adds	r7, #16
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}
 8000440:	20000064 	.word	0x20000064
 8000444:	20000050 	.word	0x20000050
 8000448:	20000058 	.word	0x20000058
 800044c:	20000028 	.word	0x20000028

08000450 <Error_Handler>:

void Error_Handler(void)
{
 8000450:	b480      	push	{r7}
 8000452:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000454:	b672      	cpsid	i
  __disable_irq();
  while (1)
 8000456:	e7fe      	b.n	8000456 <Error_Handler+0x6>

08000458 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000458:	b480      	push	{r7}
 800045a:	b083      	sub	sp, #12
 800045c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800045e:	4b0f      	ldr	r3, [pc, #60]	; (800049c <HAL_MspInit+0x44>)
 8000460:	699b      	ldr	r3, [r3, #24]
 8000462:	4a0e      	ldr	r2, [pc, #56]	; (800049c <HAL_MspInit+0x44>)
 8000464:	f043 0301 	orr.w	r3, r3, #1
 8000468:	6193      	str	r3, [r2, #24]
 800046a:	4b0c      	ldr	r3, [pc, #48]	; (800049c <HAL_MspInit+0x44>)
 800046c:	699b      	ldr	r3, [r3, #24]
 800046e:	f003 0301 	and.w	r3, r3, #1
 8000472:	607b      	str	r3, [r7, #4]
 8000474:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000476:	4b09      	ldr	r3, [pc, #36]	; (800049c <HAL_MspInit+0x44>)
 8000478:	69db      	ldr	r3, [r3, #28]
 800047a:	4a08      	ldr	r2, [pc, #32]	; (800049c <HAL_MspInit+0x44>)
 800047c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000480:	61d3      	str	r3, [r2, #28]
 8000482:	4b06      	ldr	r3, [pc, #24]	; (800049c <HAL_MspInit+0x44>)
 8000484:	69db      	ldr	r3, [r3, #28]
 8000486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800048a:	603b      	str	r3, [r7, #0]
 800048c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800048e:	bf00      	nop
 8000490:	370c      	adds	r7, #12
 8000492:	46bd      	mov	sp, r7
 8000494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000498:	4770      	bx	lr
 800049a:	bf00      	nop
 800049c:	40021000 	.word	0x40021000

080004a0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b08a      	sub	sp, #40	; 0x28
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004a8:	f107 0314 	add.w	r3, r7, #20
 80004ac:	2200      	movs	r2, #0
 80004ae:	601a      	str	r2, [r3, #0]
 80004b0:	605a      	str	r2, [r3, #4]
 80004b2:	609a      	str	r2, [r3, #8]
 80004b4:	60da      	str	r2, [r3, #12]
 80004b6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	4a1f      	ldr	r2, [pc, #124]	; (800053c <HAL_CAN_MspInit+0x9c>)
 80004be:	4293      	cmp	r3, r2
 80004c0:	d137      	bne.n	8000532 <HAL_CAN_MspInit+0x92>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80004c2:	4b1f      	ldr	r3, [pc, #124]	; (8000540 <HAL_CAN_MspInit+0xa0>)
 80004c4:	69db      	ldr	r3, [r3, #28]
 80004c6:	4a1e      	ldr	r2, [pc, #120]	; (8000540 <HAL_CAN_MspInit+0xa0>)
 80004c8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004cc:	61d3      	str	r3, [r2, #28]
 80004ce:	4b1c      	ldr	r3, [pc, #112]	; (8000540 <HAL_CAN_MspInit+0xa0>)
 80004d0:	69db      	ldr	r3, [r3, #28]
 80004d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80004d6:	613b      	str	r3, [r7, #16]
 80004d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80004da:	4b19      	ldr	r3, [pc, #100]	; (8000540 <HAL_CAN_MspInit+0xa0>)
 80004dc:	695b      	ldr	r3, [r3, #20]
 80004de:	4a18      	ldr	r2, [pc, #96]	; (8000540 <HAL_CAN_MspInit+0xa0>)
 80004e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80004e4:	6153      	str	r3, [r2, #20]
 80004e6:	4b16      	ldr	r3, [pc, #88]	; (8000540 <HAL_CAN_MspInit+0xa0>)
 80004e8:	695b      	ldr	r3, [r3, #20]
 80004ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80004ee:	60fb      	str	r3, [r7, #12]
 80004f0:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PD0     ------> CAN_RX
    PD1     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80004f2:	2303      	movs	r3, #3
 80004f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004f6:	2302      	movs	r3, #2
 80004f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004fa:	2300      	movs	r3, #0
 80004fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004fe:	2303      	movs	r3, #3
 8000500:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_CAN;
 8000502:	2307      	movs	r3, #7
 8000504:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000506:	f107 0314 	add.w	r3, r7, #20
 800050a:	4619      	mov	r1, r3
 800050c:	480d      	ldr	r0, [pc, #52]	; (8000544 <HAL_CAN_MspInit+0xa4>)
 800050e:	f000 ff6d 	bl	80013ec <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN_TX_IRQn, 2, 0);
 8000512:	2200      	movs	r2, #0
 8000514:	2102      	movs	r1, #2
 8000516:	2013      	movs	r0, #19
 8000518:	f000 ff31 	bl	800137e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN_TX_IRQn);
 800051c:	2013      	movs	r0, #19
 800051e:	f000 ff4a 	bl	80013b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 1, 0);
 8000522:	2200      	movs	r2, #0
 8000524:	2101      	movs	r1, #1
 8000526:	2014      	movs	r0, #20
 8000528:	f000 ff29 	bl	800137e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 800052c:	2014      	movs	r0, #20
 800052e:	f000 ff42 	bl	80013b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8000532:	bf00      	nop
 8000534:	3728      	adds	r7, #40	; 0x28
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}
 800053a:	bf00      	nop
 800053c:	40006400 	.word	0x40006400
 8000540:	40021000 	.word	0x40021000
 8000544:	48000c00 	.word	0x48000c00

08000548 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800054c:	e7fe      	b.n	800054c <NMI_Handler+0x4>

0800054e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800054e:	b480      	push	{r7}
 8000550:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000552:	e7fe      	b.n	8000552 <HardFault_Handler+0x4>

08000554 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000554:	b480      	push	{r7}
 8000556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000558:	e7fe      	b.n	8000558 <MemManage_Handler+0x4>

0800055a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800055a:	b480      	push	{r7}
 800055c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800055e:	e7fe      	b.n	800055e <BusFault_Handler+0x4>

08000560 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000564:	e7fe      	b.n	8000564 <UsageFault_Handler+0x4>

08000566 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000566:	b480      	push	{r7}
 8000568:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800056a:	bf00      	nop
 800056c:	46bd      	mov	sp, r7
 800056e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000572:	4770      	bx	lr

08000574 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000578:	bf00      	nop
 800057a:	46bd      	mov	sp, r7
 800057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000580:	4770      	bx	lr

08000582 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000582:	b480      	push	{r7}
 8000584:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000586:	bf00      	nop
 8000588:	46bd      	mov	sp, r7
 800058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058e:	4770      	bx	lr

08000590 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000594:	f000 f898 	bl	80006c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000598:	bf00      	nop
 800059a:	bd80      	pop	{r7, pc}

0800059c <USB_HP_CAN_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN_TX interrupts.
  */
void USB_HP_CAN_TX_IRQHandler(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80005a0:	4802      	ldr	r0, [pc, #8]	; (80005ac <USB_HP_CAN_TX_IRQHandler+0x10>)
 80005a2:	f000 fbdd 	bl	8000d60 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN_TX_IRQn 1 */
}
 80005a6:	bf00      	nop
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	20000028 	.word	0x20000028

080005b0 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80005b4:	4802      	ldr	r0, [pc, #8]	; (80005c0 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 80005b6:	f000 fbd3 	bl	8000d60 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 80005ba:	bf00      	nop
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	20000028 	.word	0x20000028

080005c4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80005c8:	4b06      	ldr	r3, [pc, #24]	; (80005e4 <SystemInit+0x20>)
 80005ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005ce:	4a05      	ldr	r2, [pc, #20]	; (80005e4 <SystemInit+0x20>)
 80005d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	e000ed00 	.word	0xe000ed00

080005e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000620 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005ec:	480d      	ldr	r0, [pc, #52]	; (8000624 <LoopForever+0x6>)
  ldr r1, =_edata
 80005ee:	490e      	ldr	r1, [pc, #56]	; (8000628 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005f0:	4a0e      	ldr	r2, [pc, #56]	; (800062c <LoopForever+0xe>)
  movs r3, #0
 80005f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005f4:	e002      	b.n	80005fc <LoopCopyDataInit>

080005f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005fa:	3304      	adds	r3, #4

080005fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000600:	d3f9      	bcc.n	80005f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000602:	4a0b      	ldr	r2, [pc, #44]	; (8000630 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000604:	4c0b      	ldr	r4, [pc, #44]	; (8000634 <LoopForever+0x16>)
  movs r3, #0
 8000606:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000608:	e001      	b.n	800060e <LoopFillZerobss>

0800060a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800060a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800060c:	3204      	adds	r2, #4

0800060e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800060e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000610:	d3fb      	bcc.n	800060a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000612:	f7ff ffd7 	bl	80005c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000616:	f002 f951 	bl	80028bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800061a:	f7ff fdd5 	bl	80001c8 <main>

0800061e <LoopForever>:

LoopForever:
    b LoopForever
 800061e:	e7fe      	b.n	800061e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000620:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000624:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000628:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800062c:	08002964 	.word	0x08002964
  ldr r2, =_sbss
 8000630:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000634:	2000009c 	.word	0x2000009c

08000638 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000638:	e7fe      	b.n	8000638 <ADC1_2_IRQHandler>
	...

0800063c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000640:	4b08      	ldr	r3, [pc, #32]	; (8000664 <HAL_Init+0x28>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a07      	ldr	r2, [pc, #28]	; (8000664 <HAL_Init+0x28>)
 8000646:	f043 0310 	orr.w	r3, r3, #16
 800064a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800064c:	2003      	movs	r0, #3
 800064e:	f000 fe8b 	bl	8001368 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000652:	2000      	movs	r0, #0
 8000654:	f000 f808 	bl	8000668 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000658:	f7ff fefe 	bl	8000458 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800065c:	2300      	movs	r3, #0
}
 800065e:	4618      	mov	r0, r3
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	40022000 	.word	0x40022000

08000668 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000670:	4b12      	ldr	r3, [pc, #72]	; (80006bc <HAL_InitTick+0x54>)
 8000672:	681a      	ldr	r2, [r3, #0]
 8000674:	4b12      	ldr	r3, [pc, #72]	; (80006c0 <HAL_InitTick+0x58>)
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	4619      	mov	r1, r3
 800067a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800067e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000682:	fbb2 f3f3 	udiv	r3, r2, r3
 8000686:	4618      	mov	r0, r3
 8000688:	f000 fea3 	bl	80013d2 <HAL_SYSTICK_Config>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000692:	2301      	movs	r3, #1
 8000694:	e00e      	b.n	80006b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	2b0f      	cmp	r3, #15
 800069a:	d80a      	bhi.n	80006b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800069c:	2200      	movs	r2, #0
 800069e:	6879      	ldr	r1, [r7, #4]
 80006a0:	f04f 30ff 	mov.w	r0, #4294967295
 80006a4:	f000 fe6b 	bl	800137e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006a8:	4a06      	ldr	r2, [pc, #24]	; (80006c4 <HAL_InitTick+0x5c>)
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80006ae:	2300      	movs	r3, #0
 80006b0:	e000      	b.n	80006b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006b2:	2301      	movs	r3, #1
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3708      	adds	r7, #8
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	20000000 	.word	0x20000000
 80006c0:	20000008 	.word	0x20000008
 80006c4:	20000004 	.word	0x20000004

080006c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006cc:	4b06      	ldr	r3, [pc, #24]	; (80006e8 <HAL_IncTick+0x20>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	461a      	mov	r2, r3
 80006d2:	4b06      	ldr	r3, [pc, #24]	; (80006ec <HAL_IncTick+0x24>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	4413      	add	r3, r2
 80006d8:	4a04      	ldr	r2, [pc, #16]	; (80006ec <HAL_IncTick+0x24>)
 80006da:	6013      	str	r3, [r2, #0]
}
 80006dc:	bf00      	nop
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	20000008 	.word	0x20000008
 80006ec:	20000098 	.word	0x20000098

080006f0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  return uwTick;  
 80006f4:	4b03      	ldr	r3, [pc, #12]	; (8000704 <HAL_GetTick+0x14>)
 80006f6:	681b      	ldr	r3, [r3, #0]
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	46bd      	mov	sp, r7
 80006fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000700:	4770      	bx	lr
 8000702:	bf00      	nop
 8000704:	20000098 	.word	0x20000098

08000708 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b084      	sub	sp, #16
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000710:	f7ff ffee 	bl	80006f0 <HAL_GetTick>
 8000714:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000720:	d005      	beq.n	800072e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000722:	4b09      	ldr	r3, [pc, #36]	; (8000748 <HAL_Delay+0x40>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	461a      	mov	r2, r3
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	4413      	add	r3, r2
 800072c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800072e:	bf00      	nop
 8000730:	f7ff ffde 	bl	80006f0 <HAL_GetTick>
 8000734:	4602      	mov	r2, r0
 8000736:	68bb      	ldr	r3, [r7, #8]
 8000738:	1ad3      	subs	r3, r2, r3
 800073a:	68fa      	ldr	r2, [r7, #12]
 800073c:	429a      	cmp	r2, r3
 800073e:	d8f7      	bhi.n	8000730 <HAL_Delay+0x28>
  {
  }
}
 8000740:	bf00      	nop
 8000742:	3710      	adds	r7, #16
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	20000008 	.word	0x20000008

0800074c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d101      	bne.n	800075e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800075a:	2301      	movs	r3, #1
 800075c:	e0ed      	b.n	800093a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000764:	b2db      	uxtb	r3, r3
 8000766:	2b00      	cmp	r3, #0
 8000768:	d102      	bne.n	8000770 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800076a:	6878      	ldr	r0, [r7, #4]
 800076c:	f7ff fe98 	bl	80004a0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	681a      	ldr	r2, [r3, #0]
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	f022 0202 	bic.w	r2, r2, #2
 800077e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000780:	f7ff ffb6 	bl	80006f0 <HAL_GetTick>
 8000784:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000786:	e012      	b.n	80007ae <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000788:	f7ff ffb2 	bl	80006f0 <HAL_GetTick>
 800078c:	4602      	mov	r2, r0
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	1ad3      	subs	r3, r2, r3
 8000792:	2b0a      	cmp	r3, #10
 8000794:	d90b      	bls.n	80007ae <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800079a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	2205      	movs	r2, #5
 80007a6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80007aa:	2301      	movs	r3, #1
 80007ac:	e0c5      	b.n	800093a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	685b      	ldr	r3, [r3, #4]
 80007b4:	f003 0302 	and.w	r3, r3, #2
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d1e5      	bne.n	8000788 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	681a      	ldr	r2, [r3, #0]
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	f042 0201 	orr.w	r2, r2, #1
 80007ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80007cc:	f7ff ff90 	bl	80006f0 <HAL_GetTick>
 80007d0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80007d2:	e012      	b.n	80007fa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80007d4:	f7ff ff8c 	bl	80006f0 <HAL_GetTick>
 80007d8:	4602      	mov	r2, r0
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	1ad3      	subs	r3, r2, r3
 80007de:	2b0a      	cmp	r3, #10
 80007e0:	d90b      	bls.n	80007fa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007e6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	2205      	movs	r2, #5
 80007f2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80007f6:	2301      	movs	r3, #1
 80007f8:	e09f      	b.n	800093a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	685b      	ldr	r3, [r3, #4]
 8000800:	f003 0301 	and.w	r3, r3, #1
 8000804:	2b00      	cmp	r3, #0
 8000806:	d0e5      	beq.n	80007d4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	7e1b      	ldrb	r3, [r3, #24]
 800080c:	2b01      	cmp	r3, #1
 800080e:	d108      	bne.n	8000822 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	681a      	ldr	r2, [r3, #0]
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800081e:	601a      	str	r2, [r3, #0]
 8000820:	e007      	b.n	8000832 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000830:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	7e5b      	ldrb	r3, [r3, #25]
 8000836:	2b01      	cmp	r3, #1
 8000838:	d108      	bne.n	800084c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	681a      	ldr	r2, [r3, #0]
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000848:	601a      	str	r2, [r3, #0]
 800084a:	e007      	b.n	800085c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	681a      	ldr	r2, [r3, #0]
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800085a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	7e9b      	ldrb	r3, [r3, #26]
 8000860:	2b01      	cmp	r3, #1
 8000862:	d108      	bne.n	8000876 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	681a      	ldr	r2, [r3, #0]
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	f042 0220 	orr.w	r2, r2, #32
 8000872:	601a      	str	r2, [r3, #0]
 8000874:	e007      	b.n	8000886 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	681a      	ldr	r2, [r3, #0]
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	f022 0220 	bic.w	r2, r2, #32
 8000884:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	7edb      	ldrb	r3, [r3, #27]
 800088a:	2b01      	cmp	r3, #1
 800088c:	d108      	bne.n	80008a0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	681a      	ldr	r2, [r3, #0]
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	f022 0210 	bic.w	r2, r2, #16
 800089c:	601a      	str	r2, [r3, #0]
 800089e:	e007      	b.n	80008b0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	681a      	ldr	r2, [r3, #0]
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	f042 0210 	orr.w	r2, r2, #16
 80008ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	7f1b      	ldrb	r3, [r3, #28]
 80008b4:	2b01      	cmp	r3, #1
 80008b6:	d108      	bne.n	80008ca <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	681a      	ldr	r2, [r3, #0]
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	f042 0208 	orr.w	r2, r2, #8
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	e007      	b.n	80008da <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	681a      	ldr	r2, [r3, #0]
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	f022 0208 	bic.w	r2, r2, #8
 80008d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	7f5b      	ldrb	r3, [r3, #29]
 80008de:	2b01      	cmp	r3, #1
 80008e0:	d108      	bne.n	80008f4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	681a      	ldr	r2, [r3, #0]
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	f042 0204 	orr.w	r2, r2, #4
 80008f0:	601a      	str	r2, [r3, #0]
 80008f2:	e007      	b.n	8000904 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	681a      	ldr	r2, [r3, #0]
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	f022 0204 	bic.w	r2, r2, #4
 8000902:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	689a      	ldr	r2, [r3, #8]
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	68db      	ldr	r3, [r3, #12]
 800090c:	431a      	orrs	r2, r3
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	691b      	ldr	r3, [r3, #16]
 8000912:	431a      	orrs	r2, r3
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	695b      	ldr	r3, [r3, #20]
 8000918:	ea42 0103 	orr.w	r1, r2, r3
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	1e5a      	subs	r2, r3, #1
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	430a      	orrs	r2, r1
 8000928:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	2200      	movs	r2, #0
 800092e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	2201      	movs	r2, #1
 8000934:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000938:	2300      	movs	r3, #0
}
 800093a:	4618      	mov	r0, r3
 800093c:	3710      	adds	r7, #16
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}

08000942 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8000942:	b480      	push	{r7}
 8000944:	b087      	sub	sp, #28
 8000946:	af00      	add	r7, sp, #0
 8000948:	6078      	str	r0, [r7, #4]
 800094a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000958:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800095a:	7cfb      	ldrb	r3, [r7, #19]
 800095c:	2b01      	cmp	r3, #1
 800095e:	d003      	beq.n	8000968 <HAL_CAN_ConfigFilter+0x26>
 8000960:	7cfb      	ldrb	r3, [r7, #19]
 8000962:	2b02      	cmp	r3, #2
 8000964:	f040 80aa 	bne.w	8000abc <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800096e:	f043 0201 	orr.w	r2, r3, #1
 8000972:	697b      	ldr	r3, [r7, #20]
 8000974:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	695b      	ldr	r3, [r3, #20]
 800097c:	f003 031f 	and.w	r3, r3, #31
 8000980:	2201      	movs	r2, #1
 8000982:	fa02 f303 	lsl.w	r3, r2, r3
 8000986:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	43db      	mvns	r3, r3
 8000992:	401a      	ands	r2, r3
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	69db      	ldr	r3, [r3, #28]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d123      	bne.n	80009ea <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80009a2:	697b      	ldr	r3, [r7, #20]
 80009a4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	43db      	mvns	r3, r3
 80009ac:	401a      	ands	r2, r3
 80009ae:	697b      	ldr	r3, [r7, #20]
 80009b0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	68db      	ldr	r3, [r3, #12]
 80009b8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	685b      	ldr	r3, [r3, #4]
 80009be:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80009c0:	683a      	ldr	r2, [r7, #0]
 80009c2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80009c4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	3248      	adds	r2, #72	; 0x48
 80009ca:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	689b      	ldr	r3, [r3, #8]
 80009d2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80009de:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80009e0:	6979      	ldr	r1, [r7, #20]
 80009e2:	3348      	adds	r3, #72	; 0x48
 80009e4:	00db      	lsls	r3, r3, #3
 80009e6:	440b      	add	r3, r1
 80009e8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	69db      	ldr	r3, [r3, #28]
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d122      	bne.n	8000a38 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	431a      	orrs	r2, r3
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000a0e:	683a      	ldr	r2, [r7, #0]
 8000a10:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000a12:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	3248      	adds	r2, #72	; 0x48
 8000a18:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	689b      	ldr	r3, [r3, #8]
 8000a20:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	68db      	ldr	r3, [r3, #12]
 8000a26:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000a2c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000a2e:	6979      	ldr	r1, [r7, #20]
 8000a30:	3348      	adds	r3, #72	; 0x48
 8000a32:	00db      	lsls	r3, r3, #3
 8000a34:	440b      	add	r3, r1
 8000a36:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	699b      	ldr	r3, [r3, #24]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d109      	bne.n	8000a54 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	43db      	mvns	r3, r3
 8000a4a:	401a      	ands	r2, r3
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8000a52:	e007      	b.n	8000a64 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	431a      	orrs	r2, r3
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	691b      	ldr	r3, [r3, #16]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d109      	bne.n	8000a80 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000a6c:	697b      	ldr	r3, [r7, #20]
 8000a6e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	43db      	mvns	r3, r3
 8000a76:	401a      	ands	r2, r3
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8000a7e:	e007      	b.n	8000a90 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	431a      	orrs	r2, r3
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	6a1b      	ldr	r3, [r3, #32]
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d107      	bne.n	8000aa8 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	431a      	orrs	r2, r3
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000aae:	f023 0201 	bic.w	r2, r3, #1
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	e006      	b.n	8000aca <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ac0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000ac8:	2301      	movs	r3, #1
  }
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	371c      	adds	r7, #28
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr

08000ad6 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000ad6:	b580      	push	{r7, lr}
 8000ad8:	b084      	sub	sp, #16
 8000ada:	af00      	add	r7, sp, #0
 8000adc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	2b01      	cmp	r3, #1
 8000ae8:	d12e      	bne.n	8000b48 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	2202      	movs	r2, #2
 8000aee:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	681a      	ldr	r2, [r3, #0]
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	f022 0201 	bic.w	r2, r2, #1
 8000b00:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000b02:	f7ff fdf5 	bl	80006f0 <HAL_GetTick>
 8000b06:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000b08:	e012      	b.n	8000b30 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b0a:	f7ff fdf1 	bl	80006f0 <HAL_GetTick>
 8000b0e:	4602      	mov	r2, r0
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	1ad3      	subs	r3, r2, r3
 8000b14:	2b0a      	cmp	r3, #10
 8000b16:	d90b      	bls.n	8000b30 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b1c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	2205      	movs	r2, #5
 8000b28:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	e012      	b.n	8000b56 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d1e5      	bne.n	8000b0a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	2200      	movs	r2, #0
 8000b42:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8000b44:	2300      	movs	r3, #0
 8000b46:	e006      	b.n	8000b56 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b4c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000b54:	2301      	movs	r3, #1
  }
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	3710      	adds	r7, #16
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8000b5e:	b480      	push	{r7}
 8000b60:	b089      	sub	sp, #36	; 0x24
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	60f8      	str	r0, [r7, #12]
 8000b66:	60b9      	str	r1, [r7, #8]
 8000b68:	607a      	str	r2, [r7, #4]
 8000b6a:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b72:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	689b      	ldr	r3, [r3, #8]
 8000b7a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000b7c:	7ffb      	ldrb	r3, [r7, #31]
 8000b7e:	2b01      	cmp	r3, #1
 8000b80:	d003      	beq.n	8000b8a <HAL_CAN_AddTxMessage+0x2c>
 8000b82:	7ffb      	ldrb	r3, [r7, #31]
 8000b84:	2b02      	cmp	r3, #2
 8000b86:	f040 80b8 	bne.w	8000cfa <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000b8a:	69bb      	ldr	r3, [r7, #24]
 8000b8c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d10a      	bne.n	8000baa <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000b94:	69bb      	ldr	r3, [r7, #24]
 8000b96:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d105      	bne.n	8000baa <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000b9e:	69bb      	ldr	r3, [r7, #24]
 8000ba0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	f000 80a0 	beq.w	8000cea <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000baa:	69bb      	ldr	r3, [r7, #24]
 8000bac:	0e1b      	lsrs	r3, r3, #24
 8000bae:	f003 0303 	and.w	r3, r3, #3
 8000bb2:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	2b02      	cmp	r3, #2
 8000bb8:	d907      	bls.n	8000bca <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bbe:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	e09e      	b.n	8000d08 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000bca:	2201      	movs	r2, #1
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	409a      	lsls	r2, r3
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	689b      	ldr	r3, [r3, #8]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d10d      	bne.n	8000bf8 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000be6:	68f9      	ldr	r1, [r7, #12]
 8000be8:	6809      	ldr	r1, [r1, #0]
 8000bea:	431a      	orrs	r2, r3
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	3318      	adds	r3, #24
 8000bf0:	011b      	lsls	r3, r3, #4
 8000bf2:	440b      	add	r3, r1
 8000bf4:	601a      	str	r2, [r3, #0]
 8000bf6:	e00f      	b.n	8000c18 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000bfe:	68bb      	ldr	r3, [r7, #8]
 8000c00:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000c02:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000c08:	68f9      	ldr	r1, [r7, #12]
 8000c0a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000c0c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000c0e:	697b      	ldr	r3, [r7, #20]
 8000c10:	3318      	adds	r3, #24
 8000c12:	011b      	lsls	r3, r3, #4
 8000c14:	440b      	add	r3, r1
 8000c16:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	6819      	ldr	r1, [r3, #0]
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	691a      	ldr	r2, [r3, #16]
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	3318      	adds	r3, #24
 8000c24:	011b      	lsls	r3, r3, #4
 8000c26:	440b      	add	r3, r1
 8000c28:	3304      	adds	r3, #4
 8000c2a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	7d1b      	ldrb	r3, [r3, #20]
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d111      	bne.n	8000c58 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	681a      	ldr	r2, [r3, #0]
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	3318      	adds	r3, #24
 8000c3c:	011b      	lsls	r3, r3, #4
 8000c3e:	4413      	add	r3, r2
 8000c40:	3304      	adds	r3, #4
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	68fa      	ldr	r2, [r7, #12]
 8000c46:	6811      	ldr	r1, [r2, #0]
 8000c48:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000c4c:	697b      	ldr	r3, [r7, #20]
 8000c4e:	3318      	adds	r3, #24
 8000c50:	011b      	lsls	r3, r3, #4
 8000c52:	440b      	add	r3, r1
 8000c54:	3304      	adds	r3, #4
 8000c56:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	3307      	adds	r3, #7
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	061a      	lsls	r2, r3, #24
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	3306      	adds	r3, #6
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	041b      	lsls	r3, r3, #16
 8000c68:	431a      	orrs	r2, r3
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	3305      	adds	r3, #5
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	021b      	lsls	r3, r3, #8
 8000c72:	4313      	orrs	r3, r2
 8000c74:	687a      	ldr	r2, [r7, #4]
 8000c76:	3204      	adds	r2, #4
 8000c78:	7812      	ldrb	r2, [r2, #0]
 8000c7a:	4610      	mov	r0, r2
 8000c7c:	68fa      	ldr	r2, [r7, #12]
 8000c7e:	6811      	ldr	r1, [r2, #0]
 8000c80:	ea43 0200 	orr.w	r2, r3, r0
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	011b      	lsls	r3, r3, #4
 8000c88:	440b      	add	r3, r1
 8000c8a:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8000c8e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	3303      	adds	r3, #3
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	061a      	lsls	r2, r3, #24
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	3302      	adds	r3, #2
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	041b      	lsls	r3, r3, #16
 8000ca0:	431a      	orrs	r2, r3
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	021b      	lsls	r3, r3, #8
 8000caa:	4313      	orrs	r3, r2
 8000cac:	687a      	ldr	r2, [r7, #4]
 8000cae:	7812      	ldrb	r2, [r2, #0]
 8000cb0:	4610      	mov	r0, r2
 8000cb2:	68fa      	ldr	r2, [r7, #12]
 8000cb4:	6811      	ldr	r1, [r2, #0]
 8000cb6:	ea43 0200 	orr.w	r2, r3, r0
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	011b      	lsls	r3, r3, #4
 8000cbe:	440b      	add	r3, r1
 8000cc0:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8000cc4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	3318      	adds	r3, #24
 8000cce:	011b      	lsls	r3, r3, #4
 8000cd0:	4413      	add	r3, r2
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	68fa      	ldr	r2, [r7, #12]
 8000cd6:	6811      	ldr	r1, [r2, #0]
 8000cd8:	f043 0201 	orr.w	r2, r3, #1
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	3318      	adds	r3, #24
 8000ce0:	011b      	lsls	r3, r3, #4
 8000ce2:	440b      	add	r3, r1
 8000ce4:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	e00e      	b.n	8000d08 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cee:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	e006      	b.n	8000d08 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cfe:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000d06:	2301      	movs	r3, #1
  }
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	3724      	adds	r7, #36	; 0x24
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr

08000d14 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b085      	sub	sp, #20
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
 8000d1c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d24:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8000d26:	7bfb      	ldrb	r3, [r7, #15]
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d002      	beq.n	8000d32 <HAL_CAN_ActivateNotification+0x1e>
 8000d2c:	7bfb      	ldrb	r3, [r7, #15]
 8000d2e:	2b02      	cmp	r3, #2
 8000d30:	d109      	bne.n	8000d46 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	6959      	ldr	r1, [r3, #20]
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	683a      	ldr	r2, [r7, #0]
 8000d3e:	430a      	orrs	r2, r1
 8000d40:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8000d42:	2300      	movs	r3, #0
 8000d44:	e006      	b.n	8000d54 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d4a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000d52:	2301      	movs	r3, #1
  }
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3714      	adds	r7, #20
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr

08000d60 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b08a      	sub	sp, #40	; 0x28
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	695b      	ldr	r3, [r3, #20]
 8000d72:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	689b      	ldr	r3, [r3, #8]
 8000d82:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	68db      	ldr	r3, [r3, #12]
 8000d8a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	691b      	ldr	r3, [r3, #16]
 8000d92:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	699b      	ldr	r3, [r3, #24]
 8000d9a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000d9c:	6a3b      	ldr	r3, [r7, #32]
 8000d9e:	f003 0301 	and.w	r3, r3, #1
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d07c      	beq.n	8000ea0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000da6:	69bb      	ldr	r3, [r7, #24]
 8000da8:	f003 0301 	and.w	r3, r3, #1
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d023      	beq.n	8000df8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	2201      	movs	r2, #1
 8000db6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000db8:	69bb      	ldr	r3, [r7, #24]
 8000dba:	f003 0302 	and.w	r3, r3, #2
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d003      	beq.n	8000dca <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000dc2:	6878      	ldr	r0, [r7, #4]
 8000dc4:	f000 f97d 	bl	80010c2 <HAL_CAN_TxMailbox0CompleteCallback>
 8000dc8:	e016      	b.n	8000df8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000dca:	69bb      	ldr	r3, [r7, #24]
 8000dcc:	f003 0304 	and.w	r3, r3, #4
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d004      	beq.n	8000dde <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dd6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000dda:	627b      	str	r3, [r7, #36]	; 0x24
 8000ddc:	e00c      	b.n	8000df8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000dde:	69bb      	ldr	r3, [r7, #24]
 8000de0:	f003 0308 	and.w	r3, r3, #8
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d004      	beq.n	8000df2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000dee:	627b      	str	r3, [r7, #36]	; 0x24
 8000df0:	e002      	b.n	8000df8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000df2:	6878      	ldr	r0, [r7, #4]
 8000df4:	f000 f983 	bl	80010fe <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000df8:	69bb      	ldr	r3, [r7, #24]
 8000dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d024      	beq.n	8000e4c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e0a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000e0c:	69bb      	ldr	r3, [r7, #24]
 8000e0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d003      	beq.n	8000e1e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000e16:	6878      	ldr	r0, [r7, #4]
 8000e18:	f000 f95d 	bl	80010d6 <HAL_CAN_TxMailbox1CompleteCallback>
 8000e1c:	e016      	b.n	8000e4c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000e1e:	69bb      	ldr	r3, [r7, #24]
 8000e20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d004      	beq.n	8000e32 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e2a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e2e:	627b      	str	r3, [r7, #36]	; 0x24
 8000e30:	e00c      	b.n	8000e4c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000e32:	69bb      	ldr	r3, [r7, #24]
 8000e34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d004      	beq.n	8000e46 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e3e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e42:	627b      	str	r3, [r7, #36]	; 0x24
 8000e44:	e002      	b.n	8000e4c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000e46:	6878      	ldr	r0, [r7, #4]
 8000e48:	f000 f963 	bl	8001112 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000e4c:	69bb      	ldr	r3, [r7, #24]
 8000e4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d024      	beq.n	8000ea0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000e5e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000e60:	69bb      	ldr	r3, [r7, #24]
 8000e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d003      	beq.n	8000e72 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000e6a:	6878      	ldr	r0, [r7, #4]
 8000e6c:	f000 f93d 	bl	80010ea <HAL_CAN_TxMailbox2CompleteCallback>
 8000e70:	e016      	b.n	8000ea0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000e72:	69bb      	ldr	r3, [r7, #24]
 8000e74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d004      	beq.n	8000e86 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e82:	627b      	str	r3, [r7, #36]	; 0x24
 8000e84:	e00c      	b.n	8000ea0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8000e86:	69bb      	ldr	r3, [r7, #24]
 8000e88:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d004      	beq.n	8000e9a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e96:	627b      	str	r3, [r7, #36]	; 0x24
 8000e98:	e002      	b.n	8000ea0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f000 f943 	bl	8001126 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8000ea0:	6a3b      	ldr	r3, [r7, #32]
 8000ea2:	f003 0308 	and.w	r3, r3, #8
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d00c      	beq.n	8000ec4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	f003 0310 	and.w	r3, r3, #16
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d007      	beq.n	8000ec4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eba:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2210      	movs	r2, #16
 8000ec2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8000ec4:	6a3b      	ldr	r3, [r7, #32]
 8000ec6:	f003 0304 	and.w	r3, r3, #4
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d00b      	beq.n	8000ee6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	f003 0308 	and.w	r3, r3, #8
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d006      	beq.n	8000ee6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	2208      	movs	r2, #8
 8000ede:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000ee0:	6878      	ldr	r0, [r7, #4]
 8000ee2:	f000 f934 	bl	800114e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8000ee6:	6a3b      	ldr	r3, [r7, #32]
 8000ee8:	f003 0302 	and.w	r3, r3, #2
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d009      	beq.n	8000f04 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	68db      	ldr	r3, [r3, #12]
 8000ef6:	f003 0303 	and.w	r3, r3, #3
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d002      	beq.n	8000f04 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f000 f91b 	bl	800113a <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8000f04:	6a3b      	ldr	r3, [r7, #32]
 8000f06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d00c      	beq.n	8000f28 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8000f0e:	693b      	ldr	r3, [r7, #16]
 8000f10:	f003 0310 	and.w	r3, r3, #16
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d007      	beq.n	8000f28 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f1e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	2210      	movs	r2, #16
 8000f26:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000f28:	6a3b      	ldr	r3, [r7, #32]
 8000f2a:	f003 0320 	and.w	r3, r3, #32
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d00b      	beq.n	8000f4a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	f003 0308 	and.w	r3, r3, #8
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d006      	beq.n	8000f4a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2208      	movs	r2, #8
 8000f42:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f000 f916 	bl	8001176 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8000f4a:	6a3b      	ldr	r3, [r7, #32]
 8000f4c:	f003 0310 	and.w	r3, r3, #16
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d009      	beq.n	8000f68 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	691b      	ldr	r3, [r3, #16]
 8000f5a:	f003 0303 	and.w	r3, r3, #3
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d002      	beq.n	8000f68 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8000f62:	6878      	ldr	r0, [r7, #4]
 8000f64:	f000 f8fd 	bl	8001162 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8000f68:	6a3b      	ldr	r3, [r7, #32]
 8000f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d00b      	beq.n	8000f8a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	f003 0310 	and.w	r3, r3, #16
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d006      	beq.n	8000f8a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2210      	movs	r2, #16
 8000f82:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f000 f900 	bl	800118a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8000f8a:	6a3b      	ldr	r3, [r7, #32]
 8000f8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d00b      	beq.n	8000fac <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8000f94:	69fb      	ldr	r3, [r7, #28]
 8000f96:	f003 0308 	and.w	r3, r3, #8
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d006      	beq.n	8000fac <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	2208      	movs	r2, #8
 8000fa4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000fa6:	6878      	ldr	r0, [r7, #4]
 8000fa8:	f000 f8f9 	bl	800119e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8000fac:	6a3b      	ldr	r3, [r7, #32]
 8000fae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d075      	beq.n	80010a2 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	f003 0304 	and.w	r3, r3, #4
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d06c      	beq.n	800109a <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000fc0:	6a3b      	ldr	r3, [r7, #32]
 8000fc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d008      	beq.n	8000fdc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d003      	beq.n	8000fdc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8000fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fd6:	f043 0301 	orr.w	r3, r3, #1
 8000fda:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000fdc:	6a3b      	ldr	r3, [r7, #32]
 8000fde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d008      	beq.n	8000ff8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d003      	beq.n	8000ff8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8000ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff2:	f043 0302 	orr.w	r3, r3, #2
 8000ff6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000ff8:	6a3b      	ldr	r3, [r7, #32]
 8000ffa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d008      	beq.n	8001014 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001008:	2b00      	cmp	r3, #0
 800100a:	d003      	beq.n	8001014 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800100c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800100e:	f043 0304 	orr.w	r3, r3, #4
 8001012:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001014:	6a3b      	ldr	r3, [r7, #32]
 8001016:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800101a:	2b00      	cmp	r3, #0
 800101c:	d03d      	beq.n	800109a <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001024:	2b00      	cmp	r3, #0
 8001026:	d038      	beq.n	800109a <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800102e:	2b30      	cmp	r3, #48	; 0x30
 8001030:	d017      	beq.n	8001062 <HAL_CAN_IRQHandler+0x302>
 8001032:	2b30      	cmp	r3, #48	; 0x30
 8001034:	d804      	bhi.n	8001040 <HAL_CAN_IRQHandler+0x2e0>
 8001036:	2b10      	cmp	r3, #16
 8001038:	d009      	beq.n	800104e <HAL_CAN_IRQHandler+0x2ee>
 800103a:	2b20      	cmp	r3, #32
 800103c:	d00c      	beq.n	8001058 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800103e:	e024      	b.n	800108a <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8001040:	2b50      	cmp	r3, #80	; 0x50
 8001042:	d018      	beq.n	8001076 <HAL_CAN_IRQHandler+0x316>
 8001044:	2b60      	cmp	r3, #96	; 0x60
 8001046:	d01b      	beq.n	8001080 <HAL_CAN_IRQHandler+0x320>
 8001048:	2b40      	cmp	r3, #64	; 0x40
 800104a:	d00f      	beq.n	800106c <HAL_CAN_IRQHandler+0x30c>
            break;
 800104c:	e01d      	b.n	800108a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 800104e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001050:	f043 0308 	orr.w	r3, r3, #8
 8001054:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001056:	e018      	b.n	800108a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800105a:	f043 0310 	orr.w	r3, r3, #16
 800105e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001060:	e013      	b.n	800108a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001064:	f043 0320 	orr.w	r3, r3, #32
 8001068:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800106a:	e00e      	b.n	800108a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 800106c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800106e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001072:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001074:	e009      	b.n	800108a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8001076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001078:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800107c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800107e:	e004      	b.n	800108a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001082:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001086:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001088:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	699a      	ldr	r2, [r3, #24]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001098:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2204      	movs	r2, #4
 80010a0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80010a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d008      	beq.n	80010ba <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ae:	431a      	orrs	r2, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80010b4:	6878      	ldr	r0, [r7, #4]
 80010b6:	f000 f87c 	bl	80011b2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80010ba:	bf00      	nop
 80010bc:	3728      	adds	r7, #40	; 0x28
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80010c2:	b480      	push	{r7}
 80010c4:	b083      	sub	sp, #12
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80010ca:	bf00      	nop
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr

080010d6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80010d6:	b480      	push	{r7}
 80010d8:	b083      	sub	sp, #12
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80010de:	bf00      	nop
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80010ea:	b480      	push	{r7}
 80010ec:	b083      	sub	sp, #12
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80010f2:	bf00      	nop
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr

080010fe <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80010fe:	b480      	push	{r7}
 8001100:	b083      	sub	sp, #12
 8001102:	af00      	add	r7, sp, #0
 8001104:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001106:	bf00      	nop
 8001108:	370c      	adds	r7, #12
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr

08001112 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001112:	b480      	push	{r7}
 8001114:	b083      	sub	sp, #12
 8001116:	af00      	add	r7, sp, #0
 8001118:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800111a:	bf00      	nop
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr

08001126 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001126:	b480      	push	{r7}
 8001128:	b083      	sub	sp, #12
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800112e:	bf00      	nop
 8001130:	370c      	adds	r7, #12
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr

0800113a <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800113a:	b480      	push	{r7}
 800113c:	b083      	sub	sp, #12
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8001142:	bf00      	nop
 8001144:	370c      	adds	r7, #12
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr

0800114e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800114e:	b480      	push	{r7}
 8001150:	b083      	sub	sp, #12
 8001152:	af00      	add	r7, sp, #0
 8001154:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001156:	bf00      	nop
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr

08001162 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001162:	b480      	push	{r7}
 8001164:	b083      	sub	sp, #12
 8001166:	af00      	add	r7, sp, #0
 8001168:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800116a:	bf00      	nop
 800116c:	370c      	adds	r7, #12
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr

08001176 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001176:	b480      	push	{r7}
 8001178:	b083      	sub	sp, #12
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800117e:	bf00      	nop
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr

0800118a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800118a:	b480      	push	{r7}
 800118c:	b083      	sub	sp, #12
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001192:	bf00      	nop
 8001194:	370c      	adds	r7, #12
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr

0800119e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800119e:	b480      	push	{r7}
 80011a0:	b083      	sub	sp, #12
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80011a6:	bf00      	nop
 80011a8:	370c      	adds	r7, #12
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr

080011b2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80011b2:	b480      	push	{r7}
 80011b4:	b083      	sub	sp, #12
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
	...

080011c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b085      	sub	sp, #20
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	f003 0307 	and.w	r3, r3, #7
 80011d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011d8:	4b0c      	ldr	r3, [pc, #48]	; (800120c <__NVIC_SetPriorityGrouping+0x44>)
 80011da:	68db      	ldr	r3, [r3, #12]
 80011dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011de:	68ba      	ldr	r2, [r7, #8]
 80011e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011e4:	4013      	ands	r3, r2
 80011e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011fa:	4a04      	ldr	r2, [pc, #16]	; (800120c <__NVIC_SetPriorityGrouping+0x44>)
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	60d3      	str	r3, [r2, #12]
}
 8001200:	bf00      	nop
 8001202:	3714      	adds	r7, #20
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr
 800120c:	e000ed00 	.word	0xe000ed00

08001210 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001214:	4b04      	ldr	r3, [pc, #16]	; (8001228 <__NVIC_GetPriorityGrouping+0x18>)
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	0a1b      	lsrs	r3, r3, #8
 800121a:	f003 0307 	and.w	r3, r3, #7
}
 800121e:	4618      	mov	r0, r3
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr
 8001228:	e000ed00 	.word	0xe000ed00

0800122c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123a:	2b00      	cmp	r3, #0
 800123c:	db0b      	blt.n	8001256 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	f003 021f 	and.w	r2, r3, #31
 8001244:	4907      	ldr	r1, [pc, #28]	; (8001264 <__NVIC_EnableIRQ+0x38>)
 8001246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124a:	095b      	lsrs	r3, r3, #5
 800124c:	2001      	movs	r0, #1
 800124e:	fa00 f202 	lsl.w	r2, r0, r2
 8001252:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001256:	bf00      	nop
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	e000e100 	.word	0xe000e100

08001268 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	6039      	str	r1, [r7, #0]
 8001272:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001274:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001278:	2b00      	cmp	r3, #0
 800127a:	db0a      	blt.n	8001292 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	b2da      	uxtb	r2, r3
 8001280:	490c      	ldr	r1, [pc, #48]	; (80012b4 <__NVIC_SetPriority+0x4c>)
 8001282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001286:	0112      	lsls	r2, r2, #4
 8001288:	b2d2      	uxtb	r2, r2
 800128a:	440b      	add	r3, r1
 800128c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001290:	e00a      	b.n	80012a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	b2da      	uxtb	r2, r3
 8001296:	4908      	ldr	r1, [pc, #32]	; (80012b8 <__NVIC_SetPriority+0x50>)
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	f003 030f 	and.w	r3, r3, #15
 800129e:	3b04      	subs	r3, #4
 80012a0:	0112      	lsls	r2, r2, #4
 80012a2:	b2d2      	uxtb	r2, r2
 80012a4:	440b      	add	r3, r1
 80012a6:	761a      	strb	r2, [r3, #24]
}
 80012a8:	bf00      	nop
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr
 80012b4:	e000e100 	.word	0xe000e100
 80012b8:	e000ed00 	.word	0xe000ed00

080012bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012bc:	b480      	push	{r7}
 80012be:	b089      	sub	sp, #36	; 0x24
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	60f8      	str	r0, [r7, #12]
 80012c4:	60b9      	str	r1, [r7, #8]
 80012c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	f003 0307 	and.w	r3, r3, #7
 80012ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	f1c3 0307 	rsb	r3, r3, #7
 80012d6:	2b04      	cmp	r3, #4
 80012d8:	bf28      	it	cs
 80012da:	2304      	movcs	r3, #4
 80012dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	3304      	adds	r3, #4
 80012e2:	2b06      	cmp	r3, #6
 80012e4:	d902      	bls.n	80012ec <NVIC_EncodePriority+0x30>
 80012e6:	69fb      	ldr	r3, [r7, #28]
 80012e8:	3b03      	subs	r3, #3
 80012ea:	e000      	b.n	80012ee <NVIC_EncodePriority+0x32>
 80012ec:	2300      	movs	r3, #0
 80012ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012f0:	f04f 32ff 	mov.w	r2, #4294967295
 80012f4:	69bb      	ldr	r3, [r7, #24]
 80012f6:	fa02 f303 	lsl.w	r3, r2, r3
 80012fa:	43da      	mvns	r2, r3
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	401a      	ands	r2, r3
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001304:	f04f 31ff 	mov.w	r1, #4294967295
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	fa01 f303 	lsl.w	r3, r1, r3
 800130e:	43d9      	mvns	r1, r3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001314:	4313      	orrs	r3, r2
         );
}
 8001316:	4618      	mov	r0, r3
 8001318:	3724      	adds	r7, #36	; 0x24
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
	...

08001324 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	3b01      	subs	r3, #1
 8001330:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001334:	d301      	bcc.n	800133a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001336:	2301      	movs	r3, #1
 8001338:	e00f      	b.n	800135a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800133a:	4a0a      	ldr	r2, [pc, #40]	; (8001364 <SysTick_Config+0x40>)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	3b01      	subs	r3, #1
 8001340:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001342:	210f      	movs	r1, #15
 8001344:	f04f 30ff 	mov.w	r0, #4294967295
 8001348:	f7ff ff8e 	bl	8001268 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800134c:	4b05      	ldr	r3, [pc, #20]	; (8001364 <SysTick_Config+0x40>)
 800134e:	2200      	movs	r2, #0
 8001350:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001352:	4b04      	ldr	r3, [pc, #16]	; (8001364 <SysTick_Config+0x40>)
 8001354:	2207      	movs	r2, #7
 8001356:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001358:	2300      	movs	r3, #0
}
 800135a:	4618      	mov	r0, r3
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	e000e010 	.word	0xe000e010

08001368 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff ff29 	bl	80011c8 <__NVIC_SetPriorityGrouping>
}
 8001376:	bf00      	nop
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800137e:	b580      	push	{r7, lr}
 8001380:	b086      	sub	sp, #24
 8001382:	af00      	add	r7, sp, #0
 8001384:	4603      	mov	r3, r0
 8001386:	60b9      	str	r1, [r7, #8]
 8001388:	607a      	str	r2, [r7, #4]
 800138a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800138c:	2300      	movs	r3, #0
 800138e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001390:	f7ff ff3e 	bl	8001210 <__NVIC_GetPriorityGrouping>
 8001394:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	68b9      	ldr	r1, [r7, #8]
 800139a:	6978      	ldr	r0, [r7, #20]
 800139c:	f7ff ff8e 	bl	80012bc <NVIC_EncodePriority>
 80013a0:	4602      	mov	r2, r0
 80013a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013a6:	4611      	mov	r1, r2
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff ff5d 	bl	8001268 <__NVIC_SetPriority>
}
 80013ae:	bf00      	nop
 80013b0:	3718      	adds	r7, #24
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b082      	sub	sp, #8
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	4603      	mov	r3, r0
 80013be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff ff31 	bl	800122c <__NVIC_EnableIRQ>
}
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b082      	sub	sp, #8
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013da:	6878      	ldr	r0, [r7, #4]
 80013dc:	f7ff ffa2 	bl	8001324 <SysTick_Config>
 80013e0:	4603      	mov	r3, r0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
	...

080013ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b087      	sub	sp, #28
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013f6:	2300      	movs	r3, #0
 80013f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013fa:	e154      	b.n	80016a6 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	2101      	movs	r1, #1
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	fa01 f303 	lsl.w	r3, r1, r3
 8001408:	4013      	ands	r3, r2
 800140a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	2b00      	cmp	r3, #0
 8001410:	f000 8146 	beq.w	80016a0 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d00b      	beq.n	8001434 <HAL_GPIO_Init+0x48>
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	2b02      	cmp	r3, #2
 8001422:	d007      	beq.n	8001434 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001428:	2b11      	cmp	r3, #17
 800142a:	d003      	beq.n	8001434 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	2b12      	cmp	r3, #18
 8001432:	d130      	bne.n	8001496 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	2203      	movs	r2, #3
 8001440:	fa02 f303 	lsl.w	r3, r2, r3
 8001444:	43db      	mvns	r3, r3
 8001446:	693a      	ldr	r2, [r7, #16]
 8001448:	4013      	ands	r3, r2
 800144a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	68da      	ldr	r2, [r3, #12]
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	005b      	lsls	r3, r3, #1
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	693a      	ldr	r2, [r7, #16]
 800145a:	4313      	orrs	r3, r2
 800145c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	693a      	ldr	r2, [r7, #16]
 8001462:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800146a:	2201      	movs	r2, #1
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	fa02 f303 	lsl.w	r3, r2, r3
 8001472:	43db      	mvns	r3, r3
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	4013      	ands	r3, r2
 8001478:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	091b      	lsrs	r3, r3, #4
 8001480:	f003 0201 	and.w	r2, r3, #1
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	fa02 f303 	lsl.w	r3, r2, r3
 800148a:	693a      	ldr	r2, [r7, #16]
 800148c:	4313      	orrs	r3, r2
 800148e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	68db      	ldr	r3, [r3, #12]
 800149a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	2203      	movs	r2, #3
 80014a2:	fa02 f303 	lsl.w	r3, r2, r3
 80014a6:	43db      	mvns	r3, r3
 80014a8:	693a      	ldr	r2, [r7, #16]
 80014aa:	4013      	ands	r3, r2
 80014ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	689a      	ldr	r2, [r3, #8]
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	4313      	orrs	r3, r2
 80014be:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	d003      	beq.n	80014d6 <HAL_GPIO_Init+0xea>
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	2b12      	cmp	r3, #18
 80014d4:	d123      	bne.n	800151e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	08da      	lsrs	r2, r3, #3
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	3208      	adds	r2, #8
 80014de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	f003 0307 	and.w	r3, r3, #7
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	220f      	movs	r2, #15
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	43db      	mvns	r3, r3
 80014f4:	693a      	ldr	r2, [r7, #16]
 80014f6:	4013      	ands	r3, r2
 80014f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	691a      	ldr	r2, [r3, #16]
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	f003 0307 	and.w	r3, r3, #7
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	fa02 f303 	lsl.w	r3, r2, r3
 800150a:	693a      	ldr	r2, [r7, #16]
 800150c:	4313      	orrs	r3, r2
 800150e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	08da      	lsrs	r2, r3, #3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	3208      	adds	r2, #8
 8001518:	6939      	ldr	r1, [r7, #16]
 800151a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	005b      	lsls	r3, r3, #1
 8001528:	2203      	movs	r2, #3
 800152a:	fa02 f303 	lsl.w	r3, r2, r3
 800152e:	43db      	mvns	r3, r3
 8001530:	693a      	ldr	r2, [r7, #16]
 8001532:	4013      	ands	r3, r2
 8001534:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f003 0203 	and.w	r2, r3, #3
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	fa02 f303 	lsl.w	r3, r2, r3
 8001546:	693a      	ldr	r2, [r7, #16]
 8001548:	4313      	orrs	r3, r2
 800154a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800155a:	2b00      	cmp	r3, #0
 800155c:	f000 80a0 	beq.w	80016a0 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001560:	4b58      	ldr	r3, [pc, #352]	; (80016c4 <HAL_GPIO_Init+0x2d8>)
 8001562:	699b      	ldr	r3, [r3, #24]
 8001564:	4a57      	ldr	r2, [pc, #348]	; (80016c4 <HAL_GPIO_Init+0x2d8>)
 8001566:	f043 0301 	orr.w	r3, r3, #1
 800156a:	6193      	str	r3, [r2, #24]
 800156c:	4b55      	ldr	r3, [pc, #340]	; (80016c4 <HAL_GPIO_Init+0x2d8>)
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	f003 0301 	and.w	r3, r3, #1
 8001574:	60bb      	str	r3, [r7, #8]
 8001576:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001578:	4a53      	ldr	r2, [pc, #332]	; (80016c8 <HAL_GPIO_Init+0x2dc>)
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	089b      	lsrs	r3, r3, #2
 800157e:	3302      	adds	r3, #2
 8001580:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001584:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	f003 0303 	and.w	r3, r3, #3
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	220f      	movs	r2, #15
 8001590:	fa02 f303 	lsl.w	r3, r2, r3
 8001594:	43db      	mvns	r3, r3
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	4013      	ands	r3, r2
 800159a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80015a2:	d019      	beq.n	80015d8 <HAL_GPIO_Init+0x1ec>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	4a49      	ldr	r2, [pc, #292]	; (80016cc <HAL_GPIO_Init+0x2e0>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d013      	beq.n	80015d4 <HAL_GPIO_Init+0x1e8>
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	4a48      	ldr	r2, [pc, #288]	; (80016d0 <HAL_GPIO_Init+0x2e4>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d00d      	beq.n	80015d0 <HAL_GPIO_Init+0x1e4>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	4a47      	ldr	r2, [pc, #284]	; (80016d4 <HAL_GPIO_Init+0x2e8>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d007      	beq.n	80015cc <HAL_GPIO_Init+0x1e0>
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	4a46      	ldr	r2, [pc, #280]	; (80016d8 <HAL_GPIO_Init+0x2ec>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d101      	bne.n	80015c8 <HAL_GPIO_Init+0x1dc>
 80015c4:	2304      	movs	r3, #4
 80015c6:	e008      	b.n	80015da <HAL_GPIO_Init+0x1ee>
 80015c8:	2305      	movs	r3, #5
 80015ca:	e006      	b.n	80015da <HAL_GPIO_Init+0x1ee>
 80015cc:	2303      	movs	r3, #3
 80015ce:	e004      	b.n	80015da <HAL_GPIO_Init+0x1ee>
 80015d0:	2302      	movs	r3, #2
 80015d2:	e002      	b.n	80015da <HAL_GPIO_Init+0x1ee>
 80015d4:	2301      	movs	r3, #1
 80015d6:	e000      	b.n	80015da <HAL_GPIO_Init+0x1ee>
 80015d8:	2300      	movs	r3, #0
 80015da:	697a      	ldr	r2, [r7, #20]
 80015dc:	f002 0203 	and.w	r2, r2, #3
 80015e0:	0092      	lsls	r2, r2, #2
 80015e2:	4093      	lsls	r3, r2
 80015e4:	693a      	ldr	r2, [r7, #16]
 80015e6:	4313      	orrs	r3, r2
 80015e8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015ea:	4937      	ldr	r1, [pc, #220]	; (80016c8 <HAL_GPIO_Init+0x2dc>)
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	089b      	lsrs	r3, r3, #2
 80015f0:	3302      	adds	r3, #2
 80015f2:	693a      	ldr	r2, [r7, #16]
 80015f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80015f8:	4b38      	ldr	r3, [pc, #224]	; (80016dc <HAL_GPIO_Init+0x2f0>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	43db      	mvns	r3, r3
 8001602:	693a      	ldr	r2, [r7, #16]
 8001604:	4013      	ands	r3, r2
 8001606:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001610:	2b00      	cmp	r3, #0
 8001612:	d003      	beq.n	800161c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001614:	693a      	ldr	r2, [r7, #16]
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	4313      	orrs	r3, r2
 800161a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800161c:	4a2f      	ldr	r2, [pc, #188]	; (80016dc <HAL_GPIO_Init+0x2f0>)
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001622:	4b2e      	ldr	r3, [pc, #184]	; (80016dc <HAL_GPIO_Init+0x2f0>)
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	43db      	mvns	r3, r3
 800162c:	693a      	ldr	r2, [r7, #16]
 800162e:	4013      	ands	r3, r2
 8001630:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800163a:	2b00      	cmp	r3, #0
 800163c:	d003      	beq.n	8001646 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800163e:	693a      	ldr	r2, [r7, #16]
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	4313      	orrs	r3, r2
 8001644:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001646:	4a25      	ldr	r2, [pc, #148]	; (80016dc <HAL_GPIO_Init+0x2f0>)
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800164c:	4b23      	ldr	r3, [pc, #140]	; (80016dc <HAL_GPIO_Init+0x2f0>)
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	43db      	mvns	r3, r3
 8001656:	693a      	ldr	r2, [r7, #16]
 8001658:	4013      	ands	r3, r2
 800165a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001664:	2b00      	cmp	r3, #0
 8001666:	d003      	beq.n	8001670 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001668:	693a      	ldr	r2, [r7, #16]
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	4313      	orrs	r3, r2
 800166e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001670:	4a1a      	ldr	r2, [pc, #104]	; (80016dc <HAL_GPIO_Init+0x2f0>)
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001676:	4b19      	ldr	r3, [pc, #100]	; (80016dc <HAL_GPIO_Init+0x2f0>)
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	43db      	mvns	r3, r3
 8001680:	693a      	ldr	r2, [r7, #16]
 8001682:	4013      	ands	r3, r2
 8001684:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800168e:	2b00      	cmp	r3, #0
 8001690:	d003      	beq.n	800169a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001692:	693a      	ldr	r2, [r7, #16]
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	4313      	orrs	r3, r2
 8001698:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800169a:	4a10      	ldr	r2, [pc, #64]	; (80016dc <HAL_GPIO_Init+0x2f0>)
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	3301      	adds	r3, #1
 80016a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	fa22 f303 	lsr.w	r3, r2, r3
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	f47f aea3 	bne.w	80013fc <HAL_GPIO_Init+0x10>
  }
}
 80016b6:	bf00      	nop
 80016b8:	371c      	adds	r7, #28
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	40021000 	.word	0x40021000
 80016c8:	40010000 	.word	0x40010000
 80016cc:	48000400 	.word	0x48000400
 80016d0:	48000800 	.word	0x48000800
 80016d4:	48000c00 	.word	0x48000c00
 80016d8:	48001000 	.word	0x48001000
 80016dc:	40010400 	.word	0x40010400

080016e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	1d3b      	adds	r3, r7, #4
 80016ea:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80016ec:	1d3b      	adds	r3, r7, #4
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d102      	bne.n	80016fa <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80016f4:	2301      	movs	r3, #1
 80016f6:	f000 bef4 	b.w	80024e2 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016fa:	1d3b      	adds	r3, r7, #4
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 0301 	and.w	r3, r3, #1
 8001704:	2b00      	cmp	r3, #0
 8001706:	f000 816a 	beq.w	80019de <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800170a:	4bb3      	ldr	r3, [pc, #716]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f003 030c 	and.w	r3, r3, #12
 8001712:	2b04      	cmp	r3, #4
 8001714:	d00c      	beq.n	8001730 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001716:	4bb0      	ldr	r3, [pc, #704]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f003 030c 	and.w	r3, r3, #12
 800171e:	2b08      	cmp	r3, #8
 8001720:	d159      	bne.n	80017d6 <HAL_RCC_OscConfig+0xf6>
 8001722:	4bad      	ldr	r3, [pc, #692]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800172a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800172e:	d152      	bne.n	80017d6 <HAL_RCC_OscConfig+0xf6>
 8001730:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001734:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001738:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800173c:	fa93 f3a3 	rbit	r3, r3
 8001740:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001744:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001748:	fab3 f383 	clz	r3, r3
 800174c:	b2db      	uxtb	r3, r3
 800174e:	095b      	lsrs	r3, r3, #5
 8001750:	b2db      	uxtb	r3, r3
 8001752:	f043 0301 	orr.w	r3, r3, #1
 8001756:	b2db      	uxtb	r3, r3
 8001758:	2b01      	cmp	r3, #1
 800175a:	d102      	bne.n	8001762 <HAL_RCC_OscConfig+0x82>
 800175c:	4b9e      	ldr	r3, [pc, #632]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	e015      	b.n	800178e <HAL_RCC_OscConfig+0xae>
 8001762:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001766:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800176a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800176e:	fa93 f3a3 	rbit	r3, r3
 8001772:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001776:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800177a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800177e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001782:	fa93 f3a3 	rbit	r3, r3
 8001786:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800178a:	4b93      	ldr	r3, [pc, #588]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 800178c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800178e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001792:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001796:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800179a:	fa92 f2a2 	rbit	r2, r2
 800179e:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80017a2:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80017a6:	fab2 f282 	clz	r2, r2
 80017aa:	b2d2      	uxtb	r2, r2
 80017ac:	f042 0220 	orr.w	r2, r2, #32
 80017b0:	b2d2      	uxtb	r2, r2
 80017b2:	f002 021f 	and.w	r2, r2, #31
 80017b6:	2101      	movs	r1, #1
 80017b8:	fa01 f202 	lsl.w	r2, r1, r2
 80017bc:	4013      	ands	r3, r2
 80017be:	2b00      	cmp	r3, #0
 80017c0:	f000 810c 	beq.w	80019dc <HAL_RCC_OscConfig+0x2fc>
 80017c4:	1d3b      	adds	r3, r7, #4
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f040 8106 	bne.w	80019dc <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	f000 be86 	b.w	80024e2 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017d6:	1d3b      	adds	r3, r7, #4
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017e0:	d106      	bne.n	80017f0 <HAL_RCC_OscConfig+0x110>
 80017e2:	4b7d      	ldr	r3, [pc, #500]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a7c      	ldr	r2, [pc, #496]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 80017e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017ec:	6013      	str	r3, [r2, #0]
 80017ee:	e030      	b.n	8001852 <HAL_RCC_OscConfig+0x172>
 80017f0:	1d3b      	adds	r3, r7, #4
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d10c      	bne.n	8001814 <HAL_RCC_OscConfig+0x134>
 80017fa:	4b77      	ldr	r3, [pc, #476]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a76      	ldr	r2, [pc, #472]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 8001800:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001804:	6013      	str	r3, [r2, #0]
 8001806:	4b74      	ldr	r3, [pc, #464]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a73      	ldr	r2, [pc, #460]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 800180c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001810:	6013      	str	r3, [r2, #0]
 8001812:	e01e      	b.n	8001852 <HAL_RCC_OscConfig+0x172>
 8001814:	1d3b      	adds	r3, r7, #4
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800181e:	d10c      	bne.n	800183a <HAL_RCC_OscConfig+0x15a>
 8001820:	4b6d      	ldr	r3, [pc, #436]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a6c      	ldr	r2, [pc, #432]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 8001826:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800182a:	6013      	str	r3, [r2, #0]
 800182c:	4b6a      	ldr	r3, [pc, #424]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a69      	ldr	r2, [pc, #420]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 8001832:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001836:	6013      	str	r3, [r2, #0]
 8001838:	e00b      	b.n	8001852 <HAL_RCC_OscConfig+0x172>
 800183a:	4b67      	ldr	r3, [pc, #412]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a66      	ldr	r2, [pc, #408]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 8001840:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001844:	6013      	str	r3, [r2, #0]
 8001846:	4b64      	ldr	r3, [pc, #400]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a63      	ldr	r2, [pc, #396]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 800184c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001850:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001852:	4b61      	ldr	r3, [pc, #388]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 8001854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001856:	f023 020f 	bic.w	r2, r3, #15
 800185a:	1d3b      	adds	r3, r7, #4
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	495d      	ldr	r1, [pc, #372]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 8001862:	4313      	orrs	r3, r2
 8001864:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001866:	1d3b      	adds	r3, r7, #4
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d059      	beq.n	8001924 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001870:	f7fe ff3e 	bl	80006f0 <HAL_GetTick>
 8001874:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001878:	e00a      	b.n	8001890 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800187a:	f7fe ff39 	bl	80006f0 <HAL_GetTick>
 800187e:	4602      	mov	r2, r0
 8001880:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	2b64      	cmp	r3, #100	; 0x64
 8001888:	d902      	bls.n	8001890 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800188a:	2303      	movs	r3, #3
 800188c:	f000 be29 	b.w	80024e2 <HAL_RCC_OscConfig+0xe02>
 8001890:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001894:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001898:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800189c:	fa93 f3a3 	rbit	r3, r3
 80018a0:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80018a4:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018a8:	fab3 f383 	clz	r3, r3
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	095b      	lsrs	r3, r3, #5
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	f043 0301 	orr.w	r3, r3, #1
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d102      	bne.n	80018c2 <HAL_RCC_OscConfig+0x1e2>
 80018bc:	4b46      	ldr	r3, [pc, #280]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	e015      	b.n	80018ee <HAL_RCC_OscConfig+0x20e>
 80018c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018c6:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ca:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80018ce:	fa93 f3a3 	rbit	r3, r3
 80018d2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80018d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018da:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80018de:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80018e2:	fa93 f3a3 	rbit	r3, r3
 80018e6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80018ea:	4b3b      	ldr	r3, [pc, #236]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 80018ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80018f2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80018f6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80018fa:	fa92 f2a2 	rbit	r2, r2
 80018fe:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8001902:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8001906:	fab2 f282 	clz	r2, r2
 800190a:	b2d2      	uxtb	r2, r2
 800190c:	f042 0220 	orr.w	r2, r2, #32
 8001910:	b2d2      	uxtb	r2, r2
 8001912:	f002 021f 	and.w	r2, r2, #31
 8001916:	2101      	movs	r1, #1
 8001918:	fa01 f202 	lsl.w	r2, r1, r2
 800191c:	4013      	ands	r3, r2
 800191e:	2b00      	cmp	r3, #0
 8001920:	d0ab      	beq.n	800187a <HAL_RCC_OscConfig+0x19a>
 8001922:	e05c      	b.n	80019de <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001924:	f7fe fee4 	bl	80006f0 <HAL_GetTick>
 8001928:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800192c:	e00a      	b.n	8001944 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800192e:	f7fe fedf 	bl	80006f0 <HAL_GetTick>
 8001932:	4602      	mov	r2, r0
 8001934:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b64      	cmp	r3, #100	; 0x64
 800193c:	d902      	bls.n	8001944 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	f000 bdcf 	b.w	80024e2 <HAL_RCC_OscConfig+0xe02>
 8001944:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001948:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800194c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001950:	fa93 f3a3 	rbit	r3, r3
 8001954:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8001958:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800195c:	fab3 f383 	clz	r3, r3
 8001960:	b2db      	uxtb	r3, r3
 8001962:	095b      	lsrs	r3, r3, #5
 8001964:	b2db      	uxtb	r3, r3
 8001966:	f043 0301 	orr.w	r3, r3, #1
 800196a:	b2db      	uxtb	r3, r3
 800196c:	2b01      	cmp	r3, #1
 800196e:	d102      	bne.n	8001976 <HAL_RCC_OscConfig+0x296>
 8001970:	4b19      	ldr	r3, [pc, #100]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	e015      	b.n	80019a2 <HAL_RCC_OscConfig+0x2c2>
 8001976:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800197a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800197e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001982:	fa93 f3a3 	rbit	r3, r3
 8001986:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800198a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800198e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001992:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001996:	fa93 f3a3 	rbit	r3, r3
 800199a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800199e:	4b0e      	ldr	r3, [pc, #56]	; (80019d8 <HAL_RCC_OscConfig+0x2f8>)
 80019a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80019a6:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80019aa:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80019ae:	fa92 f2a2 	rbit	r2, r2
 80019b2:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80019b6:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80019ba:	fab2 f282 	clz	r2, r2
 80019be:	b2d2      	uxtb	r2, r2
 80019c0:	f042 0220 	orr.w	r2, r2, #32
 80019c4:	b2d2      	uxtb	r2, r2
 80019c6:	f002 021f 	and.w	r2, r2, #31
 80019ca:	2101      	movs	r1, #1
 80019cc:	fa01 f202 	lsl.w	r2, r1, r2
 80019d0:	4013      	ands	r3, r2
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d1ab      	bne.n	800192e <HAL_RCC_OscConfig+0x24e>
 80019d6:	e002      	b.n	80019de <HAL_RCC_OscConfig+0x2fe>
 80019d8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019de:	1d3b      	adds	r3, r7, #4
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0302 	and.w	r3, r3, #2
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	f000 816f 	beq.w	8001ccc <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80019ee:	4bd0      	ldr	r3, [pc, #832]	; (8001d30 <HAL_RCC_OscConfig+0x650>)
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	f003 030c 	and.w	r3, r3, #12
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d00b      	beq.n	8001a12 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80019fa:	4bcd      	ldr	r3, [pc, #820]	; (8001d30 <HAL_RCC_OscConfig+0x650>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f003 030c 	and.w	r3, r3, #12
 8001a02:	2b08      	cmp	r3, #8
 8001a04:	d16c      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x400>
 8001a06:	4bca      	ldr	r3, [pc, #808]	; (8001d30 <HAL_RCC_OscConfig+0x650>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d166      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x400>
 8001a12:	2302      	movs	r3, #2
 8001a14:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a18:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001a1c:	fa93 f3a3 	rbit	r3, r3
 8001a20:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8001a24:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a28:	fab3 f383 	clz	r3, r3
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	095b      	lsrs	r3, r3, #5
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	f043 0301 	orr.w	r3, r3, #1
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d102      	bne.n	8001a42 <HAL_RCC_OscConfig+0x362>
 8001a3c:	4bbc      	ldr	r3, [pc, #752]	; (8001d30 <HAL_RCC_OscConfig+0x650>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	e013      	b.n	8001a6a <HAL_RCC_OscConfig+0x38a>
 8001a42:	2302      	movs	r3, #2
 8001a44:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a48:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001a4c:	fa93 f3a3 	rbit	r3, r3
 8001a50:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001a54:	2302      	movs	r3, #2
 8001a56:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001a5a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001a5e:	fa93 f3a3 	rbit	r3, r3
 8001a62:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001a66:	4bb2      	ldr	r3, [pc, #712]	; (8001d30 <HAL_RCC_OscConfig+0x650>)
 8001a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001a70:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001a74:	fa92 f2a2 	rbit	r2, r2
 8001a78:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001a7c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001a80:	fab2 f282 	clz	r2, r2
 8001a84:	b2d2      	uxtb	r2, r2
 8001a86:	f042 0220 	orr.w	r2, r2, #32
 8001a8a:	b2d2      	uxtb	r2, r2
 8001a8c:	f002 021f 	and.w	r2, r2, #31
 8001a90:	2101      	movs	r1, #1
 8001a92:	fa01 f202 	lsl.w	r2, r1, r2
 8001a96:	4013      	ands	r3, r2
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d007      	beq.n	8001aac <HAL_RCC_OscConfig+0x3cc>
 8001a9c:	1d3b      	adds	r3, r7, #4
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	691b      	ldr	r3, [r3, #16]
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d002      	beq.n	8001aac <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	f000 bd1b 	b.w	80024e2 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aac:	4ba0      	ldr	r3, [pc, #640]	; (8001d30 <HAL_RCC_OscConfig+0x650>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ab4:	1d3b      	adds	r3, r7, #4
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	695b      	ldr	r3, [r3, #20]
 8001aba:	21f8      	movs	r1, #248	; 0xf8
 8001abc:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac0:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001ac4:	fa91 f1a1 	rbit	r1, r1
 8001ac8:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001acc:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001ad0:	fab1 f181 	clz	r1, r1
 8001ad4:	b2c9      	uxtb	r1, r1
 8001ad6:	408b      	lsls	r3, r1
 8001ad8:	4995      	ldr	r1, [pc, #596]	; (8001d30 <HAL_RCC_OscConfig+0x650>)
 8001ada:	4313      	orrs	r3, r2
 8001adc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ade:	e0f5      	b.n	8001ccc <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ae0:	1d3b      	adds	r3, r7, #4
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	691b      	ldr	r3, [r3, #16]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	f000 8085 	beq.w	8001bf6 <HAL_RCC_OscConfig+0x516>
 8001aec:	2301      	movs	r3, #1
 8001aee:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001af6:	fa93 f3a3 	rbit	r3, r3
 8001afa:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001afe:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b02:	fab3 f383 	clz	r3, r3
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b0c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	461a      	mov	r2, r3
 8001b14:	2301      	movs	r3, #1
 8001b16:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b18:	f7fe fdea 	bl	80006f0 <HAL_GetTick>
 8001b1c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b20:	e00a      	b.n	8001b38 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b22:	f7fe fde5 	bl	80006f0 <HAL_GetTick>
 8001b26:	4602      	mov	r2, r0
 8001b28:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d902      	bls.n	8001b38 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	f000 bcd5 	b.w	80024e2 <HAL_RCC_OscConfig+0xe02>
 8001b38:	2302      	movs	r3, #2
 8001b3a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b3e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001b42:	fa93 f3a3 	rbit	r3, r3
 8001b46:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001b4a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b4e:	fab3 f383 	clz	r3, r3
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	095b      	lsrs	r3, r3, #5
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	f043 0301 	orr.w	r3, r3, #1
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d102      	bne.n	8001b68 <HAL_RCC_OscConfig+0x488>
 8001b62:	4b73      	ldr	r3, [pc, #460]	; (8001d30 <HAL_RCC_OscConfig+0x650>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	e013      	b.n	8001b90 <HAL_RCC_OscConfig+0x4b0>
 8001b68:	2302      	movs	r3, #2
 8001b6a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b6e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001b72:	fa93 f3a3 	rbit	r3, r3
 8001b76:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001b80:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001b84:	fa93 f3a3 	rbit	r3, r3
 8001b88:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001b8c:	4b68      	ldr	r3, [pc, #416]	; (8001d30 <HAL_RCC_OscConfig+0x650>)
 8001b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b90:	2202      	movs	r2, #2
 8001b92:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8001b96:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001b9a:	fa92 f2a2 	rbit	r2, r2
 8001b9e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001ba2:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001ba6:	fab2 f282 	clz	r2, r2
 8001baa:	b2d2      	uxtb	r2, r2
 8001bac:	f042 0220 	orr.w	r2, r2, #32
 8001bb0:	b2d2      	uxtb	r2, r2
 8001bb2:	f002 021f 	and.w	r2, r2, #31
 8001bb6:	2101      	movs	r1, #1
 8001bb8:	fa01 f202 	lsl.w	r2, r1, r2
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d0af      	beq.n	8001b22 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bc2:	4b5b      	ldr	r3, [pc, #364]	; (8001d30 <HAL_RCC_OscConfig+0x650>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bca:	1d3b      	adds	r3, r7, #4
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	695b      	ldr	r3, [r3, #20]
 8001bd0:	21f8      	movs	r1, #248	; 0xf8
 8001bd2:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd6:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001bda:	fa91 f1a1 	rbit	r1, r1
 8001bde:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001be2:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001be6:	fab1 f181 	clz	r1, r1
 8001bea:	b2c9      	uxtb	r1, r1
 8001bec:	408b      	lsls	r3, r1
 8001bee:	4950      	ldr	r1, [pc, #320]	; (8001d30 <HAL_RCC_OscConfig+0x650>)
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	600b      	str	r3, [r1, #0]
 8001bf4:	e06a      	b.n	8001ccc <HAL_RCC_OscConfig+0x5ec>
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bfc:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001c00:	fa93 f3a3 	rbit	r3, r3
 8001c04:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001c08:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c0c:	fab3 f383 	clz	r3, r3
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c16:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	2300      	movs	r3, #0
 8001c20:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c22:	f7fe fd65 	bl	80006f0 <HAL_GetTick>
 8001c26:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c2a:	e00a      	b.n	8001c42 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c2c:	f7fe fd60 	bl	80006f0 <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d902      	bls.n	8001c42 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	f000 bc50 	b.w	80024e2 <HAL_RCC_OscConfig+0xe02>
 8001c42:	2302      	movs	r3, #2
 8001c44:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c48:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001c4c:	fa93 f3a3 	rbit	r3, r3
 8001c50:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001c54:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c58:	fab3 f383 	clz	r3, r3
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	095b      	lsrs	r3, r3, #5
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	f043 0301 	orr.w	r3, r3, #1
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d102      	bne.n	8001c72 <HAL_RCC_OscConfig+0x592>
 8001c6c:	4b30      	ldr	r3, [pc, #192]	; (8001d30 <HAL_RCC_OscConfig+0x650>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	e013      	b.n	8001c9a <HAL_RCC_OscConfig+0x5ba>
 8001c72:	2302      	movs	r3, #2
 8001c74:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c78:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001c7c:	fa93 f3a3 	rbit	r3, r3
 8001c80:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001c84:	2302      	movs	r3, #2
 8001c86:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001c8a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001c8e:	fa93 f3a3 	rbit	r3, r3
 8001c92:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001c96:	4b26      	ldr	r3, [pc, #152]	; (8001d30 <HAL_RCC_OscConfig+0x650>)
 8001c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c9a:	2202      	movs	r2, #2
 8001c9c:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001ca0:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001ca4:	fa92 f2a2 	rbit	r2, r2
 8001ca8:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001cac:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001cb0:	fab2 f282 	clz	r2, r2
 8001cb4:	b2d2      	uxtb	r2, r2
 8001cb6:	f042 0220 	orr.w	r2, r2, #32
 8001cba:	b2d2      	uxtb	r2, r2
 8001cbc:	f002 021f 	and.w	r2, r2, #31
 8001cc0:	2101      	movs	r1, #1
 8001cc2:	fa01 f202 	lsl.w	r2, r1, r2
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d1af      	bne.n	8001c2c <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ccc:	1d3b      	adds	r3, r7, #4
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0308 	and.w	r3, r3, #8
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	f000 80da 	beq.w	8001e90 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cdc:	1d3b      	adds	r3, r7, #4
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	699b      	ldr	r3, [r3, #24]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d069      	beq.n	8001dba <HAL_RCC_OscConfig+0x6da>
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cec:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001cf0:	fa93 f3a3 	rbit	r3, r3
 8001cf4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001cf8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cfc:	fab3 f383 	clz	r3, r3
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	461a      	mov	r2, r3
 8001d04:	4b0b      	ldr	r3, [pc, #44]	; (8001d34 <HAL_RCC_OscConfig+0x654>)
 8001d06:	4413      	add	r3, r2
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d10:	f7fe fcee 	bl	80006f0 <HAL_GetTick>
 8001d14:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d18:	e00e      	b.n	8001d38 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d1a:	f7fe fce9 	bl	80006f0 <HAL_GetTick>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d906      	bls.n	8001d38 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e3d9      	b.n	80024e2 <HAL_RCC_OscConfig+0xe02>
 8001d2e:	bf00      	nop
 8001d30:	40021000 	.word	0x40021000
 8001d34:	10908120 	.word	0x10908120
 8001d38:	2302      	movs	r3, #2
 8001d3a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001d42:	fa93 f3a3 	rbit	r3, r3
 8001d46:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001d4a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001d4e:	2202      	movs	r2, #2
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	fa93 f2a3 	rbit	r2, r3
 8001d5c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001d66:	2202      	movs	r2, #2
 8001d68:	601a      	str	r2, [r3, #0]
 8001d6a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	fa93 f2a3 	rbit	r2, r3
 8001d74:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001d78:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d7a:	4ba5      	ldr	r3, [pc, #660]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001d7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d7e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001d82:	2102      	movs	r1, #2
 8001d84:	6019      	str	r1, [r3, #0]
 8001d86:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	fa93 f1a3 	rbit	r1, r3
 8001d90:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001d94:	6019      	str	r1, [r3, #0]
  return result;
 8001d96:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	fab3 f383 	clz	r3, r3
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	f003 031f 	and.w	r3, r3, #31
 8001dac:	2101      	movs	r1, #1
 8001dae:	fa01 f303 	lsl.w	r3, r1, r3
 8001db2:	4013      	ands	r3, r2
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d0b0      	beq.n	8001d1a <HAL_RCC_OscConfig+0x63a>
 8001db8:	e06a      	b.n	8001e90 <HAL_RCC_OscConfig+0x7b0>
 8001dba:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dc2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	fa93 f2a3 	rbit	r2, r3
 8001dcc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001dd0:	601a      	str	r2, [r3, #0]
  return result;
 8001dd2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001dd6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dd8:	fab3 f383 	clz	r3, r3
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	461a      	mov	r2, r3
 8001de0:	4b8c      	ldr	r3, [pc, #560]	; (8002014 <HAL_RCC_OscConfig+0x934>)
 8001de2:	4413      	add	r3, r2
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	461a      	mov	r2, r3
 8001de8:	2300      	movs	r3, #0
 8001dea:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dec:	f7fe fc80 	bl	80006f0 <HAL_GetTick>
 8001df0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001df4:	e009      	b.n	8001e0a <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001df6:	f7fe fc7b 	bl	80006f0 <HAL_GetTick>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d901      	bls.n	8001e0a <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e36b      	b.n	80024e2 <HAL_RCC_OscConfig+0xe02>
 8001e0a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001e0e:	2202      	movs	r2, #2
 8001e10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e12:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	fa93 f2a3 	rbit	r2, r3
 8001e1c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001e26:	2202      	movs	r2, #2
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	fa93 f2a3 	rbit	r2, r3
 8001e34:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001e38:	601a      	str	r2, [r3, #0]
 8001e3a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001e3e:	2202      	movs	r2, #2
 8001e40:	601a      	str	r2, [r3, #0]
 8001e42:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	fa93 f2a3 	rbit	r2, r3
 8001e4c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001e50:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e52:	4b6f      	ldr	r3, [pc, #444]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001e54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e56:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001e5a:	2102      	movs	r1, #2
 8001e5c:	6019      	str	r1, [r3, #0]
 8001e5e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	fa93 f1a3 	rbit	r1, r3
 8001e68:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001e6c:	6019      	str	r1, [r3, #0]
  return result;
 8001e6e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	fab3 f383 	clz	r3, r3
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	f003 031f 	and.w	r3, r3, #31
 8001e84:	2101      	movs	r1, #1
 8001e86:	fa01 f303 	lsl.w	r3, r1, r3
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d1b2      	bne.n	8001df6 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e90:	1d3b      	adds	r3, r7, #4
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0304 	and.w	r3, r3, #4
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	f000 8158 	beq.w	8002150 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ea6:	4b5a      	ldr	r3, [pc, #360]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001ea8:	69db      	ldr	r3, [r3, #28]
 8001eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d112      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eb2:	4b57      	ldr	r3, [pc, #348]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001eb4:	69db      	ldr	r3, [r3, #28]
 8001eb6:	4a56      	ldr	r2, [pc, #344]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001eb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ebc:	61d3      	str	r3, [r2, #28]
 8001ebe:	4b54      	ldr	r3, [pc, #336]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001ec0:	69db      	ldr	r3, [r3, #28]
 8001ec2:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001ec6:	f107 0308 	add.w	r3, r7, #8
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	f107 0308 	add.w	r3, r7, #8
 8001ed0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ed8:	4b4f      	ldr	r3, [pc, #316]	; (8002018 <HAL_RCC_OscConfig+0x938>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d11a      	bne.n	8001f1a <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ee4:	4b4c      	ldr	r3, [pc, #304]	; (8002018 <HAL_RCC_OscConfig+0x938>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a4b      	ldr	r2, [pc, #300]	; (8002018 <HAL_RCC_OscConfig+0x938>)
 8001eea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001eee:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ef0:	f7fe fbfe 	bl	80006f0 <HAL_GetTick>
 8001ef4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ef8:	e009      	b.n	8001f0e <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001efa:	f7fe fbf9 	bl	80006f0 <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b64      	cmp	r3, #100	; 0x64
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e2e9      	b.n	80024e2 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f0e:	4b42      	ldr	r3, [pc, #264]	; (8002018 <HAL_RCC_OscConfig+0x938>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d0ef      	beq.n	8001efa <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f1a:	1d3b      	adds	r3, r7, #4
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d106      	bne.n	8001f32 <HAL_RCC_OscConfig+0x852>
 8001f24:	4b3a      	ldr	r3, [pc, #232]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001f26:	6a1b      	ldr	r3, [r3, #32]
 8001f28:	4a39      	ldr	r2, [pc, #228]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001f2a:	f043 0301 	orr.w	r3, r3, #1
 8001f2e:	6213      	str	r3, [r2, #32]
 8001f30:	e02f      	b.n	8001f92 <HAL_RCC_OscConfig+0x8b2>
 8001f32:	1d3b      	adds	r3, r7, #4
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d10c      	bne.n	8001f56 <HAL_RCC_OscConfig+0x876>
 8001f3c:	4b34      	ldr	r3, [pc, #208]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001f3e:	6a1b      	ldr	r3, [r3, #32]
 8001f40:	4a33      	ldr	r2, [pc, #204]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001f42:	f023 0301 	bic.w	r3, r3, #1
 8001f46:	6213      	str	r3, [r2, #32]
 8001f48:	4b31      	ldr	r3, [pc, #196]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001f4a:	6a1b      	ldr	r3, [r3, #32]
 8001f4c:	4a30      	ldr	r2, [pc, #192]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001f4e:	f023 0304 	bic.w	r3, r3, #4
 8001f52:	6213      	str	r3, [r2, #32]
 8001f54:	e01d      	b.n	8001f92 <HAL_RCC_OscConfig+0x8b2>
 8001f56:	1d3b      	adds	r3, r7, #4
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	2b05      	cmp	r3, #5
 8001f5e:	d10c      	bne.n	8001f7a <HAL_RCC_OscConfig+0x89a>
 8001f60:	4b2b      	ldr	r3, [pc, #172]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001f62:	6a1b      	ldr	r3, [r3, #32]
 8001f64:	4a2a      	ldr	r2, [pc, #168]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001f66:	f043 0304 	orr.w	r3, r3, #4
 8001f6a:	6213      	str	r3, [r2, #32]
 8001f6c:	4b28      	ldr	r3, [pc, #160]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001f6e:	6a1b      	ldr	r3, [r3, #32]
 8001f70:	4a27      	ldr	r2, [pc, #156]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001f72:	f043 0301 	orr.w	r3, r3, #1
 8001f76:	6213      	str	r3, [r2, #32]
 8001f78:	e00b      	b.n	8001f92 <HAL_RCC_OscConfig+0x8b2>
 8001f7a:	4b25      	ldr	r3, [pc, #148]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001f7c:	6a1b      	ldr	r3, [r3, #32]
 8001f7e:	4a24      	ldr	r2, [pc, #144]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001f80:	f023 0301 	bic.w	r3, r3, #1
 8001f84:	6213      	str	r3, [r2, #32]
 8001f86:	4b22      	ldr	r3, [pc, #136]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001f88:	6a1b      	ldr	r3, [r3, #32]
 8001f8a:	4a21      	ldr	r2, [pc, #132]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 8001f8c:	f023 0304 	bic.w	r3, r3, #4
 8001f90:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f92:	1d3b      	adds	r3, r7, #4
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d06b      	beq.n	8002074 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f9c:	f7fe fba8 	bl	80006f0 <HAL_GetTick>
 8001fa0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fa4:	e00b      	b.n	8001fbe <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fa6:	f7fe fba3 	bl	80006f0 <HAL_GetTick>
 8001faa:	4602      	mov	r2, r0
 8001fac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e291      	b.n	80024e2 <HAL_RCC_OscConfig+0xe02>
 8001fbe:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001fc2:	2202      	movs	r2, #2
 8001fc4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	fa93 f2a3 	rbit	r2, r3
 8001fd0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001fda:	2202      	movs	r2, #2
 8001fdc:	601a      	str	r2, [r3, #0]
 8001fde:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	fa93 f2a3 	rbit	r2, r3
 8001fe8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001fec:	601a      	str	r2, [r3, #0]
  return result;
 8001fee:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001ff2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ff4:	fab3 f383 	clz	r3, r3
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	095b      	lsrs	r3, r3, #5
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	f043 0302 	orr.w	r3, r3, #2
 8002002:	b2db      	uxtb	r3, r3
 8002004:	2b02      	cmp	r3, #2
 8002006:	d109      	bne.n	800201c <HAL_RCC_OscConfig+0x93c>
 8002008:	4b01      	ldr	r3, [pc, #4]	; (8002010 <HAL_RCC_OscConfig+0x930>)
 800200a:	6a1b      	ldr	r3, [r3, #32]
 800200c:	e014      	b.n	8002038 <HAL_RCC_OscConfig+0x958>
 800200e:	bf00      	nop
 8002010:	40021000 	.word	0x40021000
 8002014:	10908120 	.word	0x10908120
 8002018:	40007000 	.word	0x40007000
 800201c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002020:	2202      	movs	r2, #2
 8002022:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002024:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	fa93 f2a3 	rbit	r2, r3
 800202e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002032:	601a      	str	r2, [r3, #0]
 8002034:	4bbb      	ldr	r3, [pc, #748]	; (8002324 <HAL_RCC_OscConfig+0xc44>)
 8002036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002038:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800203c:	2102      	movs	r1, #2
 800203e:	6011      	str	r1, [r2, #0]
 8002040:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002044:	6812      	ldr	r2, [r2, #0]
 8002046:	fa92 f1a2 	rbit	r1, r2
 800204a:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800204e:	6011      	str	r1, [r2, #0]
  return result;
 8002050:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002054:	6812      	ldr	r2, [r2, #0]
 8002056:	fab2 f282 	clz	r2, r2
 800205a:	b2d2      	uxtb	r2, r2
 800205c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002060:	b2d2      	uxtb	r2, r2
 8002062:	f002 021f 	and.w	r2, r2, #31
 8002066:	2101      	movs	r1, #1
 8002068:	fa01 f202 	lsl.w	r2, r1, r2
 800206c:	4013      	ands	r3, r2
 800206e:	2b00      	cmp	r3, #0
 8002070:	d099      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x8c6>
 8002072:	e063      	b.n	800213c <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002074:	f7fe fb3c 	bl	80006f0 <HAL_GetTick>
 8002078:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800207c:	e00b      	b.n	8002096 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800207e:	f7fe fb37 	bl	80006f0 <HAL_GetTick>
 8002082:	4602      	mov	r2, r0
 8002084:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	f241 3288 	movw	r2, #5000	; 0x1388
 800208e:	4293      	cmp	r3, r2
 8002090:	d901      	bls.n	8002096 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e225      	b.n	80024e2 <HAL_RCC_OscConfig+0xe02>
 8002096:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800209a:	2202      	movs	r2, #2
 800209c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800209e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	fa93 f2a3 	rbit	r2, r3
 80020a8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80020ac:	601a      	str	r2, [r3, #0]
 80020ae:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80020b2:	2202      	movs	r2, #2
 80020b4:	601a      	str	r2, [r3, #0]
 80020b6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	fa93 f2a3 	rbit	r2, r3
 80020c0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80020c4:	601a      	str	r2, [r3, #0]
  return result;
 80020c6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80020ca:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020cc:	fab3 f383 	clz	r3, r3
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	095b      	lsrs	r3, r3, #5
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	f043 0302 	orr.w	r3, r3, #2
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	2b02      	cmp	r3, #2
 80020de:	d102      	bne.n	80020e6 <HAL_RCC_OscConfig+0xa06>
 80020e0:	4b90      	ldr	r3, [pc, #576]	; (8002324 <HAL_RCC_OscConfig+0xc44>)
 80020e2:	6a1b      	ldr	r3, [r3, #32]
 80020e4:	e00d      	b.n	8002102 <HAL_RCC_OscConfig+0xa22>
 80020e6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80020ea:	2202      	movs	r2, #2
 80020ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ee:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	fa93 f2a3 	rbit	r2, r3
 80020f8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80020fc:	601a      	str	r2, [r3, #0]
 80020fe:	4b89      	ldr	r3, [pc, #548]	; (8002324 <HAL_RCC_OscConfig+0xc44>)
 8002100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002102:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002106:	2102      	movs	r1, #2
 8002108:	6011      	str	r1, [r2, #0]
 800210a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800210e:	6812      	ldr	r2, [r2, #0]
 8002110:	fa92 f1a2 	rbit	r1, r2
 8002114:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002118:	6011      	str	r1, [r2, #0]
  return result;
 800211a:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800211e:	6812      	ldr	r2, [r2, #0]
 8002120:	fab2 f282 	clz	r2, r2
 8002124:	b2d2      	uxtb	r2, r2
 8002126:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800212a:	b2d2      	uxtb	r2, r2
 800212c:	f002 021f 	and.w	r2, r2, #31
 8002130:	2101      	movs	r1, #1
 8002132:	fa01 f202 	lsl.w	r2, r1, r2
 8002136:	4013      	ands	r3, r2
 8002138:	2b00      	cmp	r3, #0
 800213a:	d1a0      	bne.n	800207e <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800213c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002140:	2b01      	cmp	r3, #1
 8002142:	d105      	bne.n	8002150 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002144:	4b77      	ldr	r3, [pc, #476]	; (8002324 <HAL_RCC_OscConfig+0xc44>)
 8002146:	69db      	ldr	r3, [r3, #28]
 8002148:	4a76      	ldr	r2, [pc, #472]	; (8002324 <HAL_RCC_OscConfig+0xc44>)
 800214a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800214e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002150:	1d3b      	adds	r3, r7, #4
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	69db      	ldr	r3, [r3, #28]
 8002156:	2b00      	cmp	r3, #0
 8002158:	f000 81c2 	beq.w	80024e0 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800215c:	4b71      	ldr	r3, [pc, #452]	; (8002324 <HAL_RCC_OscConfig+0xc44>)
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f003 030c 	and.w	r3, r3, #12
 8002164:	2b08      	cmp	r3, #8
 8002166:	f000 819c 	beq.w	80024a2 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800216a:	1d3b      	adds	r3, r7, #4
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	69db      	ldr	r3, [r3, #28]
 8002170:	2b02      	cmp	r3, #2
 8002172:	f040 8114 	bne.w	800239e <HAL_RCC_OscConfig+0xcbe>
 8002176:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800217a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800217e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002180:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	fa93 f2a3 	rbit	r2, r3
 800218a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800218e:	601a      	str	r2, [r3, #0]
  return result;
 8002190:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002194:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002196:	fab3 f383 	clz	r3, r3
 800219a:	b2db      	uxtb	r3, r3
 800219c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80021a0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	461a      	mov	r2, r3
 80021a8:	2300      	movs	r3, #0
 80021aa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ac:	f7fe faa0 	bl	80006f0 <HAL_GetTick>
 80021b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021b4:	e009      	b.n	80021ca <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021b6:	f7fe fa9b 	bl	80006f0 <HAL_GetTick>
 80021ba:	4602      	mov	r2, r0
 80021bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d901      	bls.n	80021ca <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 80021c6:	2303      	movs	r3, #3
 80021c8:	e18b      	b.n	80024e2 <HAL_RCC_OscConfig+0xe02>
 80021ca:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80021ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80021d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	fa93 f2a3 	rbit	r2, r3
 80021de:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80021e2:	601a      	str	r2, [r3, #0]
  return result;
 80021e4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80021e8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ea:	fab3 f383 	clz	r3, r3
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	095b      	lsrs	r3, r3, #5
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	f043 0301 	orr.w	r3, r3, #1
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d102      	bne.n	8002204 <HAL_RCC_OscConfig+0xb24>
 80021fe:	4b49      	ldr	r3, [pc, #292]	; (8002324 <HAL_RCC_OscConfig+0xc44>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	e01b      	b.n	800223c <HAL_RCC_OscConfig+0xb5c>
 8002204:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002208:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800220c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800220e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	fa93 f2a3 	rbit	r2, r3
 8002218:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800221c:	601a      	str	r2, [r3, #0]
 800221e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002222:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	fa93 f2a3 	rbit	r2, r3
 8002232:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002236:	601a      	str	r2, [r3, #0]
 8002238:	4b3a      	ldr	r3, [pc, #232]	; (8002324 <HAL_RCC_OscConfig+0xc44>)
 800223a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002240:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002244:	6011      	str	r1, [r2, #0]
 8002246:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800224a:	6812      	ldr	r2, [r2, #0]
 800224c:	fa92 f1a2 	rbit	r1, r2
 8002250:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002254:	6011      	str	r1, [r2, #0]
  return result;
 8002256:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800225a:	6812      	ldr	r2, [r2, #0]
 800225c:	fab2 f282 	clz	r2, r2
 8002260:	b2d2      	uxtb	r2, r2
 8002262:	f042 0220 	orr.w	r2, r2, #32
 8002266:	b2d2      	uxtb	r2, r2
 8002268:	f002 021f 	and.w	r2, r2, #31
 800226c:	2101      	movs	r1, #1
 800226e:	fa01 f202 	lsl.w	r2, r1, r2
 8002272:	4013      	ands	r3, r2
 8002274:	2b00      	cmp	r3, #0
 8002276:	d19e      	bne.n	80021b6 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002278:	4b2a      	ldr	r3, [pc, #168]	; (8002324 <HAL_RCC_OscConfig+0xc44>)
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002280:	1d3b      	adds	r3, r7, #4
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002286:	1d3b      	adds	r3, r7, #4
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	6a1b      	ldr	r3, [r3, #32]
 800228c:	430b      	orrs	r3, r1
 800228e:	4925      	ldr	r1, [pc, #148]	; (8002324 <HAL_RCC_OscConfig+0xc44>)
 8002290:	4313      	orrs	r3, r2
 8002292:	604b      	str	r3, [r1, #4]
 8002294:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002298:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800229c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800229e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	fa93 f2a3 	rbit	r2, r3
 80022a8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80022ac:	601a      	str	r2, [r3, #0]
  return result;
 80022ae:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80022b2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022b4:	fab3 f383 	clz	r3, r3
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80022be:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	461a      	mov	r2, r3
 80022c6:	2301      	movs	r3, #1
 80022c8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ca:	f7fe fa11 	bl	80006f0 <HAL_GetTick>
 80022ce:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022d2:	e009      	b.n	80022e8 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022d4:	f7fe fa0c 	bl	80006f0 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80022de:	1ad3      	subs	r3, r2, r3
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d901      	bls.n	80022e8 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80022e4:	2303      	movs	r3, #3
 80022e6:	e0fc      	b.n	80024e2 <HAL_RCC_OscConfig+0xe02>
 80022e8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80022ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	fa93 f2a3 	rbit	r2, r3
 80022fc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002300:	601a      	str	r2, [r3, #0]
  return result;
 8002302:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002306:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002308:	fab3 f383 	clz	r3, r3
 800230c:	b2db      	uxtb	r3, r3
 800230e:	095b      	lsrs	r3, r3, #5
 8002310:	b2db      	uxtb	r3, r3
 8002312:	f043 0301 	orr.w	r3, r3, #1
 8002316:	b2db      	uxtb	r3, r3
 8002318:	2b01      	cmp	r3, #1
 800231a:	d105      	bne.n	8002328 <HAL_RCC_OscConfig+0xc48>
 800231c:	4b01      	ldr	r3, [pc, #4]	; (8002324 <HAL_RCC_OscConfig+0xc44>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	e01e      	b.n	8002360 <HAL_RCC_OscConfig+0xc80>
 8002322:	bf00      	nop
 8002324:	40021000 	.word	0x40021000
 8002328:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800232c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002330:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002332:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	fa93 f2a3 	rbit	r2, r3
 800233c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002340:	601a      	str	r2, [r3, #0]
 8002342:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002346:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	fa93 f2a3 	rbit	r2, r3
 8002356:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800235a:	601a      	str	r2, [r3, #0]
 800235c:	4b63      	ldr	r3, [pc, #396]	; (80024ec <HAL_RCC_OscConfig+0xe0c>)
 800235e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002360:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002364:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002368:	6011      	str	r1, [r2, #0]
 800236a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800236e:	6812      	ldr	r2, [r2, #0]
 8002370:	fa92 f1a2 	rbit	r1, r2
 8002374:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002378:	6011      	str	r1, [r2, #0]
  return result;
 800237a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800237e:	6812      	ldr	r2, [r2, #0]
 8002380:	fab2 f282 	clz	r2, r2
 8002384:	b2d2      	uxtb	r2, r2
 8002386:	f042 0220 	orr.w	r2, r2, #32
 800238a:	b2d2      	uxtb	r2, r2
 800238c:	f002 021f 	and.w	r2, r2, #31
 8002390:	2101      	movs	r1, #1
 8002392:	fa01 f202 	lsl.w	r2, r1, r2
 8002396:	4013      	ands	r3, r2
 8002398:	2b00      	cmp	r3, #0
 800239a:	d09b      	beq.n	80022d4 <HAL_RCC_OscConfig+0xbf4>
 800239c:	e0a0      	b.n	80024e0 <HAL_RCC_OscConfig+0xe00>
 800239e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80023a2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80023a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	fa93 f2a3 	rbit	r2, r3
 80023b2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023b6:	601a      	str	r2, [r3, #0]
  return result;
 80023b8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023bc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023be:	fab3 f383 	clz	r3, r3
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80023c8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	461a      	mov	r2, r3
 80023d0:	2300      	movs	r3, #0
 80023d2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023d4:	f7fe f98c 	bl	80006f0 <HAL_GetTick>
 80023d8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023dc:	e009      	b.n	80023f2 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023de:	f7fe f987 	bl	80006f0 <HAL_GetTick>
 80023e2:	4602      	mov	r2, r0
 80023e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d901      	bls.n	80023f2 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80023ee:	2303      	movs	r3, #3
 80023f0:	e077      	b.n	80024e2 <HAL_RCC_OscConfig+0xe02>
 80023f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023f6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80023fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023fc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	fa93 f2a3 	rbit	r2, r3
 8002406:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800240a:	601a      	str	r2, [r3, #0]
  return result;
 800240c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002410:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002412:	fab3 f383 	clz	r3, r3
 8002416:	b2db      	uxtb	r3, r3
 8002418:	095b      	lsrs	r3, r3, #5
 800241a:	b2db      	uxtb	r3, r3
 800241c:	f043 0301 	orr.w	r3, r3, #1
 8002420:	b2db      	uxtb	r3, r3
 8002422:	2b01      	cmp	r3, #1
 8002424:	d102      	bne.n	800242c <HAL_RCC_OscConfig+0xd4c>
 8002426:	4b31      	ldr	r3, [pc, #196]	; (80024ec <HAL_RCC_OscConfig+0xe0c>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	e01b      	b.n	8002464 <HAL_RCC_OscConfig+0xd84>
 800242c:	f107 0320 	add.w	r3, r7, #32
 8002430:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002434:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002436:	f107 0320 	add.w	r3, r7, #32
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	fa93 f2a3 	rbit	r2, r3
 8002440:	f107 031c 	add.w	r3, r7, #28
 8002444:	601a      	str	r2, [r3, #0]
 8002446:	f107 0318 	add.w	r3, r7, #24
 800244a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800244e:	601a      	str	r2, [r3, #0]
 8002450:	f107 0318 	add.w	r3, r7, #24
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	fa93 f2a3 	rbit	r2, r3
 800245a:	f107 0314 	add.w	r3, r7, #20
 800245e:	601a      	str	r2, [r3, #0]
 8002460:	4b22      	ldr	r3, [pc, #136]	; (80024ec <HAL_RCC_OscConfig+0xe0c>)
 8002462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002464:	f107 0210 	add.w	r2, r7, #16
 8002468:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800246c:	6011      	str	r1, [r2, #0]
 800246e:	f107 0210 	add.w	r2, r7, #16
 8002472:	6812      	ldr	r2, [r2, #0]
 8002474:	fa92 f1a2 	rbit	r1, r2
 8002478:	f107 020c 	add.w	r2, r7, #12
 800247c:	6011      	str	r1, [r2, #0]
  return result;
 800247e:	f107 020c 	add.w	r2, r7, #12
 8002482:	6812      	ldr	r2, [r2, #0]
 8002484:	fab2 f282 	clz	r2, r2
 8002488:	b2d2      	uxtb	r2, r2
 800248a:	f042 0220 	orr.w	r2, r2, #32
 800248e:	b2d2      	uxtb	r2, r2
 8002490:	f002 021f 	and.w	r2, r2, #31
 8002494:	2101      	movs	r1, #1
 8002496:	fa01 f202 	lsl.w	r2, r1, r2
 800249a:	4013      	ands	r3, r2
 800249c:	2b00      	cmp	r3, #0
 800249e:	d19e      	bne.n	80023de <HAL_RCC_OscConfig+0xcfe>
 80024a0:	e01e      	b.n	80024e0 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024a2:	1d3b      	adds	r3, r7, #4
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	69db      	ldr	r3, [r3, #28]
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d101      	bne.n	80024b0 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e018      	b.n	80024e2 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024b0:	4b0e      	ldr	r3, [pc, #56]	; (80024ec <HAL_RCC_OscConfig+0xe0c>)
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80024b8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80024bc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80024c0:	1d3b      	adds	r3, r7, #4
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6a1b      	ldr	r3, [r3, #32]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d108      	bne.n	80024dc <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80024ca:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80024ce:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80024d2:	1d3b      	adds	r3, r7, #4
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80024d8:	429a      	cmp	r2, r3
 80024da:	d001      	beq.n	80024e0 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e000      	b.n	80024e2 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	40021000 	.word	0x40021000

080024f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b09e      	sub	sp, #120	; 0x78
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80024fa:	2300      	movs	r3, #0
 80024fc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d101      	bne.n	8002508 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e162      	b.n	80027ce <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002508:	4b90      	ldr	r3, [pc, #576]	; (800274c <HAL_RCC_ClockConfig+0x25c>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0307 	and.w	r3, r3, #7
 8002510:	683a      	ldr	r2, [r7, #0]
 8002512:	429a      	cmp	r2, r3
 8002514:	d910      	bls.n	8002538 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002516:	4b8d      	ldr	r3, [pc, #564]	; (800274c <HAL_RCC_ClockConfig+0x25c>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f023 0207 	bic.w	r2, r3, #7
 800251e:	498b      	ldr	r1, [pc, #556]	; (800274c <HAL_RCC_ClockConfig+0x25c>)
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	4313      	orrs	r3, r2
 8002524:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002526:	4b89      	ldr	r3, [pc, #548]	; (800274c <HAL_RCC_ClockConfig+0x25c>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0307 	and.w	r3, r3, #7
 800252e:	683a      	ldr	r2, [r7, #0]
 8002530:	429a      	cmp	r2, r3
 8002532:	d001      	beq.n	8002538 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e14a      	b.n	80027ce <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0302 	and.w	r3, r3, #2
 8002540:	2b00      	cmp	r3, #0
 8002542:	d008      	beq.n	8002556 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002544:	4b82      	ldr	r3, [pc, #520]	; (8002750 <HAL_RCC_ClockConfig+0x260>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	497f      	ldr	r1, [pc, #508]	; (8002750 <HAL_RCC_ClockConfig+0x260>)
 8002552:	4313      	orrs	r3, r2
 8002554:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	2b00      	cmp	r3, #0
 8002560:	f000 80dc 	beq.w	800271c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	2b01      	cmp	r3, #1
 800256a:	d13c      	bne.n	80025e6 <HAL_RCC_ClockConfig+0xf6>
 800256c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002570:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002572:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002574:	fa93 f3a3 	rbit	r3, r3
 8002578:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800257a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800257c:	fab3 f383 	clz	r3, r3
 8002580:	b2db      	uxtb	r3, r3
 8002582:	095b      	lsrs	r3, r3, #5
 8002584:	b2db      	uxtb	r3, r3
 8002586:	f043 0301 	orr.w	r3, r3, #1
 800258a:	b2db      	uxtb	r3, r3
 800258c:	2b01      	cmp	r3, #1
 800258e:	d102      	bne.n	8002596 <HAL_RCC_ClockConfig+0xa6>
 8002590:	4b6f      	ldr	r3, [pc, #444]	; (8002750 <HAL_RCC_ClockConfig+0x260>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	e00f      	b.n	80025b6 <HAL_RCC_ClockConfig+0xc6>
 8002596:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800259a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800259c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800259e:	fa93 f3a3 	rbit	r3, r3
 80025a2:	667b      	str	r3, [r7, #100]	; 0x64
 80025a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025a8:	663b      	str	r3, [r7, #96]	; 0x60
 80025aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80025ac:	fa93 f3a3 	rbit	r3, r3
 80025b0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80025b2:	4b67      	ldr	r3, [pc, #412]	; (8002750 <HAL_RCC_ClockConfig+0x260>)
 80025b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80025ba:	65ba      	str	r2, [r7, #88]	; 0x58
 80025bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80025be:	fa92 f2a2 	rbit	r2, r2
 80025c2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80025c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80025c6:	fab2 f282 	clz	r2, r2
 80025ca:	b2d2      	uxtb	r2, r2
 80025cc:	f042 0220 	orr.w	r2, r2, #32
 80025d0:	b2d2      	uxtb	r2, r2
 80025d2:	f002 021f 	and.w	r2, r2, #31
 80025d6:	2101      	movs	r1, #1
 80025d8:	fa01 f202 	lsl.w	r2, r1, r2
 80025dc:	4013      	ands	r3, r2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d17b      	bne.n	80026da <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e0f3      	b.n	80027ce <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d13c      	bne.n	8002668 <HAL_RCC_ClockConfig+0x178>
 80025ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025f2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80025f6:	fa93 f3a3 	rbit	r3, r3
 80025fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80025fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025fe:	fab3 f383 	clz	r3, r3
 8002602:	b2db      	uxtb	r3, r3
 8002604:	095b      	lsrs	r3, r3, #5
 8002606:	b2db      	uxtb	r3, r3
 8002608:	f043 0301 	orr.w	r3, r3, #1
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b01      	cmp	r3, #1
 8002610:	d102      	bne.n	8002618 <HAL_RCC_ClockConfig+0x128>
 8002612:	4b4f      	ldr	r3, [pc, #316]	; (8002750 <HAL_RCC_ClockConfig+0x260>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	e00f      	b.n	8002638 <HAL_RCC_ClockConfig+0x148>
 8002618:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800261c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800261e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002620:	fa93 f3a3 	rbit	r3, r3
 8002624:	647b      	str	r3, [r7, #68]	; 0x44
 8002626:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800262a:	643b      	str	r3, [r7, #64]	; 0x40
 800262c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800262e:	fa93 f3a3 	rbit	r3, r3
 8002632:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002634:	4b46      	ldr	r3, [pc, #280]	; (8002750 <HAL_RCC_ClockConfig+0x260>)
 8002636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002638:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800263c:	63ba      	str	r2, [r7, #56]	; 0x38
 800263e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002640:	fa92 f2a2 	rbit	r2, r2
 8002644:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002646:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002648:	fab2 f282 	clz	r2, r2
 800264c:	b2d2      	uxtb	r2, r2
 800264e:	f042 0220 	orr.w	r2, r2, #32
 8002652:	b2d2      	uxtb	r2, r2
 8002654:	f002 021f 	and.w	r2, r2, #31
 8002658:	2101      	movs	r1, #1
 800265a:	fa01 f202 	lsl.w	r2, r1, r2
 800265e:	4013      	ands	r3, r2
 8002660:	2b00      	cmp	r3, #0
 8002662:	d13a      	bne.n	80026da <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e0b2      	b.n	80027ce <HAL_RCC_ClockConfig+0x2de>
 8002668:	2302      	movs	r3, #2
 800266a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800266c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800266e:	fa93 f3a3 	rbit	r3, r3
 8002672:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002676:	fab3 f383 	clz	r3, r3
 800267a:	b2db      	uxtb	r3, r3
 800267c:	095b      	lsrs	r3, r3, #5
 800267e:	b2db      	uxtb	r3, r3
 8002680:	f043 0301 	orr.w	r3, r3, #1
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2b01      	cmp	r3, #1
 8002688:	d102      	bne.n	8002690 <HAL_RCC_ClockConfig+0x1a0>
 800268a:	4b31      	ldr	r3, [pc, #196]	; (8002750 <HAL_RCC_ClockConfig+0x260>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	e00d      	b.n	80026ac <HAL_RCC_ClockConfig+0x1bc>
 8002690:	2302      	movs	r3, #2
 8002692:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002696:	fa93 f3a3 	rbit	r3, r3
 800269a:	627b      	str	r3, [r7, #36]	; 0x24
 800269c:	2302      	movs	r3, #2
 800269e:	623b      	str	r3, [r7, #32]
 80026a0:	6a3b      	ldr	r3, [r7, #32]
 80026a2:	fa93 f3a3 	rbit	r3, r3
 80026a6:	61fb      	str	r3, [r7, #28]
 80026a8:	4b29      	ldr	r3, [pc, #164]	; (8002750 <HAL_RCC_ClockConfig+0x260>)
 80026aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ac:	2202      	movs	r2, #2
 80026ae:	61ba      	str	r2, [r7, #24]
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	fa92 f2a2 	rbit	r2, r2
 80026b6:	617a      	str	r2, [r7, #20]
  return result;
 80026b8:	697a      	ldr	r2, [r7, #20]
 80026ba:	fab2 f282 	clz	r2, r2
 80026be:	b2d2      	uxtb	r2, r2
 80026c0:	f042 0220 	orr.w	r2, r2, #32
 80026c4:	b2d2      	uxtb	r2, r2
 80026c6:	f002 021f 	and.w	r2, r2, #31
 80026ca:	2101      	movs	r1, #1
 80026cc:	fa01 f202 	lsl.w	r2, r1, r2
 80026d0:	4013      	ands	r3, r2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d101      	bne.n	80026da <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e079      	b.n	80027ce <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026da:	4b1d      	ldr	r3, [pc, #116]	; (8002750 <HAL_RCC_ClockConfig+0x260>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f023 0203 	bic.w	r2, r3, #3
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	491a      	ldr	r1, [pc, #104]	; (8002750 <HAL_RCC_ClockConfig+0x260>)
 80026e8:	4313      	orrs	r3, r2
 80026ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026ec:	f7fe f800 	bl	80006f0 <HAL_GetTick>
 80026f0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026f2:	e00a      	b.n	800270a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026f4:	f7fd fffc 	bl	80006f0 <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002702:	4293      	cmp	r3, r2
 8002704:	d901      	bls.n	800270a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e061      	b.n	80027ce <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800270a:	4b11      	ldr	r3, [pc, #68]	; (8002750 <HAL_RCC_ClockConfig+0x260>)
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f003 020c 	and.w	r2, r3, #12
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	429a      	cmp	r2, r3
 800271a:	d1eb      	bne.n	80026f4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800271c:	4b0b      	ldr	r3, [pc, #44]	; (800274c <HAL_RCC_ClockConfig+0x25c>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0307 	and.w	r3, r3, #7
 8002724:	683a      	ldr	r2, [r7, #0]
 8002726:	429a      	cmp	r2, r3
 8002728:	d214      	bcs.n	8002754 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800272a:	4b08      	ldr	r3, [pc, #32]	; (800274c <HAL_RCC_ClockConfig+0x25c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f023 0207 	bic.w	r2, r3, #7
 8002732:	4906      	ldr	r1, [pc, #24]	; (800274c <HAL_RCC_ClockConfig+0x25c>)
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	4313      	orrs	r3, r2
 8002738:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800273a:	4b04      	ldr	r3, [pc, #16]	; (800274c <HAL_RCC_ClockConfig+0x25c>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0307 	and.w	r3, r3, #7
 8002742:	683a      	ldr	r2, [r7, #0]
 8002744:	429a      	cmp	r2, r3
 8002746:	d005      	beq.n	8002754 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e040      	b.n	80027ce <HAL_RCC_ClockConfig+0x2de>
 800274c:	40022000 	.word	0x40022000
 8002750:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0304 	and.w	r3, r3, #4
 800275c:	2b00      	cmp	r3, #0
 800275e:	d008      	beq.n	8002772 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002760:	4b1d      	ldr	r3, [pc, #116]	; (80027d8 <HAL_RCC_ClockConfig+0x2e8>)
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	491a      	ldr	r1, [pc, #104]	; (80027d8 <HAL_RCC_ClockConfig+0x2e8>)
 800276e:	4313      	orrs	r3, r2
 8002770:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0308 	and.w	r3, r3, #8
 800277a:	2b00      	cmp	r3, #0
 800277c:	d009      	beq.n	8002792 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800277e:	4b16      	ldr	r3, [pc, #88]	; (80027d8 <HAL_RCC_ClockConfig+0x2e8>)
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	691b      	ldr	r3, [r3, #16]
 800278a:	00db      	lsls	r3, r3, #3
 800278c:	4912      	ldr	r1, [pc, #72]	; (80027d8 <HAL_RCC_ClockConfig+0x2e8>)
 800278e:	4313      	orrs	r3, r2
 8002790:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002792:	f000 f829 	bl	80027e8 <HAL_RCC_GetSysClockFreq>
 8002796:	4601      	mov	r1, r0
 8002798:	4b0f      	ldr	r3, [pc, #60]	; (80027d8 <HAL_RCC_ClockConfig+0x2e8>)
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027a0:	22f0      	movs	r2, #240	; 0xf0
 80027a2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a4:	693a      	ldr	r2, [r7, #16]
 80027a6:	fa92 f2a2 	rbit	r2, r2
 80027aa:	60fa      	str	r2, [r7, #12]
  return result;
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	fab2 f282 	clz	r2, r2
 80027b2:	b2d2      	uxtb	r2, r2
 80027b4:	40d3      	lsrs	r3, r2
 80027b6:	4a09      	ldr	r2, [pc, #36]	; (80027dc <HAL_RCC_ClockConfig+0x2ec>)
 80027b8:	5cd3      	ldrb	r3, [r2, r3]
 80027ba:	fa21 f303 	lsr.w	r3, r1, r3
 80027be:	4a08      	ldr	r2, [pc, #32]	; (80027e0 <HAL_RCC_ClockConfig+0x2f0>)
 80027c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80027c2:	4b08      	ldr	r3, [pc, #32]	; (80027e4 <HAL_RCC_ClockConfig+0x2f4>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4618      	mov	r0, r3
 80027c8:	f7fd ff4e 	bl	8000668 <HAL_InitTick>
  
  return HAL_OK;
 80027cc:	2300      	movs	r3, #0
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3778      	adds	r7, #120	; 0x78
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	40021000 	.word	0x40021000
 80027dc:	0800292c 	.word	0x0800292c
 80027e0:	20000000 	.word	0x20000000
 80027e4:	20000004 	.word	0x20000004

080027e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b08b      	sub	sp, #44	; 0x2c
 80027ec:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80027ee:	2300      	movs	r3, #0
 80027f0:	61fb      	str	r3, [r7, #28]
 80027f2:	2300      	movs	r3, #0
 80027f4:	61bb      	str	r3, [r7, #24]
 80027f6:	2300      	movs	r3, #0
 80027f8:	627b      	str	r3, [r7, #36]	; 0x24
 80027fa:	2300      	movs	r3, #0
 80027fc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80027fe:	2300      	movs	r3, #0
 8002800:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002802:	4b29      	ldr	r3, [pc, #164]	; (80028a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	f003 030c 	and.w	r3, r3, #12
 800280e:	2b04      	cmp	r3, #4
 8002810:	d002      	beq.n	8002818 <HAL_RCC_GetSysClockFreq+0x30>
 8002812:	2b08      	cmp	r3, #8
 8002814:	d003      	beq.n	800281e <HAL_RCC_GetSysClockFreq+0x36>
 8002816:	e03c      	b.n	8002892 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002818:	4b24      	ldr	r3, [pc, #144]	; (80028ac <HAL_RCC_GetSysClockFreq+0xc4>)
 800281a:	623b      	str	r3, [r7, #32]
      break;
 800281c:	e03c      	b.n	8002898 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002824:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002828:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800282a:	68ba      	ldr	r2, [r7, #8]
 800282c:	fa92 f2a2 	rbit	r2, r2
 8002830:	607a      	str	r2, [r7, #4]
  return result;
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	fab2 f282 	clz	r2, r2
 8002838:	b2d2      	uxtb	r2, r2
 800283a:	40d3      	lsrs	r3, r2
 800283c:	4a1c      	ldr	r2, [pc, #112]	; (80028b0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800283e:	5cd3      	ldrb	r3, [r2, r3]
 8002840:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002842:	4b19      	ldr	r3, [pc, #100]	; (80028a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002846:	f003 030f 	and.w	r3, r3, #15
 800284a:	220f      	movs	r2, #15
 800284c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800284e:	693a      	ldr	r2, [r7, #16]
 8002850:	fa92 f2a2 	rbit	r2, r2
 8002854:	60fa      	str	r2, [r7, #12]
  return result;
 8002856:	68fa      	ldr	r2, [r7, #12]
 8002858:	fab2 f282 	clz	r2, r2
 800285c:	b2d2      	uxtb	r2, r2
 800285e:	40d3      	lsrs	r3, r2
 8002860:	4a14      	ldr	r2, [pc, #80]	; (80028b4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002862:	5cd3      	ldrb	r3, [r2, r3]
 8002864:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d008      	beq.n	8002882 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002870:	4a0e      	ldr	r2, [pc, #56]	; (80028ac <HAL_RCC_GetSysClockFreq+0xc4>)
 8002872:	69bb      	ldr	r3, [r7, #24]
 8002874:	fbb2 f2f3 	udiv	r2, r2, r3
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	fb02 f303 	mul.w	r3, r2, r3
 800287e:	627b      	str	r3, [r7, #36]	; 0x24
 8002880:	e004      	b.n	800288c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	4a0c      	ldr	r2, [pc, #48]	; (80028b8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002886:	fb02 f303 	mul.w	r3, r2, r3
 800288a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800288c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288e:	623b      	str	r3, [r7, #32]
      break;
 8002890:	e002      	b.n	8002898 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002892:	4b06      	ldr	r3, [pc, #24]	; (80028ac <HAL_RCC_GetSysClockFreq+0xc4>)
 8002894:	623b      	str	r3, [r7, #32]
      break;
 8002896:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002898:	6a3b      	ldr	r3, [r7, #32]
}
 800289a:	4618      	mov	r0, r3
 800289c:	372c      	adds	r7, #44	; 0x2c
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	40021000 	.word	0x40021000
 80028ac:	007a1200 	.word	0x007a1200
 80028b0:	0800293c 	.word	0x0800293c
 80028b4:	0800294c 	.word	0x0800294c
 80028b8:	003d0900 	.word	0x003d0900

080028bc <__libc_init_array>:
 80028bc:	b570      	push	{r4, r5, r6, lr}
 80028be:	4e0d      	ldr	r6, [pc, #52]	; (80028f4 <__libc_init_array+0x38>)
 80028c0:	4c0d      	ldr	r4, [pc, #52]	; (80028f8 <__libc_init_array+0x3c>)
 80028c2:	1ba4      	subs	r4, r4, r6
 80028c4:	10a4      	asrs	r4, r4, #2
 80028c6:	2500      	movs	r5, #0
 80028c8:	42a5      	cmp	r5, r4
 80028ca:	d109      	bne.n	80028e0 <__libc_init_array+0x24>
 80028cc:	4e0b      	ldr	r6, [pc, #44]	; (80028fc <__libc_init_array+0x40>)
 80028ce:	4c0c      	ldr	r4, [pc, #48]	; (8002900 <__libc_init_array+0x44>)
 80028d0:	f000 f820 	bl	8002914 <_init>
 80028d4:	1ba4      	subs	r4, r4, r6
 80028d6:	10a4      	asrs	r4, r4, #2
 80028d8:	2500      	movs	r5, #0
 80028da:	42a5      	cmp	r5, r4
 80028dc:	d105      	bne.n	80028ea <__libc_init_array+0x2e>
 80028de:	bd70      	pop	{r4, r5, r6, pc}
 80028e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80028e4:	4798      	blx	r3
 80028e6:	3501      	adds	r5, #1
 80028e8:	e7ee      	b.n	80028c8 <__libc_init_array+0xc>
 80028ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80028ee:	4798      	blx	r3
 80028f0:	3501      	adds	r5, #1
 80028f2:	e7f2      	b.n	80028da <__libc_init_array+0x1e>
 80028f4:	0800295c 	.word	0x0800295c
 80028f8:	0800295c 	.word	0x0800295c
 80028fc:	0800295c 	.word	0x0800295c
 8002900:	08002960 	.word	0x08002960

08002904 <memset>:
 8002904:	4402      	add	r2, r0
 8002906:	4603      	mov	r3, r0
 8002908:	4293      	cmp	r3, r2
 800290a:	d100      	bne.n	800290e <memset+0xa>
 800290c:	4770      	bx	lr
 800290e:	f803 1b01 	strb.w	r1, [r3], #1
 8002912:	e7f9      	b.n	8002908 <memset+0x4>

08002914 <_init>:
 8002914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002916:	bf00      	nop
 8002918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800291a:	bc08      	pop	{r3}
 800291c:	469e      	mov	lr, r3
 800291e:	4770      	bx	lr

08002920 <_fini>:
 8002920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002922:	bf00      	nop
 8002924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002926:	bc08      	pop	{r3}
 8002928:	469e      	mov	lr, r3
 800292a:	4770      	bx	lr
