INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/DFileFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/NextState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/OutputFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OutputFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/SignExtend.v:34]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/SignExtend.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/PCJump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCJump
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/PCAddImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddImm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/PCAddFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddFour
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/InstructionMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/DataSelector_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/DataSelector_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/DataSelector_2to1_sa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_2to1_sa
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/DataSelector_2to1_sa.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/DataSelector_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/DataMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/ALUoutDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUoutDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/VivadoProject/MulCPU/MulCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
