

================================================================
== Vivado HLS Report for 'cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s'
================================================================
* Date:           Thu Jul 14 12:54:50 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.434 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.43>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%output_V_read_1 = call i1152 @_ssdm_op_Read.ap_auto.i1152(i1152 %output_V_read)" [firmware/nnet_utils/nnet_conv2d_stream.h:98]   --->   Operation 2 'read' 'output_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_V_read_1 = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %data_V_read)" [firmware/nnet_utils/nnet_conv2d_stream.h:98]   --->   Operation 3 'read' 'data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:102]   --->   Operation 4 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i128 %data_V_read_1 to i16" [firmware/nnet_utils/nnet_conv2d_stream.h:110]   --->   Operation 5 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.71ns)   --->   "%DataOut_V_1 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_0, i64 0, i64 4), i16 %trunc_ln203, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 6 'memshiftread' 'DataOut_V_1' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_1 : Operation 7 [1/1] (0.71ns)   --->   "%DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_0, i64 0, i64 4), i16 %DataOut_V_1, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 7 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%DataIn_V_assign_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 16, i32 31)" [firmware/nnet_utils/nnet_conv2d_stream.h:110]   --->   Operation 8 'partselect' 'DataIn_V_assign_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.71ns)   --->   "%DataOut_V_3 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_1, i64 0, i64 4), i16 %DataIn_V_assign_2, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 9 'memshiftread' 'DataOut_V_3' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_1 : Operation 10 [1/1] (0.71ns)   --->   "%DataOut_V_2 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_1, i64 0, i64 4), i16 %DataOut_V_3, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 10 'memshiftread' 'DataOut_V_2' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%DataIn_V_assign_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 32, i32 47)" [firmware/nnet_utils/nnet_conv2d_stream.h:110]   --->   Operation 11 'partselect' 'DataIn_V_assign_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.71ns)   --->   "%DataOut_V_5 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_2, i64 0, i64 4), i16 %DataIn_V_assign_4, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 12 'memshiftread' 'DataOut_V_5' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_1 : Operation 13 [1/1] (0.71ns)   --->   "%DataOut_V_4 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_2, i64 0, i64 4), i16 %DataOut_V_5, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 13 'memshiftread' 'DataOut_V_4' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%DataIn_V_assign_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 48, i32 63)" [firmware/nnet_utils/nnet_conv2d_stream.h:110]   --->   Operation 14 'partselect' 'DataIn_V_assign_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.71ns)   --->   "%DataOut_V_7 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_3, i64 0, i64 4), i16 %DataIn_V_assign_6, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 15 'memshiftread' 'DataOut_V_7' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_1 : Operation 16 [1/1] (0.71ns)   --->   "%DataOut_V_6 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_3, i64 0, i64 4), i16 %DataOut_V_7, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 16 'memshiftread' 'DataOut_V_6' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%DataIn_V_assign_8 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 64, i32 79)" [firmware/nnet_utils/nnet_conv2d_stream.h:110]   --->   Operation 17 'partselect' 'DataIn_V_assign_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.71ns)   --->   "%DataOut_V_9 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_4, i64 0, i64 4), i16 %DataIn_V_assign_8, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 18 'memshiftread' 'DataOut_V_9' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_1 : Operation 19 [1/1] (0.71ns)   --->   "%DataOut_V_8 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_4, i64 0, i64 4), i16 %DataOut_V_9, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 19 'memshiftread' 'DataOut_V_8' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%DataIn_V_assign_s = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 80, i32 95)" [firmware/nnet_utils/nnet_conv2d_stream.h:110]   --->   Operation 20 'partselect' 'DataIn_V_assign_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.71ns)   --->   "%DataOut_V_10 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_5, i64 0, i64 4), i16 %DataIn_V_assign_s, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 21 'memshiftread' 'DataOut_V_10' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_1 : Operation 22 [1/1] (0.71ns)   --->   "%DataOut_V_11 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_5, i64 0, i64 4), i16 %DataOut_V_10, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 22 'memshiftread' 'DataOut_V_11' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%DataIn_V_assign_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 96, i32 111)" [firmware/nnet_utils/nnet_conv2d_stream.h:110]   --->   Operation 23 'partselect' 'DataIn_V_assign_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%DataOut_V_12 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_6, i64 0, i64 4), i16 %DataIn_V_assign_1, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 24 'memshiftread' 'DataOut_V_12' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_1 : Operation 25 [1/1] (0.71ns)   --->   "%DataOut_V_13 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_6, i64 0, i64 4), i16 %DataOut_V_12, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 25 'memshiftread' 'DataOut_V_13' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%DataIn_V_assign_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %data_V_read_1, i32 112, i32 127)" [firmware/nnet_utils/nnet_conv2d_stream.h:110]   --->   Operation 26 'partselect' 'DataIn_V_assign_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.71ns)   --->   "%DataOut_V_14 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_0_7, i64 0, i64 4), i16 %DataIn_V_assign_3, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 27 'memshiftread' 'DataOut_V_14' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_1 : Operation 28 [1/1] (0.71ns)   --->   "%DataOut_V14 = call i16 @"_ssdm_op_MemShiftRead.[5 x i16]P"(i16* getelementptr inbounds ([5 x i16]* @layer_in_row_Array_V_1_7, i64 0, i64 4), i16 %DataOut_V_14, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 28 'memshiftread' 'DataOut_V14' <Predicate = true> <Delay = 0.71> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 5> <ShiftMem>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i256 @_ssdm_op_PartSelect.i256.i1152.i32.i32(i1152 %output_V_read_1, i32 896, i32 1151)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 29 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = call i256 @_ssdm_op_PartSelect.i256.i1152.i32.i32(i1152 %output_V_read_1, i32 512, i32 767)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 30 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = call i256 @_ssdm_op_PartSelect.i256.i1152.i32.i32(i1152 %output_V_read_1, i32 128, i32 383)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 31 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_V_write_assign = call i1152 @_ssdm_op_BitConcatenate.i1152.i128.i256.i16.i16.i16.i16.i16.i16.i16.i16.i256.i16.i16.i16.i16.i16.i16.i16.i16.i256(i128 %data_V_read_1, i256 %tmp, i16 %DataOut_V_14, i16 %DataOut_V_12, i16 %DataOut_V_10, i16 %DataOut_V_9, i16 %DataOut_V_7, i16 %DataOut_V_5, i16 %DataOut_V_3, i16 %DataOut_V_1, i256 %tmp_1, i16 %DataOut_V14, i16 %DataOut_V_13, i16 %DataOut_V_11, i16 %DataOut_V_8, i16 %DataOut_V_6, i16 %DataOut_V_4, i16 %DataOut_V_2, i16 %DataOut_V, i256 %tmp_2)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:118]   --->   Operation 32 'bitconcatenate' 'output_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "ret i1152 %output_V_write_assign" [firmware/nnet_utils/nnet_conv2d_stream.h:119]   --->   Operation 33 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	wire read on port 'data_V_read' (firmware/nnet_utils/nnet_conv2d_stream.h:98) [4]  (0 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv2d_stream.h:114) [7]  (0.717 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv2d_stream.h:114) [8]  (0.717 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
