[2025-09-18 01:06:13] START suite=cs trace=cloud9_phase0_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2316319 heartbeat IPC: 4.317 cumulative IPC: 4.317 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4408101 cumulative IPC: 4.537 (Simulation time: 00 hr 01 min 04 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4408101 cumulative IPC: 4.537 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4408102 heartbeat IPC: 4.781 cumulative IPC: 5 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 15560445 heartbeat IPC: 0.8967 cumulative IPC: 0.8967 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 26416045 heartbeat IPC: 0.9212 cumulative IPC: 0.9088 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 37852379 heartbeat IPC: 0.8744 cumulative IPC: 0.897 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 49308307 heartbeat IPC: 0.8729 cumulative IPC: 0.8909 (Simulation time: 00 hr 05 min 37 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 60194153 heartbeat IPC: 0.9186 cumulative IPC: 0.8963 (Simulation time: 00 hr 06 min 43 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 71655671 heartbeat IPC: 0.8725 cumulative IPC: 0.8922 (Simulation time: 00 hr 07 min 48 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 83266616 heartbeat IPC: 0.8613 cumulative IPC: 0.8877 (Simulation time: 00 hr 08 min 46 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 94159986 heartbeat IPC: 0.918 cumulative IPC: 0.8913 (Simulation time: 00 hr 09 min 30 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 105238154 heartbeat IPC: 0.9027 cumulative IPC: 0.8926 (Simulation time: 00 hr 10 min 37 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 112406560 cumulative IPC: 0.8896 (Simulation time: 00 hr 11 min 46 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 112406560 cumulative IPC: 0.8896 (Simulation time: 00 hr 11 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8896 instructions: 100000003 cycles: 112406560
CPU 0 Branch Prediction Accuracy: 99.78% MPKI: 0.0178 Average ROB Occupancy at Mispredict: 5.709e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01526
BRANCH_INDIRECT: 0.00203
BRANCH_CONDITIONAL: 0.00051
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 115825
LQ_STALL: 0
SQ_STALL: 117984


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 222.46153
REPLAY_LOAD: 214.02563
NON_REPLAY_LOAD: 11.948114

== Total ==
ADDR_TRANS: 11568
REPLAY_LOAD: 25041
NON_REPLAY_LOAD: 79216

== Counts ==
ADDR_TRANS: 52
REPLAY_LOAD: 117
NON_REPLAY_LOAD: 6630

cpu0->cpu0_STLB TOTAL        ACCESS:     365117 HIT:     363054 MISS:       2063 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     365117 HIT:     363054 MISS:       2063 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 355.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1582979 HIT:    1024589 MISS:     558390 MSHR_MERGE:      10245
cpu0->cpu0_L2C LOAD         ACCESS:     656055 HIT:     287084 MISS:     368971 MSHR_MERGE:        137
cpu0->cpu0_L2C RFO          ACCESS:      33146 HIT:       6115 MISS:      27031 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     437121 HIT:     279278 MISS:     157843 MSHR_MERGE:      10108
cpu0->cpu0_L2C WRITE        ACCESS:     452585 HIT:     452052 MISS:        533 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       4072 HIT:         60 MISS:       4012 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     359234 ISSUED:     359234 USEFUL:     128682 USELESS:       2116
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 75.06 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7173770 HIT:    7161023 MISS:      12747 MSHR_MERGE:       4356
cpu0->cpu0_L1I LOAD         ACCESS:    7173770 HIT:    7161023 MISS:      12747 MSHR_MERGE:       4356
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 76.44 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22775925 HIT:   21502418 MISS:    1273507 MSHR_MERGE:     510735
cpu0->cpu0_L1D LOAD         ACCESS:   14568136 HIT:   13573780 MISS:     994356 MSHR_MERGE:     346690
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     662432 HIT:     575008 MISS:      87424 MSHR_MERGE:       9537
cpu0->cpu0_L1D WRITE        ACCESS:    7540871 HIT:    7353242 MISS:     187629 MSHR_MERGE:     154482
cpu0->cpu0_L1D TRANSLATION  ACCESS:       4486 HIT:        388 MISS:       4098 MSHR_MERGE:         26
cpu0->cpu0_L1D PREFETCH REQUESTED:     669569 ISSUED:     662432 USEFUL:      74747 USELESS:       3081
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 54.07 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6120689 HIT:    6112906 MISS:       7783 MSHR_MERGE:       3873
cpu0->cpu0_ITLB LOAD         ACCESS:    6120689 HIT:    6112906 MISS:       7783 MSHR_MERGE:       3873
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 14.96 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21853704 HIT:   21455658 MISS:     398046 MSHR_MERGE:      36839
cpu0->cpu0_DTLB LOAD         ACCESS:   21853704 HIT:   21455658 MISS:     398046 MSHR_MERGE:      36839
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.906 cycles
cpu0->LLC TOTAL        ACCESS:     860513 HIT:     560374 MISS:     300139 MSHR_MERGE:        658
cpu0->LLC LOAD         ACCESS:     368834 HIT:     194557 MISS:     174277 MSHR_MERGE:        271
cpu0->LLC RFO          ACCESS:      27031 HIT:      14139 MISS:      12892 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     147735 HIT:      39004 MISS:     108731 MSHR_MERGE:        387
cpu0->LLC WRITE        ACCESS:     312901 HIT:     312548 MISS:        353 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       4012 HIT:        126 MISS:       3886 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.54 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2298
  ROW_BUFFER_MISS:     296821
  AVG DBUS CONGESTED CYCLE: 6.933
Channel 0 WQ ROW_BUFFER_HIT:      19566
  ROW_BUFFER_MISS:     122081
  FULL:          0
Channel 0 REFRESHES ISSUED:       9367

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       127677        50843        77108        51984
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6            1           27          639
  STLB miss resolved @ L2C                0            1            1            1          113
  STLB miss resolved @ LLC                0            2            0           26          132
  STLB miss resolved @ MEM                0            9            0          213         3414

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               5842           68          585           16          355
---------------------------------------------------------------
  STLB miss resolved @ L1D                7            3            0            0           37
  STLB miss resolved @ L2C                2            0            0            0            2
  STLB miss resolved @ LLC                7            1            0            2           19
  STLB miss resolved @ MEM               33            6            0            3          204
[2025-09-18 01:18:00] END   suite=cs trace=cloud9_phase0_core0 (rc=0)
