// Seed: 2437873070
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'h0;
  tri1 id_5;
  generate
    wire id_6;
  endgenerate
  assign id_5 = id_2;
  assign module_1.id_17 = 0;
  wire id_7;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input wand id_2,
    input tri1 id_3,
    output wor id_4,
    output supply1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input wand id_9,
    input uwire id_10,
    inout wand id_11,
    output supply0 id_12
    , id_20,
    output wor id_13,
    input tri1 id_14,
    input uwire id_15,
    input tri1 id_16,
    input tri id_17,
    output supply1 id_18
);
  xnor primCall (
      id_4,
      id_0,
      id_9,
      id_11,
      id_1,
      id_7,
      id_16,
      id_17,
      id_14,
      id_6,
      id_2,
      id_20,
      id_15,
      id_10,
      id_3
  );
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
