$date
	Thu Aug 01 21:11:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! opt $end
$var reg 1 " clk $end
$var reg 1 # ip $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # ip $end
$var wire 1 $ rst $end
$var parameter 3 % s0 $end
$var parameter 3 & s1 $end
$var parameter 3 ' s2 $end
$var parameter 3 ( s3 $end
$var parameter 3 ) s4 $end
$var reg 3 * nt [2:0] $end
$var reg 1 ! opt $end
$var reg 3 + st [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx +
b0 *
0$
0#
0"
x!
$end
#5
0!
b0 +
1"
#10
0"
1$
#15
1"
#20
b1 *
0"
1#
#25
b1 +
1"
#30
b10 *
0"
0#
#35
b0 *
b10 +
1"
#40
b11 *
0"
1#
#45
b100 *
b11 +
1"
#50
0"
#55
1!
b0 *
b100 +
1"
#60
0"
#65
0!
b1 *
b0 +
1"
#70
0"
