// Seed: 4187780245
module module_0;
  always id_1 = id_1;
  assign id_2 = id_2;
  reg id_3 = 1;
  assign id_2 = 1'b0 ^ !1;
  id_4(
      -1 + -1
  );
  assign id_1 = ~id_2;
  assign id_3 = id_1;
  assign module_1.id_1 = 0;
  always begin : LABEL_0
    if (-1) id_3 <= 1;
    id_2 <= -1;
    id_1 <= {1};
  end
  id_5(
      .id_0(id_3), .id_1(-1)
  );
  assign id_1 = 1'b0 ? -1 : 1'd0;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wor id_4,
    input uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    output wor id_10,
    input tri id_11,
    input tri0 id_12,
    id_17,
    output tri id_13,
    input supply1 id_14,
    output uwire id_15
);
  wire id_18;
  module_0 modCall_1 ();
endmodule
