/*
* __regs_ap_dc.h
*
* Copyright (c) 2018-2019 Semidrive Semiconductor.
* All rights reserved.
*
* Description: dc register defs file.
*
* Revision History:
* -----------------
* 011, 12/25/2018 BI create this file
*/

#ifndef _AP_APB_DC_REG_H
#define _AP_APB_DC_REG_H
#define BIT_(x)     (1 << x)

//--------------------------------------------------------------------------
// IP Ref Info     : REG_AP_APB_DC
// RTL version     :
//--------------------------------------------------------------------------

//--------------------------------------------------------------------------
// Address Block Name : DC_APB_AB0
// Description        :
//--------------------------------------------------------------------------
#define DC_APB_AB0_BASE_ADDR 0x0
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_CTRL
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_CTRL (DC_APB_AB0_BASE_ADDR + (0x0<<0))
#define DC_CTRL_SW_RST_FIELD_OFFSET 31
#define DC_CTRL_SW_RST_FIELD_SIZE 1
#define DC_CTRL_UNDERRUN_CLR_MODE_FIELD_OFFSET 3
#define DC_CTRL_UNDERRUN_CLR_MODE_FIELD_SIZE 1
#define DC_CTRL_MLC_DISCARD_MODE_FIELD_OFFSET 2
#define DC_CTRL_MLC_DISCARD_MODE_FIELD_SIZE 1
#define DC_CTRL_MS_MODE_FIELD_OFFSET 1
#define DC_CTRL_MS_MODE_FIELD_SIZE 1
#define DC_CTRL_SF_MODE_FIELD_OFFSET 0
#define DC_CTRL_SF_MODE_FIELD_SIZE 1

#define BIT_AP_APB_DC_DC_CTRL_SW_RST    (BIT_(31))
#define BIT_AP_APB_DC_DC_CTRL_UNDERRUN_CLR_MODE    (BIT_(3))
#define BIT_AP_APB_DC_DC_CTRL_MLC_DISCARD_MODE    (BIT_(2))
#define BIT_AP_APB_DC_DC_CTRL_MS_MODE    (BIT_(1))
#define BIT_AP_APB_DC_DC_CTRL_SF_MODE    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_FLC_CTRL
// Register Offset : 0x4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_FLC_CTRL (DC_APB_AB0_BASE_ADDR + (0x4<<0))
#define DC_FLC_CTRL_CRC32_TRIG_FIELD_OFFSET 3
#define DC_FLC_CTRL_CRC32_TRIG_FIELD_SIZE 1
#define DC_FLC_CTRL_TCON_TRIG_FIELD_OFFSET 2
#define DC_FLC_CTRL_TCON_TRIG_FIELD_SIZE 1
#define DC_FLC_CTRL_DI_TRIG_FIELD_OFFSET 1
#define DC_FLC_CTRL_DI_TRIG_FIELD_SIZE 1
#define DC_FLC_CTRL_FLC_TRIG_FIELD_OFFSET 0
#define DC_FLC_CTRL_FLC_TRIG_FIELD_SIZE 1

#define BIT_AP_APB_DC_DC_FLC_CTRL_CRC32_TRIG    (BIT_(3))
#define BIT_AP_APB_DC_DC_FLC_CTRL_TCON_TRIG    (BIT_(2))
#define BIT_AP_APB_DC_DC_FLC_CTRL_DI_TRIG    (BIT_(1))
#define BIT_AP_APB_DC_DC_FLC_CTRL_FLC_TRIG    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_FLC_UPDATE
// Register Offset : 0x8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_FLC_UPDATE (DC_APB_AB0_BASE_ADDR + (0x8<<0))
#define DC_FLC_UPDATE_FORCE_FIELD_OFFSET 0
#define DC_FLC_UPDATE_FORCE_FIELD_SIZE 1

#define BIT_AP_APB_DC_DC_FLC_UPDATE_FORCE    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_SDMA_CTRL
// Register Offset : 0x10
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_SDMA_CTRL (DC_APB_AB0_BASE_ADDR + (0x10<<0))
#define SDMA_CTRL_GAMMA_B_EN_FIELD_OFFSET 6
#define SDMA_CTRL_GAMMA_B_EN_FIELD_SIZE 1
#define SDMA_CTRL_GAMMA_G_EN_FIELD_OFFSET 5
#define SDMA_CTRL_GAMMA_G_EN_FIELD_SIZE 1
#define SDMA_CTRL_GAMMA_R_EN_FIELD_OFFSET 4
#define SDMA_CTRL_GAMMA_R_EN_FIELD_SIZE 1
#define SDMA_CTRL_CLUT_V_EN_FIELD_OFFSET 3
#define SDMA_CTRL_CLUT_V_EN_FIELD_SIZE 1
#define SDMA_CTRL_CLUT_U_EN_FIELD_OFFSET 2
#define SDMA_CTRL_CLUT_U_EN_FIELD_SIZE 1
#define SDMA_CTRL_CLUT_Y_EN_FIELD_OFFSET 1
#define SDMA_CTRL_CLUT_Y_EN_FIELD_SIZE 1
#define SDMA_CTRL_CLUT_A_EN_FIELD_OFFSET 0
#define SDMA_CTRL_CLUT_A_EN_FIELD_SIZE 1

#define BIT_AP_APB_DC_SDMA_CTRL_GAMMA_B_EN    (BIT_(6))
#define BIT_AP_APB_DC_SDMA_CTRL_GAMMA_G_EN    (BIT_(5))
#define BIT_AP_APB_DC_SDMA_CTRL_GAMMA_R_EN    (BIT_(4))
#define BIT_AP_APB_DC_SDMA_CTRL_CLUT_V_EN    (BIT_(3))
#define BIT_AP_APB_DC_SDMA_CTRL_CLUT_U_EN    (BIT_(2))
#define BIT_AP_APB_DC_SDMA_CTRL_CLUT_Y_EN    (BIT_(1))
#define BIT_AP_APB_DC_SDMA_CTRL_CLUT_A_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_INT_MASK
// Register Offset : 0x20
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_INT_MASK (DC_APB_AB0_BASE_ADDR + (0x20<<0))
#define DC_INT_MASK_TCON_LAYER_KICK_FIELD_OFFSET 8
#define DC_INT_MASK_TCON_LAYER_KICK_FIELD_SIZE 20
#define DC_INT_MASK_SDMA_DONE_FIELD_OFFSET 7
#define DC_INT_MASK_SDMA_DONE_FIELD_SIZE 1
#define DC_INT_MASK_DC_UNDERRUN_FIELD_OFFSET 6
#define DC_INT_MASK_DC_UNDERRUN_FIELD_SIZE 1
#define DC_INT_MASK_TCON_UNDERRUN_FIELD_OFFSET 5
#define DC_INT_MASK_TCON_UNDERRUN_FIELD_SIZE 1
#define DC_INT_MASK_TCON_EOF_FIELD_OFFSET 4
#define DC_INT_MASK_TCON_EOF_FIELD_SIZE 1
#define DC_INT_MASK_TCON_SOF_FIELD_OFFSET 3
#define DC_INT_MASK_TCON_SOF_FIELD_SIZE 1
#define DC_INT_MASK_MLC_FIELD_OFFSET 2
#define DC_INT_MASK_MLC_FIELD_SIZE 1
#define DC_INT_MASK_RLE_FIELD_OFFSET 1
#define DC_INT_MASK_RLE_FIELD_SIZE 1
#define DC_INT_MASK_RDMA_FIELD_OFFSET 0
#define DC_INT_MASK_RDMA_FIELD_SIZE 1

#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_19    (BIT_(27))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_18    (BIT_(26))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_17    (BIT_(25))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_16    (BIT_(24))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_15    (BIT_(23))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_14    (BIT_(22))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_13    (BIT_(21))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_12    (BIT_(20))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_11    (BIT_(19))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_10    (BIT_(18))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_9    (BIT_(17))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_8    (BIT_(16))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_7    (BIT_(15))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_6    (BIT_(14))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_5    (BIT_(13))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_4    (BIT_(12))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_3    (BIT_(11))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_2    (BIT_(10))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_1    (BIT_(9))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_LAYER_KICK_0    (BIT_(8))
#define BIT_AP_APB_DC_DC_INT_MASK_SDMA_DONE    (BIT_(7))
#define BIT_AP_APB_DC_DC_INT_MASK_DC_UNDERRUN    (BIT_(6))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_UNDERRUN    (BIT_(5))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_EOF    (BIT_(4))
#define BIT_AP_APB_DC_DC_INT_MASK_TCON_SOF    (BIT_(3))
#define BIT_AP_APB_DC_DC_INT_MASK_MLC    (BIT_(2))
#define BIT_AP_APB_DC_DC_INT_MASK_RLE    (BIT_(1))
#define BIT_AP_APB_DC_DC_INT_MASK_RDMA    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_INT_STATUS
// Register Offset : 0x24
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_INT_STATUS (DC_APB_AB0_BASE_ADDR + (0x24<<0))
#define DC_INT_STATUS_TCON_LAYER_KICK_19_FIELD_OFFSET 27
#define DC_INT_STATUS_TCON_LAYER_KICK_19_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_18_FIELD_OFFSET 26
#define DC_INT_STATUS_TCON_LAYER_KICK_18_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_17_FIELD_OFFSET 25
#define DC_INT_STATUS_TCON_LAYER_KICK_17_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_16_FIELD_OFFSET 24
#define DC_INT_STATUS_TCON_LAYER_KICK_16_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_15_FIELD_OFFSET 23
#define DC_INT_STATUS_TCON_LAYER_KICK_15_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_14_FIELD_OFFSET 22
#define DC_INT_STATUS_TCON_LAYER_KICK_14_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_13_FIELD_OFFSET 21
#define DC_INT_STATUS_TCON_LAYER_KICK_13_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_12_FIELD_OFFSET 20
#define DC_INT_STATUS_TCON_LAYER_KICK_12_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_11_FIELD_OFFSET 19
#define DC_INT_STATUS_TCON_LAYER_KICK_11_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_10_FIELD_OFFSET 18
#define DC_INT_STATUS_TCON_LAYER_KICK_10_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_9_FIELD_OFFSET 17
#define DC_INT_STATUS_TCON_LAYER_KICK_9_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_8_FIELD_OFFSET 16
#define DC_INT_STATUS_TCON_LAYER_KICK_8_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_7_FIELD_OFFSET 15
#define DC_INT_STATUS_TCON_LAYER_KICK_7_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_6_FIELD_OFFSET 14
#define DC_INT_STATUS_TCON_LAYER_KICK_6_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_5_FIELD_OFFSET 13
#define DC_INT_STATUS_TCON_LAYER_KICK_5_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_4_FIELD_OFFSET 12
#define DC_INT_STATUS_TCON_LAYER_KICK_4_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_3_FIELD_OFFSET 11
#define DC_INT_STATUS_TCON_LAYER_KICK_3_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_2_FIELD_OFFSET 10
#define DC_INT_STATUS_TCON_LAYER_KICK_2_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_1_FIELD_OFFSET 9
#define DC_INT_STATUS_TCON_LAYER_KICK_1_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_LAYER_KICK_0_FIELD_OFFSET 8
#define DC_INT_STATUS_TCON_LAYER_KICK_0_FIELD_SIZE 1
#define DC_INT_STATUS_SDMA_DONE_FIELD_OFFSET 7
#define DC_INT_STATUS_SDMA_DONE_FIELD_SIZE 1
#define DC_INT_STATUS_DC_UNDERRUN_FIELD_OFFSET 6
#define DC_INT_STATUS_DC_UNDERRUN_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_UNDERRUN_FIELD_OFFSET 5
#define DC_INT_STATUS_TCON_UNDERRUN_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_EOF_FIELD_OFFSET 4
#define DC_INT_STATUS_TCON_EOF_FIELD_SIZE 1
#define DC_INT_STATUS_TCON_SOF_FIELD_OFFSET 3
#define DC_INT_STATUS_TCON_SOF_FIELD_SIZE 1
#define DC_INT_STATUS_MLC_FIELD_OFFSET 2
#define DC_INT_STATUS_MLC_FIELD_SIZE 1
#define DC_INT_STATUS_RLE_FIELD_OFFSET 1
#define DC_INT_STATUS_RLE_FIELD_SIZE 1
#define DC_INT_STATUS_RDMA_FIELD_OFFSET 0
#define DC_INT_STATUS_RDMA_FIELD_SIZE 1

#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_19    (BIT_(27))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_18    (BIT_(26))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_17    (BIT_(25))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_16    (BIT_(24))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_15    (BIT_(23))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_14    (BIT_(22))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_13    (BIT_(21))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_12    (BIT_(20))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_11    (BIT_(19))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_10    (BIT_(18))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_9    (BIT_(17))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_8    (BIT_(16))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_7    (BIT_(15))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_6    (BIT_(14))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_5    (BIT_(13))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_4    (BIT_(12))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_3    (BIT_(11))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_2    (BIT_(10))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_1    (BIT_(9))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_LAYER_KICK_0    (BIT_(8))
#define BIT_AP_APB_DC_DC_INT_STATUS_SDMA_DONE    (BIT_(7))
#define BIT_AP_APB_DC_DC_INT_STATUS_DC_UNDERRUN    (BIT_(6))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_UNDERRUN    (BIT_(5))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_EOF    (BIT_(4))
#define BIT_AP_APB_DC_DC_INT_STATUS_TCON_SOF    (BIT_(3))
#define BIT_AP_APB_DC_DC_INT_STATUS_MLC    (BIT_(2))
#define BIT_AP_APB_DC_DC_INT_STATUS_RLE    (BIT_(1))
#define BIT_AP_APB_DC_DC_INT_STATUS_RDMA    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_SF_FLC_CTRL
// Register Offset : 0x100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_SF_FLC_CTRL (DC_APB_AB0_BASE_ADDR + (0x100<<0))
#define DC_SF_FLC_CTRL_CRC32_TRIG_FIELD_OFFSET 3
#define DC_SF_FLC_CTRL_CRC32_TRIG_FIELD_SIZE 1
#define DC_SF_FLC_CTRL_TCON_TRIG_FIELD_OFFSET 2
#define DC_SF_FLC_CTRL_TCON_TRIG_FIELD_SIZE 1
#define DC_SF_FLC_CTRL_DI_TRIG_FIELD_OFFSET 1
#define DC_SF_FLC_CTRL_DI_TRIG_FIELD_SIZE 1
#define DC_SF_FLC_CTRL_FLC_TRIG_FIELD_OFFSET 0
#define DC_SF_FLC_CTRL_FLC_TRIG_FIELD_SIZE 1

#define BIT_AP_APB_DC_DC_SF_FLC_CTRL_CRC32_TRIG    (BIT_(3))
#define BIT_AP_APB_DC_DC_SF_FLC_CTRL_TCON_TRIG    (BIT_(2))
#define BIT_AP_APB_DC_DC_SF_FLC_CTRL_DI_TRIG    (BIT_(1))
#define BIT_AP_APB_DC_DC_SF_FLC_CTRL_FLC_TRIG    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_SF_INT_MASK
// Register Offset : 0x120
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_SF_INT_MASK (DC_APB_AB0_BASE_ADDR + (0x120<<0))
#define DC_SF_INT_MASK_TCON_LAYER_KICK_FIELD_OFFSET 8
#define DC_SF_INT_MASK_TCON_LAYER_KICK_FIELD_SIZE 20
#define DC_SF_INT_MASK_SDMA_DONE_FIELD_OFFSET 7
#define DC_SF_INT_MASK_SDMA_DONE_FIELD_SIZE 1
#define DC_SF_INT_MASK_DC_UNDERRUN_FIELD_OFFSET 6
#define DC_SF_INT_MASK_DC_UNDERRUN_FIELD_SIZE 1
#define DC_SF_INT_MASK_TCON_UNDERRUN_FIELD_OFFSET 5
#define DC_SF_INT_MASK_TCON_UNDERRUN_FIELD_SIZE 1
#define DC_SF_INT_MASK_TCON_EOF_FIELD_OFFSET 4
#define DC_SF_INT_MASK_TCON_EOF_FIELD_SIZE 1
#define DC_SF_INT_MASK_TCON_SOF_FIELD_OFFSET 3
#define DC_SF_INT_MASK_TCON_SOF_FIELD_SIZE 1
#define DC_SF_INT_MASK_MLC_FIELD_OFFSET 2
#define DC_SF_INT_MASK_MLC_FIELD_SIZE 1
#define DC_SF_INT_MASK_RLE_FIELD_OFFSET 1
#define DC_SF_INT_MASK_RLE_FIELD_SIZE 1
#define DC_SF_INT_MASK_RDMA_FIELD_OFFSET 0
#define DC_SF_INT_MASK_RDMA_FIELD_SIZE 1

#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_19    (BIT_(27))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_18    (BIT_(26))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_17    (BIT_(25))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_16    (BIT_(24))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_15    (BIT_(23))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_14    (BIT_(22))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_13    (BIT_(21))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_12    (BIT_(20))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_11    (BIT_(19))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_10    (BIT_(18))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_9    (BIT_(17))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_8    (BIT_(16))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_7    (BIT_(15))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_6    (BIT_(14))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_5    (BIT_(13))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_4    (BIT_(12))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_3    (BIT_(11))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_2    (BIT_(10))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_1    (BIT_(9))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_LAYER_KICK_0    (BIT_(8))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_SDMA_DONE    (BIT_(7))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_DC_UNDERRUN    (BIT_(6))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_UNDERRUN    (BIT_(5))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_EOF    (BIT_(4))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_TCON_SOF    (BIT_(3))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_MLC    (BIT_(2))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_RLE    (BIT_(1))
#define BIT_AP_APB_DC_DC_SF_INT_MASK_RDMA    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_SF_INT_STATUS
// Register Offset : 0x124
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_SF_INT_STATUS (DC_APB_AB0_BASE_ADDR + (0x124<<0))
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_19_FIELD_OFFSET 27
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_19_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_18_FIELD_OFFSET 26
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_18_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_17_FIELD_OFFSET 25
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_17_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_16_FIELD_OFFSET 24
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_16_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_15_FIELD_OFFSET 23
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_15_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_14_FIELD_OFFSET 22
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_14_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_13_FIELD_OFFSET 21
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_13_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_12_FIELD_OFFSET 20
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_12_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_11_FIELD_OFFSET 19
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_11_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_10_FIELD_OFFSET 18
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_10_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_9_FIELD_OFFSET 17
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_9_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_8_FIELD_OFFSET 16
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_8_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_7_FIELD_OFFSET 15
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_7_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_6_FIELD_OFFSET 14
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_6_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_5_FIELD_OFFSET 13
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_5_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_4_FIELD_OFFSET 12
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_4_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_3_FIELD_OFFSET 11
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_3_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_2_FIELD_OFFSET 10
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_2_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_1_FIELD_OFFSET 9
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_1_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_0_FIELD_OFFSET 8
#define DC_SF_INT_STATUS_TCON_LAYER_KICK_0_FIELD_SIZE 1
#define DC_SF_INT_STATUS_SDMA_DONE_FIELD_OFFSET 7
#define DC_SF_INT_STATUS_SDMA_DONE_FIELD_SIZE 1
#define DC_SF_INT_STATUS_DC_UNDERRUN_FIELD_OFFSET 6
#define DC_SF_INT_STATUS_DC_UNDERRUN_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_UNDERRUN_FIELD_OFFSET 5
#define DC_SF_INT_STATUS_TCON_UNDERRUN_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_EOF_FIELD_OFFSET 4
#define DC_SF_INT_STATUS_TCON_EOF_FIELD_SIZE 1
#define DC_SF_INT_STATUS_TCON_SOF_FIELD_OFFSET 3
#define DC_SF_INT_STATUS_TCON_SOF_FIELD_SIZE 1
#define DC_SF_INT_STATUS_MLC_FIELD_OFFSET 2
#define DC_SF_INT_STATUS_MLC_FIELD_SIZE 1
#define DC_SF_INT_STATUS_RLE_FIELD_OFFSET 1
#define DC_SF_INT_STATUS_RLE_FIELD_SIZE 1
#define DC_SF_INT_STATUS_RDMA_FIELD_OFFSET 0
#define DC_SF_INT_STATUS_RDMA_FIELD_SIZE 1

#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_19    (BIT_(27))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_18    (BIT_(26))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_17    (BIT_(25))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_16    (BIT_(24))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_15    (BIT_(23))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_14    (BIT_(22))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_13    (BIT_(21))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_12    (BIT_(20))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_11    (BIT_(19))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_10    (BIT_(18))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_9    (BIT_(17))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_8    (BIT_(16))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_7    (BIT_(15))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_6    (BIT_(14))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_5    (BIT_(13))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_4    (BIT_(12))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_3    (BIT_(11))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_2    (BIT_(10))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_1    (BIT_(9))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_LAYER_KICK_0    (BIT_(8))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_SDMA_DONE    (BIT_(7))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_DC_UNDERRUN    (BIT_(6))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_UNDERRUN    (BIT_(5))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_EOF    (BIT_(4))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_TCON_SOF    (BIT_(3))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_MLC    (BIT_(2))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_RLE    (BIT_(1))
#define BIT_AP_APB_DC_DC_SF_INT_STATUS_RDMA    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RDMA_DFIFO_WML
// Register Offset : 0x1000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RDMA_DFIFO_WML (DC_APB_AB0_BASE_ADDR + (0x1000<<0))
#define RDMA_DFIFO_WML_WML_FIELD_OFFSET 0
#define RDMA_DFIFO_WML_WML_FIELD_SIZE 16

#define BIT_AP_APB_DC_RDMA_DFIFO_WML_WML_15    (BIT_(15))
#define BIT_AP_APB_DC_RDMA_DFIFO_WML_WML_14    (BIT_(14))
#define BIT_AP_APB_DC_RDMA_DFIFO_WML_WML_13    (BIT_(13))
#define BIT_AP_APB_DC_RDMA_DFIFO_WML_WML_12    (BIT_(12))
#define BIT_AP_APB_DC_RDMA_DFIFO_WML_WML_11    (BIT_(11))
#define BIT_AP_APB_DC_RDMA_DFIFO_WML_WML_10    (BIT_(10))
#define BIT_AP_APB_DC_RDMA_DFIFO_WML_WML_9    (BIT_(9))
#define BIT_AP_APB_DC_RDMA_DFIFO_WML_WML_8    (BIT_(8))
#define BIT_AP_APB_DC_RDMA_DFIFO_WML_WML_7    (BIT_(7))
#define BIT_AP_APB_DC_RDMA_DFIFO_WML_WML_6    (BIT_(6))
#define BIT_AP_APB_DC_RDMA_DFIFO_WML_WML_5    (BIT_(5))
#define BIT_AP_APB_DC_RDMA_DFIFO_WML_WML_4    (BIT_(4))
#define BIT_AP_APB_DC_RDMA_DFIFO_WML_WML_3    (BIT_(3))
#define BIT_AP_APB_DC_RDMA_DFIFO_WML_WML_2    (BIT_(2))
#define BIT_AP_APB_DC_RDMA_DFIFO_WML_WML_1    (BIT_(1))
#define BIT_AP_APB_DC_RDMA_DFIFO_WML_WML_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RDMA_DFIFO_DEPTH
// Register Offset : 0x1004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RDMA_DFIFO_DEPTH (DC_APB_AB0_BASE_ADDR + (0x1004<<0))
#define RDMA_DFIFO_DEPTH_DEPTH_FIELD_OFFSET 0
#define RDMA_DFIFO_DEPTH_DEPTH_FIELD_SIZE 16

#define BIT_AP_APB_DC_RDMA_DFIFO_DEPTH_DEPTH_15    (BIT_(15))
#define BIT_AP_APB_DC_RDMA_DFIFO_DEPTH_DEPTH_14    (BIT_(14))
#define BIT_AP_APB_DC_RDMA_DFIFO_DEPTH_DEPTH_13    (BIT_(13))
#define BIT_AP_APB_DC_RDMA_DFIFO_DEPTH_DEPTH_12    (BIT_(12))
#define BIT_AP_APB_DC_RDMA_DFIFO_DEPTH_DEPTH_11    (BIT_(11))
#define BIT_AP_APB_DC_RDMA_DFIFO_DEPTH_DEPTH_10    (BIT_(10))
#define BIT_AP_APB_DC_RDMA_DFIFO_DEPTH_DEPTH_9    (BIT_(9))
#define BIT_AP_APB_DC_RDMA_DFIFO_DEPTH_DEPTH_8    (BIT_(8))
#define BIT_AP_APB_DC_RDMA_DFIFO_DEPTH_DEPTH_7    (BIT_(7))
#define BIT_AP_APB_DC_RDMA_DFIFO_DEPTH_DEPTH_6    (BIT_(6))
#define BIT_AP_APB_DC_RDMA_DFIFO_DEPTH_DEPTH_5    (BIT_(5))
#define BIT_AP_APB_DC_RDMA_DFIFO_DEPTH_DEPTH_4    (BIT_(4))
#define BIT_AP_APB_DC_RDMA_DFIFO_DEPTH_DEPTH_3    (BIT_(3))
#define BIT_AP_APB_DC_RDMA_DFIFO_DEPTH_DEPTH_2    (BIT_(2))
#define BIT_AP_APB_DC_RDMA_DFIFO_DEPTH_DEPTH_1    (BIT_(1))
#define BIT_AP_APB_DC_RDMA_DFIFO_DEPTH_DEPTH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RDMA_CFIFO_DEPTH
// Register Offset : 0x1008
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RDMA_CFIFO_DEPTH (DC_APB_AB0_BASE_ADDR + (0x1008<<0))
#define RDMA_CFIFO_DEPTH_DEPTH_FIELD_OFFSET 0
#define RDMA_CFIFO_DEPTH_DEPTH_FIELD_SIZE 16

#define BIT_AP_APB_DC_RDMA_CFIFO_DEPTH_DEPTH_15    (BIT_(15))
#define BIT_AP_APB_DC_RDMA_CFIFO_DEPTH_DEPTH_14    (BIT_(14))
#define BIT_AP_APB_DC_RDMA_CFIFO_DEPTH_DEPTH_13    (BIT_(13))
#define BIT_AP_APB_DC_RDMA_CFIFO_DEPTH_DEPTH_12    (BIT_(12))
#define BIT_AP_APB_DC_RDMA_CFIFO_DEPTH_DEPTH_11    (BIT_(11))
#define BIT_AP_APB_DC_RDMA_CFIFO_DEPTH_DEPTH_10    (BIT_(10))
#define BIT_AP_APB_DC_RDMA_CFIFO_DEPTH_DEPTH_9    (BIT_(9))
#define BIT_AP_APB_DC_RDMA_CFIFO_DEPTH_DEPTH_8    (BIT_(8))
#define BIT_AP_APB_DC_RDMA_CFIFO_DEPTH_DEPTH_7    (BIT_(7))
#define BIT_AP_APB_DC_RDMA_CFIFO_DEPTH_DEPTH_6    (BIT_(6))
#define BIT_AP_APB_DC_RDMA_CFIFO_DEPTH_DEPTH_5    (BIT_(5))
#define BIT_AP_APB_DC_RDMA_CFIFO_DEPTH_DEPTH_4    (BIT_(4))
#define BIT_AP_APB_DC_RDMA_CFIFO_DEPTH_DEPTH_3    (BIT_(3))
#define BIT_AP_APB_DC_RDMA_CFIFO_DEPTH_DEPTH_2    (BIT_(2))
#define BIT_AP_APB_DC_RDMA_CFIFO_DEPTH_DEPTH_1    (BIT_(1))
#define BIT_AP_APB_DC_RDMA_CFIFO_DEPTH_DEPTH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RDMA_CH_PRIO
// Register Offset : 0x100c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RDMA_CH_PRIO (DC_APB_AB0_BASE_ADDR + (0x100c<<0))
#define RDMA_CH_PRIO_SCHE_FIELD_OFFSET 16
#define RDMA_CH_PRIO_SCHE_FIELD_SIZE 6
#define RDMA_CH_PRIO_P1_FIELD_OFFSET 8
#define RDMA_CH_PRIO_P1_FIELD_SIZE 6
#define RDMA_CH_PRIO_P0_FIELD_OFFSET 0
#define RDMA_CH_PRIO_P0_FIELD_SIZE 6

#define BIT_AP_APB_DC_RDMA_CH_PRIO_SCHE_5    (BIT_(21))
#define BIT_AP_APB_DC_RDMA_CH_PRIO_SCHE_4    (BIT_(20))
#define BIT_AP_APB_DC_RDMA_CH_PRIO_SCHE_3    (BIT_(19))
#define BIT_AP_APB_DC_RDMA_CH_PRIO_SCHE_2    (BIT_(18))
#define BIT_AP_APB_DC_RDMA_CH_PRIO_SCHE_1    (BIT_(17))
#define BIT_AP_APB_DC_RDMA_CH_PRIO_SCHE_0    (BIT_(16))
#define BIT_AP_APB_DC_RDMA_CH_PRIO_P1_5    (BIT_(13))
#define BIT_AP_APB_DC_RDMA_CH_PRIO_P1_4    (BIT_(12))
#define BIT_AP_APB_DC_RDMA_CH_PRIO_P1_3    (BIT_(11))
#define BIT_AP_APB_DC_RDMA_CH_PRIO_P1_2    (BIT_(10))
#define BIT_AP_APB_DC_RDMA_CH_PRIO_P1_1    (BIT_(9))
#define BIT_AP_APB_DC_RDMA_CH_PRIO_P1_0    (BIT_(8))
#define BIT_AP_APB_DC_RDMA_CH_PRIO_P0_5    (BIT_(5))
#define BIT_AP_APB_DC_RDMA_CH_PRIO_P0_4    (BIT_(4))
#define BIT_AP_APB_DC_RDMA_CH_PRIO_P0_3    (BIT_(3))
#define BIT_AP_APB_DC_RDMA_CH_PRIO_P0_2    (BIT_(2))
#define BIT_AP_APB_DC_RDMA_CH_PRIO_P0_1    (BIT_(1))
#define BIT_AP_APB_DC_RDMA_CH_PRIO_P0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RDMA_BURST
// Register Offset : 0x1010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RDMA_BURST (DC_APB_AB0_BASE_ADDR + (0x1010<<0))
#define RDMA_BURST_MODE_FIELD_OFFSET 3
#define RDMA_BURST_MODE_FIELD_SIZE 1
#define RDMA_BURST_LEN_FIELD_OFFSET 0
#define RDMA_BURST_LEN_FIELD_SIZE 3

#define BIT_AP_APB_DC_RDMA_BURST_MODE    (BIT_(3))
#define BIT_AP_APB_DC_RDMA_BURST_LEN_2    (BIT_(2))
#define BIT_AP_APB_DC_RDMA_BURST_LEN_1    (BIT_(1))
#define BIT_AP_APB_DC_RDMA_BURST_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RDMA_AXI_USER
// Register Offset : 0x1014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RDMA_AXI_USER (DC_APB_AB0_BASE_ADDR + (0x1014<<0))
#define RDMA_AXI_USER_USER_FIELD_OFFSET 0
#define RDMA_AXI_USER_USER_FIELD_SIZE 20

#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_19    (BIT_(19))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_18    (BIT_(18))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_17    (BIT_(17))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_16    (BIT_(16))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_15    (BIT_(15))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_14    (BIT_(14))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_13    (BIT_(13))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_12    (BIT_(12))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_11    (BIT_(11))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_10    (BIT_(10))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_9    (BIT_(9))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_8    (BIT_(8))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_7    (BIT_(7))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_6    (BIT_(6))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_5    (BIT_(5))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_4    (BIT_(4))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_3    (BIT_(3))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_2    (BIT_(2))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_1    (BIT_(1))
#define BIT_AP_APB_DC_RDMA_AXI_USER_USER_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RDMA_AXI_CTRL
// Register Offset : 0x1018
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RDMA_AXI_CTRL (DC_APB_AB0_BASE_ADDR + (0x1018<<0))
#define RDMA_AXI_CTRL_PROT_FIELD_OFFSET 4
#define RDMA_AXI_CTRL_PROT_FIELD_SIZE 2
#define RDMA_AXI_CTRL_CACHE_FIELD_OFFSET 0
#define RDMA_AXI_CTRL_CACHE_FIELD_SIZE 4

#define BIT_AP_APB_DC_RDMA_AXI_CTRL_PROT_1    (BIT_(5))
#define BIT_AP_APB_DC_RDMA_AXI_CTRL_PROT_0    (BIT_(4))
#define BIT_AP_APB_DC_RDMA_AXI_CTRL_CACHE_3    (BIT_(3))
#define BIT_AP_APB_DC_RDMA_AXI_CTRL_CACHE_2    (BIT_(2))
#define BIT_AP_APB_DC_RDMA_AXI_CTRL_CACHE_1    (BIT_(1))
#define BIT_AP_APB_DC_RDMA_AXI_CTRL_CACHE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RDMA_CTRL
// Register Offset : 0x1100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RDMA_CTRL (DC_APB_AB0_BASE_ADDR + (0x1100<<0))
#define RDMA_CTRL_CFG_LOAD_FIELD_OFFSET 1
#define RDMA_CTRL_CFG_LOAD_FIELD_SIZE 1
#define RDMA_CTRL_ARB_SEL_FIELD_OFFSET 0
#define RDMA_CTRL_ARB_SEL_FIELD_SIZE 1

#define BIT_AP_APB_DC_RDMA_CTRL_CFG_LOAD    (BIT_(1))
#define BIT_AP_APB_DC_RDMA_CTRL_ARB_SEL    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RDMA_DFIFO_FULL
// Register Offset : 0x1200
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RDMA_DFIFO_FULL (DC_APB_AB0_BASE_ADDR + (0x1200<<0))
#define RDMA_DFIFO_FULL_CH_6_FIELD_OFFSET 6
#define RDMA_DFIFO_FULL_CH_6_FIELD_SIZE 1
#define RDMA_DFIFO_FULL_CH_5_FIELD_OFFSET 5
#define RDMA_DFIFO_FULL_CH_5_FIELD_SIZE 1
#define RDMA_DFIFO_FULL_CH_4_FIELD_OFFSET 4
#define RDMA_DFIFO_FULL_CH_4_FIELD_SIZE 1
#define RDMA_DFIFO_FULL_CH_3_FIELD_OFFSET 3
#define RDMA_DFIFO_FULL_CH_3_FIELD_SIZE 1
#define RDMA_DFIFO_FULL_CH_2_FIELD_OFFSET 2
#define RDMA_DFIFO_FULL_CH_2_FIELD_SIZE 1
#define RDMA_DFIFO_FULL_CH_1_FIELD_OFFSET 1
#define RDMA_DFIFO_FULL_CH_1_FIELD_SIZE 1
#define RDMA_DFIFO_FULL_CH_0_FIELD_OFFSET 0
#define RDMA_DFIFO_FULL_CH_0_FIELD_SIZE 1

#define BIT_AP_APB_DC_RDMA_DFIFO_FULL_CH_6    (BIT_(6))
#define BIT_AP_APB_DC_RDMA_DFIFO_FULL_CH_5    (BIT_(5))
#define BIT_AP_APB_DC_RDMA_DFIFO_FULL_CH_4    (BIT_(4))
#define BIT_AP_APB_DC_RDMA_DFIFO_FULL_CH_3    (BIT_(3))
#define BIT_AP_APB_DC_RDMA_DFIFO_FULL_CH_2    (BIT_(2))
#define BIT_AP_APB_DC_RDMA_DFIFO_FULL_CH_1    (BIT_(1))
#define BIT_AP_APB_DC_RDMA_DFIFO_FULL_CH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RDMA_DFIFO_EMPTY
// Register Offset : 0x1204
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RDMA_DFIFO_EMPTY (DC_APB_AB0_BASE_ADDR + (0x1204<<0))
#define RDMA_DFIFO_EMPTY_CH_6_FIELD_OFFSET 6
#define RDMA_DFIFO_EMPTY_CH_6_FIELD_SIZE 1
#define RDMA_DFIFO_EMPTY_CH_5_FIELD_OFFSET 5
#define RDMA_DFIFO_EMPTY_CH_5_FIELD_SIZE 1
#define RDMA_DFIFO_EMPTY_CH_4_FIELD_OFFSET 4
#define RDMA_DFIFO_EMPTY_CH_4_FIELD_SIZE 1
#define RDMA_DFIFO_EMPTY_CH_3_FIELD_OFFSET 3
#define RDMA_DFIFO_EMPTY_CH_3_FIELD_SIZE 1
#define RDMA_DFIFO_EMPTY_CH_2_FIELD_OFFSET 2
#define RDMA_DFIFO_EMPTY_CH_2_FIELD_SIZE 1
#define RDMA_DFIFO_EMPTY_CH_1_FIELD_OFFSET 1
#define RDMA_DFIFO_EMPTY_CH_1_FIELD_SIZE 1
#define RDMA_DFIFO_EMPTY_CH_0_FIELD_OFFSET 0
#define RDMA_DFIFO_EMPTY_CH_0_FIELD_SIZE 1

#define BIT_AP_APB_DC_RDMA_DFIFO_EMPTY_CH_6    (BIT_(6))
#define BIT_AP_APB_DC_RDMA_DFIFO_EMPTY_CH_5    (BIT_(5))
#define BIT_AP_APB_DC_RDMA_DFIFO_EMPTY_CH_4    (BIT_(4))
#define BIT_AP_APB_DC_RDMA_DFIFO_EMPTY_CH_3    (BIT_(3))
#define BIT_AP_APB_DC_RDMA_DFIFO_EMPTY_CH_2    (BIT_(2))
#define BIT_AP_APB_DC_RDMA_DFIFO_EMPTY_CH_1    (BIT_(1))
#define BIT_AP_APB_DC_RDMA_DFIFO_EMPTY_CH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RDMA_CFIFO_FULL
// Register Offset : 0x1208
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RDMA_CFIFO_FULL (DC_APB_AB0_BASE_ADDR + (0x1208<<0))
#define RDMA_CFIFO_FULL_CH_6_FIELD_OFFSET 6
#define RDMA_CFIFO_FULL_CH_6_FIELD_SIZE 1
#define RDMA_CFIFO_FULL_CH_5_FIELD_OFFSET 5
#define RDMA_CFIFO_FULL_CH_5_FIELD_SIZE 1
#define RDMA_CFIFO_FULL_CH_4_FIELD_OFFSET 4
#define RDMA_CFIFO_FULL_CH_4_FIELD_SIZE 1
#define RDMA_CFIFO_FULL_CH_3_FIELD_OFFSET 3
#define RDMA_CFIFO_FULL_CH_3_FIELD_SIZE 1
#define RDMA_CFIFO_FULL_CH_2_FIELD_OFFSET 2
#define RDMA_CFIFO_FULL_CH_2_FIELD_SIZE 1
#define RDMA_CFIFO_FULL_CH_1_FIELD_OFFSET 1
#define RDMA_CFIFO_FULL_CH_1_FIELD_SIZE 1
#define RDMA_CFIFO_FULL_CH_0_FIELD_OFFSET 0
#define RDMA_CFIFO_FULL_CH_0_FIELD_SIZE 1

#define BIT_AP_APB_DC_RDMA_CFIFO_FULL_CH_6    (BIT_(6))
#define BIT_AP_APB_DC_RDMA_CFIFO_FULL_CH_5    (BIT_(5))
#define BIT_AP_APB_DC_RDMA_CFIFO_FULL_CH_4    (BIT_(4))
#define BIT_AP_APB_DC_RDMA_CFIFO_FULL_CH_3    (BIT_(3))
#define BIT_AP_APB_DC_RDMA_CFIFO_FULL_CH_2    (BIT_(2))
#define BIT_AP_APB_DC_RDMA_CFIFO_FULL_CH_1    (BIT_(1))
#define BIT_AP_APB_DC_RDMA_CFIFO_FULL_CH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RDMA_CFIFO_EMPTY
// Register Offset : 0x120c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RDMA_CFIFO_EMPTY (DC_APB_AB0_BASE_ADDR + (0x120c<<0))
#define RDMA_CFIFO_EMPTY_CH_6_FIELD_OFFSET 6
#define RDMA_CFIFO_EMPTY_CH_6_FIELD_SIZE 1
#define RDMA_CFIFO_EMPTY_CH_5_FIELD_OFFSET 5
#define RDMA_CFIFO_EMPTY_CH_5_FIELD_SIZE 1
#define RDMA_CFIFO_EMPTY_CH_4_FIELD_OFFSET 4
#define RDMA_CFIFO_EMPTY_CH_4_FIELD_SIZE 1
#define RDMA_CFIFO_EMPTY_CH_3_FIELD_OFFSET 3
#define RDMA_CFIFO_EMPTY_CH_3_FIELD_SIZE 1
#define RDMA_CFIFO_EMPTY_CH_2_FIELD_OFFSET 2
#define RDMA_CFIFO_EMPTY_CH_2_FIELD_SIZE 1
#define RDMA_CFIFO_EMPTY_CH_1_FIELD_OFFSET 1
#define RDMA_CFIFO_EMPTY_CH_1_FIELD_SIZE 1
#define RDMA_CFIFO_EMPTY_CH_0_FIELD_OFFSET 0
#define RDMA_CFIFO_EMPTY_CH_0_FIELD_SIZE 1

#define BIT_AP_APB_DC_RDMA_CFIFO_EMPTY_CH_6    (BIT_(6))
#define BIT_AP_APB_DC_RDMA_CFIFO_EMPTY_CH_5    (BIT_(5))
#define BIT_AP_APB_DC_RDMA_CFIFO_EMPTY_CH_4    (BIT_(4))
#define BIT_AP_APB_DC_RDMA_CFIFO_EMPTY_CH_3    (BIT_(3))
#define BIT_AP_APB_DC_RDMA_CFIFO_EMPTY_CH_2    (BIT_(2))
#define BIT_AP_APB_DC_RDMA_CFIFO_EMPTY_CH_1    (BIT_(1))
#define BIT_AP_APB_DC_RDMA_CFIFO_EMPTY_CH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RDMA_CH_IDLE
// Register Offset : 0x1210
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RDMA_CH_IDLE (DC_APB_AB0_BASE_ADDR + (0x1210<<0))
#define RDMA_CH_IDLE_CH_6_FIELD_OFFSET 6
#define RDMA_CH_IDLE_CH_6_FIELD_SIZE 1
#define RDMA_CH_IDLE_CH_5_FIELD_OFFSET 5
#define RDMA_CH_IDLE_CH_5_FIELD_SIZE 1
#define RDMA_CH_IDLE_CH_4_FIELD_OFFSET 4
#define RDMA_CH_IDLE_CH_4_FIELD_SIZE 1
#define RDMA_CH_IDLE_CH_3_FIELD_OFFSET 3
#define RDMA_CH_IDLE_CH_3_FIELD_SIZE 1
#define RDMA_CH_IDLE_CH_2_FIELD_OFFSET 2
#define RDMA_CH_IDLE_CH_2_FIELD_SIZE 1
#define RDMA_CH_IDLE_CH_1_FIELD_OFFSET 1
#define RDMA_CH_IDLE_CH_1_FIELD_SIZE 1
#define RDMA_CH_IDLE_CH_0_FIELD_OFFSET 0
#define RDMA_CH_IDLE_CH_0_FIELD_SIZE 1

#define BIT_AP_APB_DC_RDMA_CH_IDLE_CH_6    (BIT_(6))
#define BIT_AP_APB_DC_RDMA_CH_IDLE_CH_5    (BIT_(5))
#define BIT_AP_APB_DC_RDMA_CH_IDLE_CH_4    (BIT_(4))
#define BIT_AP_APB_DC_RDMA_CH_IDLE_CH_3    (BIT_(3))
#define BIT_AP_APB_DC_RDMA_CH_IDLE_CH_2    (BIT_(2))
#define BIT_AP_APB_DC_RDMA_CH_IDLE_CH_1    (BIT_(1))
#define BIT_AP_APB_DC_RDMA_CH_IDLE_CH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RDMA_INT_MASK
// Register Offset : 0x1220
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RDMA_INT_MASK (DC_APB_AB0_BASE_ADDR + (0x1220<<0))
#define RDMA_INT_MASK_ERR_CH_6_FIELD_OFFSET 6
#define RDMA_INT_MASK_ERR_CH_6_FIELD_SIZE 1
#define RDMA_INT_MASK_ERR_CH_5_FIELD_OFFSET 5
#define RDMA_INT_MASK_ERR_CH_5_FIELD_SIZE 1
#define RDMA_INT_MASK_ERR_CH_4_FIELD_OFFSET 4
#define RDMA_INT_MASK_ERR_CH_4_FIELD_SIZE 1
#define RDMA_INT_MASK_ERR_CH_3_FIELD_OFFSET 3
#define RDMA_INT_MASK_ERR_CH_3_FIELD_SIZE 1
#define RDMA_INT_MASK_ERR_CH_2_FIELD_OFFSET 2
#define RDMA_INT_MASK_ERR_CH_2_FIELD_SIZE 1
#define RDMA_INT_MASK_ERR_CH_1_FIELD_OFFSET 1
#define RDMA_INT_MASK_ERR_CH_1_FIELD_SIZE 1
#define RDMA_INT_MASK_ERR_CH_0_FIELD_OFFSET 0
#define RDMA_INT_MASK_ERR_CH_0_FIELD_SIZE 1

#define BIT_AP_APB_DC_RDMA_INT_MASK_ERR_CH_6    (BIT_(6))
#define BIT_AP_APB_DC_RDMA_INT_MASK_ERR_CH_5    (BIT_(5))
#define BIT_AP_APB_DC_RDMA_INT_MASK_ERR_CH_4    (BIT_(4))
#define BIT_AP_APB_DC_RDMA_INT_MASK_ERR_CH_3    (BIT_(3))
#define BIT_AP_APB_DC_RDMA_INT_MASK_ERR_CH_2    (BIT_(2))
#define BIT_AP_APB_DC_RDMA_INT_MASK_ERR_CH_1    (BIT_(1))
#define BIT_AP_APB_DC_RDMA_INT_MASK_ERR_CH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RDMA_INT_STATUS
// Register Offset : 0x1224
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RDMA_INT_STATUS (DC_APB_AB0_BASE_ADDR + (0x1224<<0))
#define RDMA_INT_STATUS_ERR_CH_6_FIELD_OFFSET 6
#define RDMA_INT_STATUS_ERR_CH_6_FIELD_SIZE 1
#define RDMA_INT_STATUS_ERR_CH_5_FIELD_OFFSET 5
#define RDMA_INT_STATUS_ERR_CH_5_FIELD_SIZE 1
#define RDMA_INT_STATUS_ERR_CH_4_FIELD_OFFSET 4
#define RDMA_INT_STATUS_ERR_CH_4_FIELD_SIZE 1
#define RDMA_INT_STATUS_ERR_CH_3_FIELD_OFFSET 3
#define RDMA_INT_STATUS_ERR_CH_3_FIELD_SIZE 1
#define RDMA_INT_STATUS_ERR_CH_2_FIELD_OFFSET 2
#define RDMA_INT_STATUS_ERR_CH_2_FIELD_SIZE 1
#define RDMA_INT_STATUS_ERR_CH_1_FIELD_OFFSET 1
#define RDMA_INT_STATUS_ERR_CH_1_FIELD_SIZE 1
#define RDMA_INT_STATUS_ERR_CH_0_FIELD_OFFSET 0
#define RDMA_INT_STATUS_ERR_CH_0_FIELD_SIZE 1

#define BIT_AP_APB_DC_RDMA_INT_STATUS_ERR_CH_6    (BIT_(6))
#define BIT_AP_APB_DC_RDMA_INT_STATUS_ERR_CH_5    (BIT_(5))
#define BIT_AP_APB_DC_RDMA_INT_STATUS_ERR_CH_4    (BIT_(4))
#define BIT_AP_APB_DC_RDMA_INT_STATUS_ERR_CH_3    (BIT_(3))
#define BIT_AP_APB_DC_RDMA_INT_STATUS_ERR_CH_2    (BIT_(2))
#define BIT_AP_APB_DC_RDMA_INT_STATUS_ERR_CH_1    (BIT_(1))
#define BIT_AP_APB_DC_RDMA_INT_STATUS_ERR_CH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RDMA_DEBUG_CTRL
// Register Offset : 0x1240
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RDMA_DEBUG_CTRL (DC_APB_AB0_BASE_ADDR + (0x1240<<0))
#define RDMA_DEBUG_CTRL_DEBUG_SEL_FIELD_OFFSET 0
#define RDMA_DEBUG_CTRL_DEBUG_SEL_FIELD_SIZE 4

#define BIT_AP_APB_DC_RDMA_DEBUG_CTRL_DEBUG_SEL_3    (BIT_(3))
#define BIT_AP_APB_DC_RDMA_DEBUG_CTRL_DEBUG_SEL_2    (BIT_(2))
#define BIT_AP_APB_DC_RDMA_DEBUG_CTRL_DEBUG_SEL_1    (BIT_(1))
#define BIT_AP_APB_DC_RDMA_DEBUG_CTRL_DEBUG_SEL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RDMA_DEBUG_STA
// Register Offset : 0x1244
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RDMA_DEBUG_STA (DC_APB_AB0_BASE_ADDR + (0x1244<<0))
#define RDMA_DEBUG_STA_CFIFO_DEP_FIELD_OFFSET 16
#define RDMA_DEBUG_STA_CFIFO_DEP_FIELD_SIZE 16
#define RDMA_DEBUG_STA_DFIFO_DEP_FIELD_OFFSET 0
#define RDMA_DEBUG_STA_DFIFO_DEP_FIELD_SIZE 16

#define BIT_AP_APB_DC_RDMA_DEBUG_STA_CFIFO_DEP_15    (BIT_(31))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_CFIFO_DEP_14    (BIT_(30))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_CFIFO_DEP_13    (BIT_(29))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_CFIFO_DEP_12    (BIT_(28))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_CFIFO_DEP_11    (BIT_(27))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_CFIFO_DEP_10    (BIT_(26))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_CFIFO_DEP_9    (BIT_(25))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_CFIFO_DEP_8    (BIT_(24))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_CFIFO_DEP_7    (BIT_(23))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_CFIFO_DEP_6    (BIT_(22))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_CFIFO_DEP_5    (BIT_(21))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_CFIFO_DEP_4    (BIT_(20))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_CFIFO_DEP_3    (BIT_(19))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_CFIFO_DEP_2    (BIT_(18))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_CFIFO_DEP_1    (BIT_(17))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_CFIFO_DEP_0    (BIT_(16))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_DFIFO_DEP_15    (BIT_(15))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_DFIFO_DEP_14    (BIT_(14))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_DFIFO_DEP_13    (BIT_(13))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_DFIFO_DEP_12    (BIT_(12))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_DFIFO_DEP_11    (BIT_(11))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_DFIFO_DEP_10    (BIT_(10))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_DFIFO_DEP_9    (BIT_(9))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_DFIFO_DEP_8    (BIT_(8))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_DFIFO_DEP_7    (BIT_(7))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_DFIFO_DEP_6    (BIT_(6))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_DFIFO_DEP_5    (BIT_(5))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_DFIFO_DEP_4    (BIT_(4))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_DFIFO_DEP_3    (BIT_(3))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_DFIFO_DEP_2    (BIT_(2))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_DFIFO_DEP_1    (BIT_(1))
#define BIT_AP_APB_DC_RDMA_DEBUG_STA_DFIFO_DEP_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_S_RDMA_DFIFO_WML
// Register Offset : 0x1400
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_S_RDMA_DFIFO_WML (DC_APB_AB0_BASE_ADDR + (0x1400<<0))
#define S_RDMA_DFIFO_WML_WML_FIELD_OFFSET 0
#define S_RDMA_DFIFO_WML_WML_FIELD_SIZE 16

#define BIT_AP_APB_DC_S_RDMA_DFIFO_WML_WML_15    (BIT_(15))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_WML_WML_14    (BIT_(14))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_WML_WML_13    (BIT_(13))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_WML_WML_12    (BIT_(12))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_WML_WML_11    (BIT_(11))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_WML_WML_10    (BIT_(10))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_WML_WML_9    (BIT_(9))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_WML_WML_8    (BIT_(8))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_WML_WML_7    (BIT_(7))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_WML_WML_6    (BIT_(6))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_WML_WML_5    (BIT_(5))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_WML_WML_4    (BIT_(4))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_WML_WML_3    (BIT_(3))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_WML_WML_2    (BIT_(2))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_WML_WML_1    (BIT_(1))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_WML_WML_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_S_RDMA_DFIFO_DEPTH
// Register Offset : 0x1404
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_S_RDMA_DFIFO_DEPTH (DC_APB_AB0_BASE_ADDR + (0x1404<<0))
#define S_RDMA_DFIFO_DEPTH_DEPTH_FIELD_OFFSET 0
#define S_RDMA_DFIFO_DEPTH_DEPTH_FIELD_SIZE 16

#define BIT_AP_APB_DC_S_RDMA_DFIFO_DEPTH_DEPTH_15    (BIT_(15))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_DEPTH_DEPTH_14    (BIT_(14))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_DEPTH_DEPTH_13    (BIT_(13))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_DEPTH_DEPTH_12    (BIT_(12))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_DEPTH_DEPTH_11    (BIT_(11))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_DEPTH_DEPTH_10    (BIT_(10))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_DEPTH_DEPTH_9    (BIT_(9))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_DEPTH_DEPTH_8    (BIT_(8))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_DEPTH_DEPTH_7    (BIT_(7))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_DEPTH_DEPTH_6    (BIT_(6))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_DEPTH_DEPTH_5    (BIT_(5))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_DEPTH_DEPTH_4    (BIT_(4))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_DEPTH_DEPTH_3    (BIT_(3))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_DEPTH_DEPTH_2    (BIT_(2))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_DEPTH_DEPTH_1    (BIT_(1))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_DEPTH_DEPTH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_S_RDMA_CFIFO_DEPTH
// Register Offset : 0x1408
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_S_RDMA_CFIFO_DEPTH (DC_APB_AB0_BASE_ADDR + (0x1408<<0))
#define S_RDMA_CFIFO_DEPTH_DEPTH_FIELD_OFFSET 0
#define S_RDMA_CFIFO_DEPTH_DEPTH_FIELD_SIZE 16

#define BIT_AP_APB_DC_S_RDMA_CFIFO_DEPTH_DEPTH_15    (BIT_(15))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_DEPTH_DEPTH_14    (BIT_(14))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_DEPTH_DEPTH_13    (BIT_(13))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_DEPTH_DEPTH_12    (BIT_(12))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_DEPTH_DEPTH_11    (BIT_(11))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_DEPTH_DEPTH_10    (BIT_(10))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_DEPTH_DEPTH_9    (BIT_(9))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_DEPTH_DEPTH_8    (BIT_(8))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_DEPTH_DEPTH_7    (BIT_(7))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_DEPTH_DEPTH_6    (BIT_(6))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_DEPTH_DEPTH_5    (BIT_(5))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_DEPTH_DEPTH_4    (BIT_(4))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_DEPTH_DEPTH_3    (BIT_(3))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_DEPTH_DEPTH_2    (BIT_(2))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_DEPTH_DEPTH_1    (BIT_(1))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_DEPTH_DEPTH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_S_RDMA_CH_PRIO
// Register Offset : 0x140c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_S_RDMA_CH_PRIO (DC_APB_AB0_BASE_ADDR + (0x140c<<0))
#define S_RDMA_CH_PRIO_SCHE_FIELD_OFFSET 16
#define S_RDMA_CH_PRIO_SCHE_FIELD_SIZE 6
#define S_RDMA_CH_PRIO_P1_FIELD_OFFSET 8
#define S_RDMA_CH_PRIO_P1_FIELD_SIZE 6
#define S_RDMA_CH_PRIO_P0_FIELD_OFFSET 0
#define S_RDMA_CH_PRIO_P0_FIELD_SIZE 6

#define BIT_AP_APB_DC_S_RDMA_CH_PRIO_SCHE_5    (BIT_(21))
#define BIT_AP_APB_DC_S_RDMA_CH_PRIO_SCHE_4    (BIT_(20))
#define BIT_AP_APB_DC_S_RDMA_CH_PRIO_SCHE_3    (BIT_(19))
#define BIT_AP_APB_DC_S_RDMA_CH_PRIO_SCHE_2    (BIT_(18))
#define BIT_AP_APB_DC_S_RDMA_CH_PRIO_SCHE_1    (BIT_(17))
#define BIT_AP_APB_DC_S_RDMA_CH_PRIO_SCHE_0    (BIT_(16))
#define BIT_AP_APB_DC_S_RDMA_CH_PRIO_P1_5    (BIT_(13))
#define BIT_AP_APB_DC_S_RDMA_CH_PRIO_P1_4    (BIT_(12))
#define BIT_AP_APB_DC_S_RDMA_CH_PRIO_P1_3    (BIT_(11))
#define BIT_AP_APB_DC_S_RDMA_CH_PRIO_P1_2    (BIT_(10))
#define BIT_AP_APB_DC_S_RDMA_CH_PRIO_P1_1    (BIT_(9))
#define BIT_AP_APB_DC_S_RDMA_CH_PRIO_P1_0    (BIT_(8))
#define BIT_AP_APB_DC_S_RDMA_CH_PRIO_P0_5    (BIT_(5))
#define BIT_AP_APB_DC_S_RDMA_CH_PRIO_P0_4    (BIT_(4))
#define BIT_AP_APB_DC_S_RDMA_CH_PRIO_P0_3    (BIT_(3))
#define BIT_AP_APB_DC_S_RDMA_CH_PRIO_P0_2    (BIT_(2))
#define BIT_AP_APB_DC_S_RDMA_CH_PRIO_P0_1    (BIT_(1))
#define BIT_AP_APB_DC_S_RDMA_CH_PRIO_P0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_S_RDMA_BURST
// Register Offset : 0x1410
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_S_RDMA_BURST (DC_APB_AB0_BASE_ADDR + (0x1410<<0))
#define S_RDMA_BURST_MODE_FIELD_OFFSET 3
#define S_RDMA_BURST_MODE_FIELD_SIZE 1
#define S_RDMA_BURST_LEN_FIELD_OFFSET 0
#define S_RDMA_BURST_LEN_FIELD_SIZE 3

#define BIT_AP_APB_DC_S_RDMA_BURST_MODE    (BIT_(3))
#define BIT_AP_APB_DC_S_RDMA_BURST_LEN_2    (BIT_(2))
#define BIT_AP_APB_DC_S_RDMA_BURST_LEN_1    (BIT_(1))
#define BIT_AP_APB_DC_S_RDMA_BURST_LEN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_S_RDMA_AXI_USER
// Register Offset : 0x1414
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_S_RDMA_AXI_USER (DC_APB_AB0_BASE_ADDR + (0x1414<<0))
#define S_RDMA_AXI_USER_USER_FIELD_OFFSET 0
#define S_RDMA_AXI_USER_USER_FIELD_SIZE 20

#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_19    (BIT_(19))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_18    (BIT_(18))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_17    (BIT_(17))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_16    (BIT_(16))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_15    (BIT_(15))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_14    (BIT_(14))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_13    (BIT_(13))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_12    (BIT_(12))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_11    (BIT_(11))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_10    (BIT_(10))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_9    (BIT_(9))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_8    (BIT_(8))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_7    (BIT_(7))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_6    (BIT_(6))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_5    (BIT_(5))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_4    (BIT_(4))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_3    (BIT_(3))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_2    (BIT_(2))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_1    (BIT_(1))
#define BIT_AP_APB_DC_S_RDMA_AXI_USER_USER_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_S_RDMA_AXI_CTRL
// Register Offset : 0x1418
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_S_RDMA_AXI_CTRL (DC_APB_AB0_BASE_ADDR + (0x1418<<0))
#define S_RDMA_AXI_CTRL_PROT_FIELD_OFFSET 4
#define S_RDMA_AXI_CTRL_PROT_FIELD_SIZE 2
#define S_RDMA_AXI_CTRL_CACHE_FIELD_OFFSET 0
#define S_RDMA_AXI_CTRL_CACHE_FIELD_SIZE 4

#define BIT_AP_APB_DC_S_RDMA_AXI_CTRL_PROT_1    (BIT_(5))
#define BIT_AP_APB_DC_S_RDMA_AXI_CTRL_PROT_0    (BIT_(4))
#define BIT_AP_APB_DC_S_RDMA_AXI_CTRL_CACHE_3    (BIT_(3))
#define BIT_AP_APB_DC_S_RDMA_AXI_CTRL_CACHE_2    (BIT_(2))
#define BIT_AP_APB_DC_S_RDMA_AXI_CTRL_CACHE_1    (BIT_(1))
#define BIT_AP_APB_DC_S_RDMA_AXI_CTRL_CACHE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_S_RDMA_CTRL
// Register Offset : 0x1500
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_S_RDMA_CTRL (DC_APB_AB0_BASE_ADDR + (0x1500<<0))
#define S_RDMA_CTRL_CFG_LOAD_FIELD_OFFSET 1
#define S_RDMA_CTRL_CFG_LOAD_FIELD_SIZE 1
#define S_RDMA_CTRL_ARB_SEL_FIELD_OFFSET 0
#define S_RDMA_CTRL_ARB_SEL_FIELD_SIZE 1

#define BIT_AP_APB_DC_S_RDMA_CTRL_CFG_LOAD    (BIT_(1))
#define BIT_AP_APB_DC_S_RDMA_CTRL_ARB_SEL    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_S_RDMA_DFIFO_FULL
// Register Offset : 0x1600
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_S_RDMA_DFIFO_FULL (DC_APB_AB0_BASE_ADDR + (0x1600<<0))
#define S_RDMA_DFIFO_FULL_CH_6_FIELD_OFFSET 6
#define S_RDMA_DFIFO_FULL_CH_6_FIELD_SIZE 1
#define S_RDMA_DFIFO_FULL_CH_5_FIELD_OFFSET 5
#define S_RDMA_DFIFO_FULL_CH_5_FIELD_SIZE 1
#define S_RDMA_DFIFO_FULL_CH_4_FIELD_OFFSET 4
#define S_RDMA_DFIFO_FULL_CH_4_FIELD_SIZE 1
#define S_RDMA_DFIFO_FULL_CH_3_FIELD_OFFSET 3
#define S_RDMA_DFIFO_FULL_CH_3_FIELD_SIZE 1
#define S_RDMA_DFIFO_FULL_CH_2_FIELD_OFFSET 2
#define S_RDMA_DFIFO_FULL_CH_2_FIELD_SIZE 1
#define S_RDMA_DFIFO_FULL_CH_1_FIELD_OFFSET 1
#define S_RDMA_DFIFO_FULL_CH_1_FIELD_SIZE 1
#define S_RDMA_DFIFO_FULL_CH_0_FIELD_OFFSET 0
#define S_RDMA_DFIFO_FULL_CH_0_FIELD_SIZE 1

#define BIT_AP_APB_DC_S_RDMA_DFIFO_FULL_CH_6    (BIT_(6))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_FULL_CH_5    (BIT_(5))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_FULL_CH_4    (BIT_(4))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_FULL_CH_3    (BIT_(3))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_FULL_CH_2    (BIT_(2))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_FULL_CH_1    (BIT_(1))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_FULL_CH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_S_RDMA_DFIFO_EMPTY
// Register Offset : 0x1604
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_S_RDMA_DFIFO_EMPTY (DC_APB_AB0_BASE_ADDR + (0x1604<<0))
#define S_RDMA_DFIFO_EMPTY_CH_6_FIELD_OFFSET 6
#define S_RDMA_DFIFO_EMPTY_CH_6_FIELD_SIZE 1
#define S_RDMA_DFIFO_EMPTY_CH_5_FIELD_OFFSET 5
#define S_RDMA_DFIFO_EMPTY_CH_5_FIELD_SIZE 1
#define S_RDMA_DFIFO_EMPTY_CH_4_FIELD_OFFSET 4
#define S_RDMA_DFIFO_EMPTY_CH_4_FIELD_SIZE 1
#define S_RDMA_DFIFO_EMPTY_CH_3_FIELD_OFFSET 3
#define S_RDMA_DFIFO_EMPTY_CH_3_FIELD_SIZE 1
#define S_RDMA_DFIFO_EMPTY_CH_2_FIELD_OFFSET 2
#define S_RDMA_DFIFO_EMPTY_CH_2_FIELD_SIZE 1
#define S_RDMA_DFIFO_EMPTY_CH_1_FIELD_OFFSET 1
#define S_RDMA_DFIFO_EMPTY_CH_1_FIELD_SIZE 1
#define S_RDMA_DFIFO_EMPTY_CH_0_FIELD_OFFSET 0
#define S_RDMA_DFIFO_EMPTY_CH_0_FIELD_SIZE 1

#define BIT_AP_APB_DC_S_RDMA_DFIFO_EMPTY_CH_6    (BIT_(6))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_EMPTY_CH_5    (BIT_(5))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_EMPTY_CH_4    (BIT_(4))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_EMPTY_CH_3    (BIT_(3))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_EMPTY_CH_2    (BIT_(2))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_EMPTY_CH_1    (BIT_(1))
#define BIT_AP_APB_DC_S_RDMA_DFIFO_EMPTY_CH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_S_RDMA_CFIFO_FULL
// Register Offset : 0x1608
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_S_RDMA_CFIFO_FULL (DC_APB_AB0_BASE_ADDR + (0x1608<<0))
#define S_RDMA_CFIFO_FULL_CH_6_FIELD_OFFSET 6
#define S_RDMA_CFIFO_FULL_CH_6_FIELD_SIZE 1
#define S_RDMA_CFIFO_FULL_CH_5_FIELD_OFFSET 5
#define S_RDMA_CFIFO_FULL_CH_5_FIELD_SIZE 1
#define S_RDMA_CFIFO_FULL_CH_4_FIELD_OFFSET 4
#define S_RDMA_CFIFO_FULL_CH_4_FIELD_SIZE 1
#define S_RDMA_CFIFO_FULL_CH_3_FIELD_OFFSET 3
#define S_RDMA_CFIFO_FULL_CH_3_FIELD_SIZE 1
#define S_RDMA_CFIFO_FULL_CH_2_FIELD_OFFSET 2
#define S_RDMA_CFIFO_FULL_CH_2_FIELD_SIZE 1
#define S_RDMA_CFIFO_FULL_CH_1_FIELD_OFFSET 1
#define S_RDMA_CFIFO_FULL_CH_1_FIELD_SIZE 1
#define S_RDMA_CFIFO_FULL_CH_0_FIELD_OFFSET 0
#define S_RDMA_CFIFO_FULL_CH_0_FIELD_SIZE 1

#define BIT_AP_APB_DC_S_RDMA_CFIFO_FULL_CH_6    (BIT_(6))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_FULL_CH_5    (BIT_(5))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_FULL_CH_4    (BIT_(4))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_FULL_CH_3    (BIT_(3))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_FULL_CH_2    (BIT_(2))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_FULL_CH_1    (BIT_(1))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_FULL_CH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_S_RDMA_CFIFO_EMPTY
// Register Offset : 0x160c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_S_RDMA_CFIFO_EMPTY (DC_APB_AB0_BASE_ADDR + (0x160c<<0))
#define S_RDMA_CFIFO_EMPTY_CH_6_FIELD_OFFSET 6
#define S_RDMA_CFIFO_EMPTY_CH_6_FIELD_SIZE 1
#define S_RDMA_CFIFO_EMPTY_CH_5_FIELD_OFFSET 5
#define S_RDMA_CFIFO_EMPTY_CH_5_FIELD_SIZE 1
#define S_RDMA_CFIFO_EMPTY_CH_4_FIELD_OFFSET 4
#define S_RDMA_CFIFO_EMPTY_CH_4_FIELD_SIZE 1
#define S_RDMA_CFIFO_EMPTY_CH_3_FIELD_OFFSET 3
#define S_RDMA_CFIFO_EMPTY_CH_3_FIELD_SIZE 1
#define S_RDMA_CFIFO_EMPTY_CH_2_FIELD_OFFSET 2
#define S_RDMA_CFIFO_EMPTY_CH_2_FIELD_SIZE 1
#define S_RDMA_CFIFO_EMPTY_CH_1_FIELD_OFFSET 1
#define S_RDMA_CFIFO_EMPTY_CH_1_FIELD_SIZE 1
#define S_RDMA_CFIFO_EMPTY_CH_0_FIELD_OFFSET 0
#define S_RDMA_CFIFO_EMPTY_CH_0_FIELD_SIZE 1

#define BIT_AP_APB_DC_S_RDMA_CFIFO_EMPTY_CH_6    (BIT_(6))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_EMPTY_CH_5    (BIT_(5))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_EMPTY_CH_4    (BIT_(4))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_EMPTY_CH_3    (BIT_(3))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_EMPTY_CH_2    (BIT_(2))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_EMPTY_CH_1    (BIT_(1))
#define BIT_AP_APB_DC_S_RDMA_CFIFO_EMPTY_CH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_S_RDMA_CH_IDLE
// Register Offset : 0x1610
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_S_RDMA_CH_IDLE (DC_APB_AB0_BASE_ADDR + (0x1610<<0))
#define S_RDMA_CH_IDLE_CH_6_FIELD_OFFSET 6
#define S_RDMA_CH_IDLE_CH_6_FIELD_SIZE 1
#define S_RDMA_CH_IDLE_CH_5_FIELD_OFFSET 5
#define S_RDMA_CH_IDLE_CH_5_FIELD_SIZE 1
#define S_RDMA_CH_IDLE_CH_4_FIELD_OFFSET 4
#define S_RDMA_CH_IDLE_CH_4_FIELD_SIZE 1
#define S_RDMA_CH_IDLE_CH_3_FIELD_OFFSET 3
#define S_RDMA_CH_IDLE_CH_3_FIELD_SIZE 1
#define S_RDMA_CH_IDLE_CH_2_FIELD_OFFSET 2
#define S_RDMA_CH_IDLE_CH_2_FIELD_SIZE 1
#define S_RDMA_CH_IDLE_CH_1_FIELD_OFFSET 1
#define S_RDMA_CH_IDLE_CH_1_FIELD_SIZE 1
#define S_RDMA_CH_IDLE_CH_0_FIELD_OFFSET 0
#define S_RDMA_CH_IDLE_CH_0_FIELD_SIZE 1

#define BIT_AP_APB_DC_S_RDMA_CH_IDLE_CH_6    (BIT_(6))
#define BIT_AP_APB_DC_S_RDMA_CH_IDLE_CH_5    (BIT_(5))
#define BIT_AP_APB_DC_S_RDMA_CH_IDLE_CH_4    (BIT_(4))
#define BIT_AP_APB_DC_S_RDMA_CH_IDLE_CH_3    (BIT_(3))
#define BIT_AP_APB_DC_S_RDMA_CH_IDLE_CH_2    (BIT_(2))
#define BIT_AP_APB_DC_S_RDMA_CH_IDLE_CH_1    (BIT_(1))
#define BIT_AP_APB_DC_S_RDMA_CH_IDLE_CH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_S_RDMA_INT_MASK
// Register Offset : 0x1620
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_S_RDMA_INT_MASK (DC_APB_AB0_BASE_ADDR + (0x1620<<0))
#define S_RDMA_INT_MASK_ERR_CH_6_FIELD_OFFSET 6
#define S_RDMA_INT_MASK_ERR_CH_6_FIELD_SIZE 1
#define S_RDMA_INT_MASK_ERR_CH_5_FIELD_OFFSET 5
#define S_RDMA_INT_MASK_ERR_CH_5_FIELD_SIZE 1
#define S_RDMA_INT_MASK_ERR_CH_4_FIELD_OFFSET 4
#define S_RDMA_INT_MASK_ERR_CH_4_FIELD_SIZE 1
#define S_RDMA_INT_MASK_ERR_CH_3_FIELD_OFFSET 3
#define S_RDMA_INT_MASK_ERR_CH_3_FIELD_SIZE 1
#define S_RDMA_INT_MASK_ERR_CH_2_FIELD_OFFSET 2
#define S_RDMA_INT_MASK_ERR_CH_2_FIELD_SIZE 1
#define S_RDMA_INT_MASK_ERR_CH_1_FIELD_OFFSET 1
#define S_RDMA_INT_MASK_ERR_CH_1_FIELD_SIZE 1
#define S_RDMA_INT_MASK_ERR_CH_0_FIELD_OFFSET 0
#define S_RDMA_INT_MASK_ERR_CH_0_FIELD_SIZE 1

#define BIT_AP_APB_DC_S_RDMA_INT_MASK_ERR_CH_6    (BIT_(6))
#define BIT_AP_APB_DC_S_RDMA_INT_MASK_ERR_CH_5    (BIT_(5))
#define BIT_AP_APB_DC_S_RDMA_INT_MASK_ERR_CH_4    (BIT_(4))
#define BIT_AP_APB_DC_S_RDMA_INT_MASK_ERR_CH_3    (BIT_(3))
#define BIT_AP_APB_DC_S_RDMA_INT_MASK_ERR_CH_2    (BIT_(2))
#define BIT_AP_APB_DC_S_RDMA_INT_MASK_ERR_CH_1    (BIT_(1))
#define BIT_AP_APB_DC_S_RDMA_INT_MASK_ERR_CH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_S_RDMA_INT_STATUS
// Register Offset : 0x1624
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_S_RDMA_INT_STATUS (DC_APB_AB0_BASE_ADDR + (0x1624<<0))
#define S_RDMA_INT_STATUS_ERR_CH_6_FIELD_OFFSET 6
#define S_RDMA_INT_STATUS_ERR_CH_6_FIELD_SIZE 1
#define S_RDMA_INT_STATUS_ERR_CH_5_FIELD_OFFSET 5
#define S_RDMA_INT_STATUS_ERR_CH_5_FIELD_SIZE 1
#define S_RDMA_INT_STATUS_ERR_CH_4_FIELD_OFFSET 4
#define S_RDMA_INT_STATUS_ERR_CH_4_FIELD_SIZE 1
#define S_RDMA_INT_STATUS_ERR_CH_3_FIELD_OFFSET 3
#define S_RDMA_INT_STATUS_ERR_CH_3_FIELD_SIZE 1
#define S_RDMA_INT_STATUS_ERR_CH_2_FIELD_OFFSET 2
#define S_RDMA_INT_STATUS_ERR_CH_2_FIELD_SIZE 1
#define S_RDMA_INT_STATUS_ERR_CH_1_FIELD_OFFSET 1
#define S_RDMA_INT_STATUS_ERR_CH_1_FIELD_SIZE 1
#define S_RDMA_INT_STATUS_ERR_CH_0_FIELD_OFFSET 0
#define S_RDMA_INT_STATUS_ERR_CH_0_FIELD_SIZE 1

#define BIT_AP_APB_DC_S_RDMA_INT_STATUS_ERR_CH_6    (BIT_(6))
#define BIT_AP_APB_DC_S_RDMA_INT_STATUS_ERR_CH_5    (BIT_(5))
#define BIT_AP_APB_DC_S_RDMA_INT_STATUS_ERR_CH_4    (BIT_(4))
#define BIT_AP_APB_DC_S_RDMA_INT_STATUS_ERR_CH_3    (BIT_(3))
#define BIT_AP_APB_DC_S_RDMA_INT_STATUS_ERR_CH_2    (BIT_(2))
#define BIT_AP_APB_DC_S_RDMA_INT_STATUS_ERR_CH_1    (BIT_(1))
#define BIT_AP_APB_DC_S_RDMA_INT_STATUS_ERR_CH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_S_RDMA_DEBUG_CTRL
// Register Offset : 0x1640
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_S_RDMA_DEBUG_CTRL (DC_APB_AB0_BASE_ADDR + (0x1640<<0))
#define S_RDMA_DEBUG_CTRL_DEBUG_SEL_FIELD_OFFSET 0
#define S_RDMA_DEBUG_CTRL_DEBUG_SEL_FIELD_SIZE 4

#define BIT_AP_APB_DC_S_RDMA_DEBUG_CTRL_DEBUG_SEL_3    (BIT_(3))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_CTRL_DEBUG_SEL_2    (BIT_(2))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_CTRL_DEBUG_SEL_1    (BIT_(1))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_CTRL_DEBUG_SEL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_S_RDMA_DEBUG_STA
// Register Offset : 0x1644
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_S_RDMA_DEBUG_STA (DC_APB_AB0_BASE_ADDR + (0x1644<<0))
#define S_RDMA_DEBUG_STA_CFIFO_DEP_FIELD_OFFSET 16
#define S_RDMA_DEBUG_STA_CFIFO_DEP_FIELD_SIZE 16
#define S_RDMA_DEBUG_STA_DFIFO_DEP_FIELD_OFFSET 0
#define S_RDMA_DEBUG_STA_DFIFO_DEP_FIELD_SIZE 16

#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_CFIFO_DEP_15    (BIT_(31))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_CFIFO_DEP_14    (BIT_(30))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_CFIFO_DEP_13    (BIT_(29))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_CFIFO_DEP_12    (BIT_(28))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_CFIFO_DEP_11    (BIT_(27))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_CFIFO_DEP_10    (BIT_(26))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_CFIFO_DEP_9    (BIT_(25))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_CFIFO_DEP_8    (BIT_(24))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_CFIFO_DEP_7    (BIT_(23))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_CFIFO_DEP_6    (BIT_(22))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_CFIFO_DEP_5    (BIT_(21))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_CFIFO_DEP_4    (BIT_(20))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_CFIFO_DEP_3    (BIT_(19))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_CFIFO_DEP_2    (BIT_(18))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_CFIFO_DEP_1    (BIT_(17))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_CFIFO_DEP_0    (BIT_(16))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_DFIFO_DEP_15    (BIT_(15))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_DFIFO_DEP_14    (BIT_(14))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_DFIFO_DEP_13    (BIT_(13))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_DFIFO_DEP_12    (BIT_(12))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_DFIFO_DEP_11    (BIT_(11))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_DFIFO_DEP_10    (BIT_(10))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_DFIFO_DEP_9    (BIT_(9))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_DFIFO_DEP_8    (BIT_(8))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_DFIFO_DEP_7    (BIT_(7))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_DFIFO_DEP_6    (BIT_(6))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_DFIFO_DEP_5    (BIT_(5))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_DFIFO_DEP_4    (BIT_(4))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_DFIFO_DEP_3    (BIT_(3))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_DFIFO_DEP_2    (BIT_(2))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_DFIFO_DEP_1    (BIT_(1))
#define BIT_AP_APB_DC_S_RDMA_DEBUG_STA_DFIFO_DEP_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_GP_PIX_COMP
// Register Offset : 0x2000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_GP_PIX_COMP (DC_APB_AB0_BASE_ADDR + (0x2000<<0))
#define DC_GP_PIX_COMP_BPV_FIELD_OFFSET 24
#define DC_GP_PIX_COMP_BPV_FIELD_SIZE 4
#define DC_GP_PIX_COMP_BPU_FIELD_OFFSET 16
#define DC_GP_PIX_COMP_BPU_FIELD_SIZE 4
#define DC_GP_PIX_COMP_BPY_FIELD_OFFSET 8
#define DC_GP_PIX_COMP_BPY_FIELD_SIZE 5
#define DC_GP_PIX_COMP_BPA_FIELD_OFFSET 0
#define DC_GP_PIX_COMP_BPA_FIELD_SIZE 4

#define BIT_AP_APB_DC_DC_GP_PIX_COMP_BPV_3    (BIT_(27))
#define BIT_AP_APB_DC_DC_GP_PIX_COMP_BPV_2    (BIT_(26))
#define BIT_AP_APB_DC_DC_GP_PIX_COMP_BPV_1    (BIT_(25))
#define BIT_AP_APB_DC_DC_GP_PIX_COMP_BPV_0    (BIT_(24))
#define BIT_AP_APB_DC_DC_GP_PIX_COMP_BPU_3    (BIT_(19))
#define BIT_AP_APB_DC_DC_GP_PIX_COMP_BPU_2    (BIT_(18))
#define BIT_AP_APB_DC_DC_GP_PIX_COMP_BPU_1    (BIT_(17))
#define BIT_AP_APB_DC_DC_GP_PIX_COMP_BPU_0    (BIT_(16))
#define BIT_AP_APB_DC_DC_GP_PIX_COMP_BPY_4    (BIT_(12))
#define BIT_AP_APB_DC_DC_GP_PIX_COMP_BPY_3    (BIT_(11))
#define BIT_AP_APB_DC_DC_GP_PIX_COMP_BPY_2    (BIT_(10))
#define BIT_AP_APB_DC_DC_GP_PIX_COMP_BPY_1    (BIT_(9))
#define BIT_AP_APB_DC_DC_GP_PIX_COMP_BPY_0    (BIT_(8))
#define BIT_AP_APB_DC_DC_GP_PIX_COMP_BPA_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_GP_PIX_COMP_BPA_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_GP_PIX_COMP_BPA_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_GP_PIX_COMP_BPA_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_GP_FRM_CTRL
// Register Offset : 0x2004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_GP_FRM_CTRL (DC_APB_AB0_BASE_ADDR + (0x2004<<0))
#define DC_GP_FRM_CTRL_ENDIAN_CTRL_FIELD_OFFSET 16
#define DC_GP_FRM_CTRL_ENDIAN_CTRL_FIELD_SIZE 3
#define DC_GP_FRM_CTRL_COMP_SWAP_FIELD_OFFSET 12
#define DC_GP_FRM_CTRL_COMP_SWAP_FIELD_SIZE 4
#define DC_GP_FRM_CTRL_ROT_FIELD_OFFSET 8
#define DC_GP_FRM_CTRL_ROT_FIELD_SIZE 3
#define DC_GP_FRM_CTRL_RGB_YUV_FIELD_OFFSET 7
#define DC_GP_FRM_CTRL_RGB_YUV_FIELD_SIZE 1
#define DC_GP_FRM_CTRL_UV_SWAP_FIELD_OFFSET 6
#define DC_GP_FRM_CTRL_UV_SWAP_FIELD_SIZE 1
#define DC_GP_FRM_CTRL_UV_MODE_FIELD_OFFSET 4
#define DC_GP_FRM_CTRL_UV_MODE_FIELD_SIZE 2
#define DC_GP_FRM_CTRL_MODE_FIELD_OFFSET 2
#define DC_GP_FRM_CTRL_MODE_FIELD_SIZE 2
#define DC_GP_FRM_CTRL_FMT_FIELD_OFFSET 0
#define DC_GP_FRM_CTRL_FMT_FIELD_SIZE 2

#define BIT_AP_APB_DC_DC_GP_FRM_CTRL_ENDIAN_CTRL_2    (BIT_(18))
#define BIT_AP_APB_DC_DC_GP_FRM_CTRL_ENDIAN_CTRL_1    (BIT_(17))
#define BIT_AP_APB_DC_DC_GP_FRM_CTRL_ENDIAN_CTRL_0    (BIT_(16))
#define BIT_AP_APB_DC_DC_GP_FRM_CTRL_COMP_SWAP_3    (BIT_(15))
#define BIT_AP_APB_DC_DC_GP_FRM_CTRL_COMP_SWAP_2    (BIT_(14))
#define BIT_AP_APB_DC_DC_GP_FRM_CTRL_COMP_SWAP_1    (BIT_(13))
#define BIT_AP_APB_DC_DC_GP_FRM_CTRL_COMP_SWAP_0    (BIT_(12))
#define BIT_AP_APB_DC_DC_GP_FRM_CTRL_ROT_2    (BIT_(10))
#define BIT_AP_APB_DC_DC_GP_FRM_CTRL_ROT_1    (BIT_(9))
#define BIT_AP_APB_DC_DC_GP_FRM_CTRL_ROT_0    (BIT_(8))
#define BIT_AP_APB_DC_DC_GP_FRM_CTRL_RGB_YUV    (BIT_(7))
#define BIT_AP_APB_DC_DC_GP_FRM_CTRL_UV_SWAP    (BIT_(6))
#define BIT_AP_APB_DC_DC_GP_FRM_CTRL_UV_MODE_1    (BIT_(5))
#define BIT_AP_APB_DC_DC_GP_FRM_CTRL_UV_MODE_0    (BIT_(4))
#define BIT_AP_APB_DC_DC_GP_FRM_CTRL_MODE_1    (BIT_(3))
#define BIT_AP_APB_DC_DC_GP_FRM_CTRL_MODE_0    (BIT_(2))
#define BIT_AP_APB_DC_DC_GP_FRM_CTRL_FMT_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_GP_FRM_CTRL_FMT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_GP_FRM_SIZE
// Register Offset : 0x2008
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_GP_FRM_SIZE (DC_APB_AB0_BASE_ADDR + (0x2008<<0))
#define DC_GP_FRM_SIZE_HEIGHT_FIELD_OFFSET 16
#define DC_GP_FRM_SIZE_HEIGHT_FIELD_SIZE 16
#define DC_GP_FRM_SIZE_WIDTH_FIELD_OFFSET 0
#define DC_GP_FRM_SIZE_WIDTH_FIELD_SIZE 16

#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_HEIGHT_15    (BIT_(31))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_HEIGHT_14    (BIT_(30))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_HEIGHT_13    (BIT_(29))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_HEIGHT_12    (BIT_(28))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_HEIGHT_11    (BIT_(27))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_HEIGHT_10    (BIT_(26))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_HEIGHT_9    (BIT_(25))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_HEIGHT_8    (BIT_(24))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_HEIGHT_7    (BIT_(23))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_HEIGHT_6    (BIT_(22))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_HEIGHT_5    (BIT_(21))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_HEIGHT_4    (BIT_(20))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_HEIGHT_3    (BIT_(19))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_HEIGHT_2    (BIT_(18))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_HEIGHT_1    (BIT_(17))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_HEIGHT_0    (BIT_(16))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_WIDTH_15    (BIT_(15))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_WIDTH_14    (BIT_(14))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_WIDTH_13    (BIT_(13))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_WIDTH_12    (BIT_(12))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_WIDTH_11    (BIT_(11))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_WIDTH_10    (BIT_(10))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_WIDTH_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_WIDTH_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_WIDTH_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_WIDTH_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_WIDTH_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_WIDTH_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_WIDTH_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_WIDTH_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_WIDTH_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_GP_FRM_SIZE_WIDTH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_GP_Y_BADDR_L
// Register Offset : 0x200c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_GP_Y_BADDR_L (DC_APB_AB0_BASE_ADDR + (0x200c<<0))
#define DC_GP_Y_BADDR_L_Y_FIELD_OFFSET 0
#define DC_GP_Y_BADDR_L_Y_FIELD_SIZE 32

#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_31    (BIT_(31))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_30    (BIT_(30))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_29    (BIT_(29))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_28    (BIT_(28))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_27    (BIT_(27))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_26    (BIT_(26))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_25    (BIT_(25))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_24    (BIT_(24))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_23    (BIT_(23))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_22    (BIT_(22))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_21    (BIT_(21))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_20    (BIT_(20))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_19    (BIT_(19))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_18    (BIT_(18))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_17    (BIT_(17))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_16    (BIT_(16))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_15    (BIT_(15))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_14    (BIT_(14))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_13    (BIT_(13))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_12    (BIT_(12))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_11    (BIT_(11))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_10    (BIT_(10))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_L_Y_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_GP_Y_BADDR_H
// Register Offset : 0x2010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_GP_Y_BADDR_H (DC_APB_AB0_BASE_ADDR + (0x2010<<0))
#define DC_GP_Y_BADDR_H_Y_FIELD_OFFSET 0
#define DC_GP_Y_BADDR_H_Y_FIELD_SIZE 8

#define BIT_AP_APB_DC_DC_GP_Y_BADDR_H_Y_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_H_Y_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_H_Y_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_H_Y_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_H_Y_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_H_Y_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_H_Y_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_GP_Y_BADDR_H_Y_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_GP_U_BADDR_L
// Register Offset : 0x2014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_GP_U_BADDR_L (DC_APB_AB0_BASE_ADDR + (0x2014<<0))
#define DC_GP_U_BADDR_L_U_FIELD_OFFSET 0
#define DC_GP_U_BADDR_L_U_FIELD_SIZE 32

#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_31    (BIT_(31))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_30    (BIT_(30))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_29    (BIT_(29))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_28    (BIT_(28))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_27    (BIT_(27))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_26    (BIT_(26))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_25    (BIT_(25))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_24    (BIT_(24))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_23    (BIT_(23))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_22    (BIT_(22))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_21    (BIT_(21))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_20    (BIT_(20))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_19    (BIT_(19))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_18    (BIT_(18))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_17    (BIT_(17))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_16    (BIT_(16))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_15    (BIT_(15))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_14    (BIT_(14))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_13    (BIT_(13))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_12    (BIT_(12))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_11    (BIT_(11))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_10    (BIT_(10))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_L_U_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_GP_U_BADDR_H
// Register Offset : 0x2018
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_GP_U_BADDR_H (DC_APB_AB0_BASE_ADDR + (0x2018<<0))
#define DC_GP_U_BADDR_H_U_FIELD_OFFSET 0
#define DC_GP_U_BADDR_H_U_FIELD_SIZE 8

#define BIT_AP_APB_DC_DC_GP_U_BADDR_H_U_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_H_U_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_H_U_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_H_U_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_H_U_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_H_U_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_H_U_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_GP_U_BADDR_H_U_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_GP_V_BADDR_L
// Register Offset : 0x201c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_GP_V_BADDR_L (DC_APB_AB0_BASE_ADDR + (0x201c<<0))
#define DC_GP_V_BADDR_L_V_FIELD_OFFSET 0
#define DC_GP_V_BADDR_L_V_FIELD_SIZE 32

#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_31    (BIT_(31))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_30    (BIT_(30))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_29    (BIT_(29))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_28    (BIT_(28))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_27    (BIT_(27))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_26    (BIT_(26))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_25    (BIT_(25))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_24    (BIT_(24))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_23    (BIT_(23))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_22    (BIT_(22))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_21    (BIT_(21))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_20    (BIT_(20))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_19    (BIT_(19))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_18    (BIT_(18))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_17    (BIT_(17))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_16    (BIT_(16))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_15    (BIT_(15))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_14    (BIT_(14))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_13    (BIT_(13))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_12    (BIT_(12))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_11    (BIT_(11))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_10    (BIT_(10))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_L_V_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_GP_V_BADDR_H
// Register Offset : 0x2020
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_GP_V_BADDR_H (DC_APB_AB0_BASE_ADDR + (0x2020<<0))
#define DC_GP_V_BADDR_H_V_FIELD_OFFSET 0
#define DC_GP_V_BADDR_H_V_FIELD_SIZE 8

#define BIT_AP_APB_DC_DC_GP_V_BADDR_H_V_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_H_V_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_H_V_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_H_V_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_H_V_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_H_V_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_H_V_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_GP_V_BADDR_H_V_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_GP_Y_STRIDE
// Register Offset : 0x202c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_GP_Y_STRIDE (DC_APB_AB0_BASE_ADDR + (0x202c<<0))
#define DC_GP_Y_STRIDE_Y_FIELD_OFFSET 0
#define DC_GP_Y_STRIDE_Y_FIELD_SIZE 18

#define BIT_AP_APB_DC_DC_GP_Y_STRIDE_Y_17    (BIT_(17))
#define BIT_AP_APB_DC_DC_GP_Y_STRIDE_Y_16    (BIT_(16))
#define BIT_AP_APB_DC_DC_GP_Y_STRIDE_Y_15    (BIT_(15))
#define BIT_AP_APB_DC_DC_GP_Y_STRIDE_Y_14    (BIT_(14))
#define BIT_AP_APB_DC_DC_GP_Y_STRIDE_Y_13    (BIT_(13))
#define BIT_AP_APB_DC_DC_GP_Y_STRIDE_Y_12    (BIT_(12))
#define BIT_AP_APB_DC_DC_GP_Y_STRIDE_Y_11    (BIT_(11))
#define BIT_AP_APB_DC_DC_GP_Y_STRIDE_Y_10    (BIT_(10))
#define BIT_AP_APB_DC_DC_GP_Y_STRIDE_Y_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_GP_Y_STRIDE_Y_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_GP_Y_STRIDE_Y_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_GP_Y_STRIDE_Y_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_GP_Y_STRIDE_Y_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_GP_Y_STRIDE_Y_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_GP_Y_STRIDE_Y_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_GP_Y_STRIDE_Y_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_GP_Y_STRIDE_Y_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_GP_Y_STRIDE_Y_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_GP_U_STRIDE
// Register Offset : 0x2030
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_GP_U_STRIDE (DC_APB_AB0_BASE_ADDR + (0x2030<<0))
#define DC_GP_U_STRIDE_U_FIELD_OFFSET 0
#define DC_GP_U_STRIDE_U_FIELD_SIZE 18

#define BIT_AP_APB_DC_DC_GP_U_STRIDE_U_17    (BIT_(17))
#define BIT_AP_APB_DC_DC_GP_U_STRIDE_U_16    (BIT_(16))
#define BIT_AP_APB_DC_DC_GP_U_STRIDE_U_15    (BIT_(15))
#define BIT_AP_APB_DC_DC_GP_U_STRIDE_U_14    (BIT_(14))
#define BIT_AP_APB_DC_DC_GP_U_STRIDE_U_13    (BIT_(13))
#define BIT_AP_APB_DC_DC_GP_U_STRIDE_U_12    (BIT_(12))
#define BIT_AP_APB_DC_DC_GP_U_STRIDE_U_11    (BIT_(11))
#define BIT_AP_APB_DC_DC_GP_U_STRIDE_U_10    (BIT_(10))
#define BIT_AP_APB_DC_DC_GP_U_STRIDE_U_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_GP_U_STRIDE_U_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_GP_U_STRIDE_U_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_GP_U_STRIDE_U_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_GP_U_STRIDE_U_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_GP_U_STRIDE_U_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_GP_U_STRIDE_U_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_GP_U_STRIDE_U_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_GP_U_STRIDE_U_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_GP_U_STRIDE_U_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_GP_V_STRIDE
// Register Offset : 0x2034
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_GP_V_STRIDE (DC_APB_AB0_BASE_ADDR + (0x2034<<0))
#define DC_GP_V_STRIDE_V_FIELD_OFFSET 0
#define DC_GP_V_STRIDE_V_FIELD_SIZE 18

#define BIT_AP_APB_DC_DC_GP_V_STRIDE_V_17    (BIT_(17))
#define BIT_AP_APB_DC_DC_GP_V_STRIDE_V_16    (BIT_(16))
#define BIT_AP_APB_DC_DC_GP_V_STRIDE_V_15    (BIT_(15))
#define BIT_AP_APB_DC_DC_GP_V_STRIDE_V_14    (BIT_(14))
#define BIT_AP_APB_DC_DC_GP_V_STRIDE_V_13    (BIT_(13))
#define BIT_AP_APB_DC_DC_GP_V_STRIDE_V_12    (BIT_(12))
#define BIT_AP_APB_DC_DC_GP_V_STRIDE_V_11    (BIT_(11))
#define BIT_AP_APB_DC_DC_GP_V_STRIDE_V_10    (BIT_(10))
#define BIT_AP_APB_DC_DC_GP_V_STRIDE_V_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_GP_V_STRIDE_V_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_GP_V_STRIDE_V_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_GP_V_STRIDE_V_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_GP_V_STRIDE_V_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_GP_V_STRIDE_V_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_GP_V_STRIDE_V_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_GP_V_STRIDE_V_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_GP_V_STRIDE_V_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_GP_V_STRIDE_V_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_GP_FRM_OFFSET
// Register Offset : 0x2040
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_GP_FRM_OFFSET (DC_APB_AB0_BASE_ADDR + (0x2040<<0))
#define DC_GP_FRM_OFFSET_Y_FIELD_OFFSET 16
#define DC_GP_FRM_OFFSET_Y_FIELD_SIZE 16
#define DC_GP_FRM_OFFSET_X_FIELD_OFFSET 0
#define DC_GP_FRM_OFFSET_X_FIELD_SIZE 16

#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_Y_15    (BIT_(31))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_Y_14    (BIT_(30))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_Y_13    (BIT_(29))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_Y_12    (BIT_(28))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_Y_11    (BIT_(27))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_Y_10    (BIT_(26))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_Y_9    (BIT_(25))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_Y_8    (BIT_(24))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_Y_7    (BIT_(23))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_Y_6    (BIT_(22))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_Y_5    (BIT_(21))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_Y_4    (BIT_(20))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_Y_3    (BIT_(19))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_Y_2    (BIT_(18))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_Y_1    (BIT_(17))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_Y_0    (BIT_(16))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_X_15    (BIT_(15))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_X_14    (BIT_(14))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_X_13    (BIT_(13))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_X_12    (BIT_(12))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_X_11    (BIT_(11))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_X_10    (BIT_(10))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_X_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_X_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_X_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_X_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_X_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_X_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_X_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_X_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_X_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_GP_FRM_OFFSET_X_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_GP_YUVUP_CTRL
// Register Offset : 0x2044
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_GP_YUVUP_CTRL (DC_APB_AB0_BASE_ADDR + (0x2044<<0))
#define DC_GP_YUVUP_CTRL_EN_FIELD_OFFSET 31
#define DC_GP_YUVUP_CTRL_EN_FIELD_SIZE 1
#define DC_GP_YUVUP_CTRL_VOFSET_FIELD_OFFSET 6
#define DC_GP_YUVUP_CTRL_VOFSET_FIELD_SIZE 2
#define DC_GP_YUVUP_CTRL_HOFSET_FIELD_OFFSET 4
#define DC_GP_YUVUP_CTRL_HOFSET_FIELD_SIZE 2
#define DC_GP_YUVUP_CTRL_FILTER_MODE_FIELD_OFFSET 3
#define DC_GP_YUVUP_CTRL_FILTER_MODE_FIELD_SIZE 1
#define DC_GP_YUVUP_CTRL_UPV_BYPASS_FIELD_OFFSET 2
#define DC_GP_YUVUP_CTRL_UPV_BYPASS_FIELD_SIZE 1
#define DC_GP_YUVUP_CTRL_UPH_BYPASS_FIELD_OFFSET 1
#define DC_GP_YUVUP_CTRL_UPH_BYPASS_FIELD_SIZE 1
#define DC_GP_YUVUP_CTRL_BYPASS_FIELD_OFFSET 0
#define DC_GP_YUVUP_CTRL_BYPASS_FIELD_SIZE 1

#define BIT_AP_APB_DC_DC_GP_YUVUP_CTRL_EN    (BIT_(31))
#define BIT_AP_APB_DC_DC_GP_YUVUP_CTRL_VOFSET_1    (BIT_(7))
#define BIT_AP_APB_DC_DC_GP_YUVUP_CTRL_VOFSET_0    (BIT_(6))
#define BIT_AP_APB_DC_DC_GP_YUVUP_CTRL_HOFSET_1    (BIT_(5))
#define BIT_AP_APB_DC_DC_GP_YUVUP_CTRL_HOFSET_0    (BIT_(4))
#define BIT_AP_APB_DC_DC_GP_YUVUP_CTRL_FILTER_MODE    (BIT_(3))
#define BIT_AP_APB_DC_DC_GP_YUVUP_CTRL_UPV_BYPASS    (BIT_(2))
#define BIT_AP_APB_DC_DC_GP_YUVUP_CTRL_UPH_BYPASS    (BIT_(1))
#define BIT_AP_APB_DC_DC_GP_YUVUP_CTRL_BYPASS    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_GP_CSC_CTRL
// Register Offset : 0x2200
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_GP_CSC_CTRL (DC_APB_AB0_BASE_ADDR + (0x2200<<0))
#define GP_CSC_CTRL_ALPHA_FIELD_OFFSET 2
#define GP_CSC_CTRL_ALPHA_FIELD_SIZE 1
#define GP_CSC_CTRL_SBUP_CONV_FIELD_OFFSET 1
#define GP_CSC_CTRL_SBUP_CONV_FIELD_SIZE 1
#define GP_CSC_CTRL_BYPASS_FIELD_OFFSET 0
#define GP_CSC_CTRL_BYPASS_FIELD_SIZE 1

#define BIT_AP_APB_DC_GP_CSC_CTRL_ALPHA    (BIT_(2))
#define BIT_AP_APB_DC_GP_CSC_CTRL_SBUP_CONV    (BIT_(1))
#define BIT_AP_APB_DC_GP_CSC_CTRL_BYPASS    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_GP_CSC_COEF1
// Register Offset : 0x2204
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_GP_CSC_COEF1 (DC_APB_AB0_BASE_ADDR + (0x2204<<0))
#define GP_CSC_COEF1_A01_FIELD_OFFSET 16
#define GP_CSC_COEF1_A01_FIELD_SIZE 14
#define GP_CSC_COEF1_A00_FIELD_OFFSET 0
#define GP_CSC_COEF1_A00_FIELD_SIZE 14

#define BIT_AP_APB_DC_GP_CSC_COEF1_A01_13    (BIT_(29))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A01_12    (BIT_(28))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A01_11    (BIT_(27))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A01_10    (BIT_(26))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A01_9    (BIT_(25))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A01_8    (BIT_(24))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A01_7    (BIT_(23))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A01_6    (BIT_(22))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A01_5    (BIT_(21))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A01_4    (BIT_(20))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A01_3    (BIT_(19))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A01_2    (BIT_(18))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A01_1    (BIT_(17))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A01_0    (BIT_(16))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A00_13    (BIT_(13))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A00_12    (BIT_(12))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A00_11    (BIT_(11))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A00_10    (BIT_(10))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A00_9    (BIT_(9))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A00_8    (BIT_(8))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A00_7    (BIT_(7))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A00_6    (BIT_(6))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A00_5    (BIT_(5))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A00_4    (BIT_(4))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A00_3    (BIT_(3))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A00_2    (BIT_(2))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A00_1    (BIT_(1))
#define BIT_AP_APB_DC_GP_CSC_COEF1_A00_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_GP_CSC_COEF2
// Register Offset : 0x2208
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_GP_CSC_COEF2 (DC_APB_AB0_BASE_ADDR + (0x2208<<0))
#define GP_CSC_COEF2_A10_FIELD_OFFSET 16
#define GP_CSC_COEF2_A10_FIELD_SIZE 14
#define GP_CSC_COEF2_A02_FIELD_OFFSET 0
#define GP_CSC_COEF2_A02_FIELD_SIZE 14

#define BIT_AP_APB_DC_GP_CSC_COEF2_A10_13    (BIT_(29))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A10_12    (BIT_(28))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A10_11    (BIT_(27))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A10_10    (BIT_(26))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A10_9    (BIT_(25))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A10_8    (BIT_(24))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A10_7    (BIT_(23))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A10_6    (BIT_(22))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A10_5    (BIT_(21))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A10_4    (BIT_(20))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A10_3    (BIT_(19))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A10_2    (BIT_(18))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A10_1    (BIT_(17))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A10_0    (BIT_(16))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A02_13    (BIT_(13))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A02_12    (BIT_(12))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A02_11    (BIT_(11))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A02_10    (BIT_(10))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A02_9    (BIT_(9))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A02_8    (BIT_(8))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A02_7    (BIT_(7))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A02_6    (BIT_(6))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A02_5    (BIT_(5))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A02_4    (BIT_(4))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A02_3    (BIT_(3))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A02_2    (BIT_(2))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A02_1    (BIT_(1))
#define BIT_AP_APB_DC_GP_CSC_COEF2_A02_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_GP_CSC_COEF3
// Register Offset : 0x220c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_GP_CSC_COEF3 (DC_APB_AB0_BASE_ADDR + (0x220c<<0))
#define GP_CSC_COEF3_A12_FIELD_OFFSET 16
#define GP_CSC_COEF3_A12_FIELD_SIZE 14
#define GP_CSC_COEF3_A11_FIELD_OFFSET 0
#define GP_CSC_COEF3_A11_FIELD_SIZE 14

#define BIT_AP_APB_DC_GP_CSC_COEF3_A12_13    (BIT_(29))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A12_12    (BIT_(28))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A12_11    (BIT_(27))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A12_10    (BIT_(26))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A12_9    (BIT_(25))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A12_8    (BIT_(24))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A12_7    (BIT_(23))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A12_6    (BIT_(22))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A12_5    (BIT_(21))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A12_4    (BIT_(20))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A12_3    (BIT_(19))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A12_2    (BIT_(18))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A12_1    (BIT_(17))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A12_0    (BIT_(16))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A11_13    (BIT_(13))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A11_12    (BIT_(12))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A11_11    (BIT_(11))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A11_10    (BIT_(10))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A11_9    (BIT_(9))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A11_8    (BIT_(8))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A11_7    (BIT_(7))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A11_6    (BIT_(6))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A11_5    (BIT_(5))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A11_4    (BIT_(4))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A11_3    (BIT_(3))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A11_2    (BIT_(2))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A11_1    (BIT_(1))
#define BIT_AP_APB_DC_GP_CSC_COEF3_A11_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_GP_CSC_COEF4
// Register Offset : 0x2210
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_GP_CSC_COEF4 (DC_APB_AB0_BASE_ADDR + (0x2210<<0))
#define GP_CSC_COEF4_A21_FIELD_OFFSET 16
#define GP_CSC_COEF4_A21_FIELD_SIZE 14
#define GP_CSC_COEF4_A20_FIELD_OFFSET 0
#define GP_CSC_COEF4_A20_FIELD_SIZE 14

#define BIT_AP_APB_DC_GP_CSC_COEF4_A21_13    (BIT_(29))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A21_12    (BIT_(28))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A21_11    (BIT_(27))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A21_10    (BIT_(26))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A21_9    (BIT_(25))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A21_8    (BIT_(24))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A21_7    (BIT_(23))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A21_6    (BIT_(22))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A21_5    (BIT_(21))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A21_4    (BIT_(20))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A21_3    (BIT_(19))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A21_2    (BIT_(18))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A21_1    (BIT_(17))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A21_0    (BIT_(16))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A20_13    (BIT_(13))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A20_12    (BIT_(12))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A20_11    (BIT_(11))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A20_10    (BIT_(10))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A20_9    (BIT_(9))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A20_8    (BIT_(8))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A20_7    (BIT_(7))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A20_6    (BIT_(6))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A20_5    (BIT_(5))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A20_4    (BIT_(4))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A20_3    (BIT_(3))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A20_2    (BIT_(2))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A20_1    (BIT_(1))
#define BIT_AP_APB_DC_GP_CSC_COEF4_A20_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_GP_CSC_COEF5
// Register Offset : 0x2214
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_GP_CSC_COEF5 (DC_APB_AB0_BASE_ADDR + (0x2214<<0))
#define GP_CSC_COEF5_B0_FIELD_OFFSET 16
#define GP_CSC_COEF5_B0_FIELD_SIZE 14
#define GP_CSC_COEF5_A22_FIELD_OFFSET 0
#define GP_CSC_COEF5_A22_FIELD_SIZE 14

#define BIT_AP_APB_DC_GP_CSC_COEF5_B0_13    (BIT_(29))
#define BIT_AP_APB_DC_GP_CSC_COEF5_B0_12    (BIT_(28))
#define BIT_AP_APB_DC_GP_CSC_COEF5_B0_11    (BIT_(27))
#define BIT_AP_APB_DC_GP_CSC_COEF5_B0_10    (BIT_(26))
#define BIT_AP_APB_DC_GP_CSC_COEF5_B0_9    (BIT_(25))
#define BIT_AP_APB_DC_GP_CSC_COEF5_B0_8    (BIT_(24))
#define BIT_AP_APB_DC_GP_CSC_COEF5_B0_7    (BIT_(23))
#define BIT_AP_APB_DC_GP_CSC_COEF5_B0_6    (BIT_(22))
#define BIT_AP_APB_DC_GP_CSC_COEF5_B0_5    (BIT_(21))
#define BIT_AP_APB_DC_GP_CSC_COEF5_B0_4    (BIT_(20))
#define BIT_AP_APB_DC_GP_CSC_COEF5_B0_3    (BIT_(19))
#define BIT_AP_APB_DC_GP_CSC_COEF5_B0_2    (BIT_(18))
#define BIT_AP_APB_DC_GP_CSC_COEF5_B0_1    (BIT_(17))
#define BIT_AP_APB_DC_GP_CSC_COEF5_B0_0    (BIT_(16))
#define BIT_AP_APB_DC_GP_CSC_COEF5_A22_13    (BIT_(13))
#define BIT_AP_APB_DC_GP_CSC_COEF5_A22_12    (BIT_(12))
#define BIT_AP_APB_DC_GP_CSC_COEF5_A22_11    (BIT_(11))
#define BIT_AP_APB_DC_GP_CSC_COEF5_A22_10    (BIT_(10))
#define BIT_AP_APB_DC_GP_CSC_COEF5_A22_9    (BIT_(9))
#define BIT_AP_APB_DC_GP_CSC_COEF5_A22_8    (BIT_(8))
#define BIT_AP_APB_DC_GP_CSC_COEF5_A22_7    (BIT_(7))
#define BIT_AP_APB_DC_GP_CSC_COEF5_A22_6    (BIT_(6))
#define BIT_AP_APB_DC_GP_CSC_COEF5_A22_5    (BIT_(5))
#define BIT_AP_APB_DC_GP_CSC_COEF5_A22_4    (BIT_(4))
#define BIT_AP_APB_DC_GP_CSC_COEF5_A22_3    (BIT_(3))
#define BIT_AP_APB_DC_GP_CSC_COEF5_A22_2    (BIT_(2))
#define BIT_AP_APB_DC_GP_CSC_COEF5_A22_1    (BIT_(1))
#define BIT_AP_APB_DC_GP_CSC_COEF5_A22_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_GP_CSC_COEF6
// Register Offset : 0x2218
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_GP_CSC_COEF6 (DC_APB_AB0_BASE_ADDR + (0x2218<<0))
#define GP_CSC_COEF6_B2_FIELD_OFFSET 16
#define GP_CSC_COEF6_B2_FIELD_SIZE 14
#define GP_CSC_COEF6_B1_FIELD_OFFSET 0
#define GP_CSC_COEF6_B1_FIELD_SIZE 14

#define BIT_AP_APB_DC_GP_CSC_COEF6_B2_13    (BIT_(29))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B2_12    (BIT_(28))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B2_11    (BIT_(27))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B2_10    (BIT_(26))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B2_9    (BIT_(25))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B2_8    (BIT_(24))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B2_7    (BIT_(23))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B2_6    (BIT_(22))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B2_5    (BIT_(21))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B2_4    (BIT_(20))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B2_3    (BIT_(19))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B2_2    (BIT_(18))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B2_1    (BIT_(17))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B2_0    (BIT_(16))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B1_13    (BIT_(13))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B1_12    (BIT_(12))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B1_11    (BIT_(11))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B1_10    (BIT_(10))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B1_9    (BIT_(9))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B1_8    (BIT_(8))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B1_7    (BIT_(7))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B1_6    (BIT_(6))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B1_5    (BIT_(5))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B1_4    (BIT_(4))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B1_3    (BIT_(3))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B1_2    (BIT_(2))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B1_1    (BIT_(1))
#define BIT_AP_APB_DC_GP_CSC_COEF6_B1_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_GP_CSC_COEF7
// Register Offset : 0x221c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_GP_CSC_COEF7 (DC_APB_AB0_BASE_ADDR + (0x221c<<0))
#define GP_CSC_COEF7_C1_FIELD_OFFSET 16
#define GP_CSC_COEF7_C1_FIELD_SIZE 10
#define GP_CSC_COEF7_C0_FIELD_OFFSET 0
#define GP_CSC_COEF7_C0_FIELD_SIZE 10

#define BIT_AP_APB_DC_GP_CSC_COEF7_C1_9    (BIT_(25))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C1_8    (BIT_(24))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C1_7    (BIT_(23))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C1_6    (BIT_(22))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C1_5    (BIT_(21))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C1_4    (BIT_(20))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C1_3    (BIT_(19))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C1_2    (BIT_(18))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C1_1    (BIT_(17))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C1_0    (BIT_(16))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C0_9    (BIT_(9))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C0_8    (BIT_(8))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C0_7    (BIT_(7))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C0_6    (BIT_(6))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C0_5    (BIT_(5))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C0_4    (BIT_(4))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C0_3    (BIT_(3))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C0_2    (BIT_(2))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C0_1    (BIT_(1))
#define BIT_AP_APB_DC_GP_CSC_COEF7_C0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_GP_CSC_COEF8
// Register Offset : 0x2220
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_GP_CSC_COEF8 (DC_APB_AB0_BASE_ADDR + (0x2220<<0))
#define GP_CSC_COEF8_C2_FIELD_OFFSET 0
#define GP_CSC_COEF8_C2_FIELD_SIZE 10

#define BIT_AP_APB_DC_GP_CSC_COEF8_C2_9    (BIT_(9))
#define BIT_AP_APB_DC_GP_CSC_COEF8_C2_8    (BIT_(8))
#define BIT_AP_APB_DC_GP_CSC_COEF8_C2_7    (BIT_(7))
#define BIT_AP_APB_DC_GP_CSC_COEF8_C2_6    (BIT_(6))
#define BIT_AP_APB_DC_GP_CSC_COEF8_C2_5    (BIT_(5))
#define BIT_AP_APB_DC_GP_CSC_COEF8_C2_4    (BIT_(4))
#define BIT_AP_APB_DC_GP_CSC_COEF8_C2_3    (BIT_(3))
#define BIT_AP_APB_DC_GP_CSC_COEF8_C2_2    (BIT_(2))
#define BIT_AP_APB_DC_GP_CSC_COEF8_C2_1    (BIT_(1))
#define BIT_AP_APB_DC_GP_CSC_COEF8_C2_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_GP_SDW_CTRL
// Register Offset : 0x2f00
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_GP_SDW_CTRL (DC_APB_AB0_BASE_ADDR + (0x2f00<<0))
#define GP_SDW_CTRL_TRIG_FIELD_OFFSET 0
#define GP_SDW_CTRL_TRIG_FIELD_SIZE 1

#define BIT_AP_APB_DC_GP_SDW_CTRL_TRIG    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_SP_PIX_COMP
// Register Offset : 0x5000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_SP_PIX_COMP (DC_APB_AB0_BASE_ADDR + (0x5000<<0))
#define DC_SP_PIX_COMP_BPV_FIELD_OFFSET 24
#define DC_SP_PIX_COMP_BPV_FIELD_SIZE 4
#define DC_SP_PIX_COMP_BPU_FIELD_OFFSET 16
#define DC_SP_PIX_COMP_BPU_FIELD_SIZE 4
#define DC_SP_PIX_COMP_BPY_FIELD_OFFSET 8
#define DC_SP_PIX_COMP_BPY_FIELD_SIZE 5
#define DC_SP_PIX_COMP_BPA_FIELD_OFFSET 0
#define DC_SP_PIX_COMP_BPA_FIELD_SIZE 4

#define BIT_AP_APB_DC_DC_SP_PIX_COMP_BPV_3    (BIT_(27))
#define BIT_AP_APB_DC_DC_SP_PIX_COMP_BPV_2    (BIT_(26))
#define BIT_AP_APB_DC_DC_SP_PIX_COMP_BPV_1    (BIT_(25))
#define BIT_AP_APB_DC_DC_SP_PIX_COMP_BPV_0    (BIT_(24))
#define BIT_AP_APB_DC_DC_SP_PIX_COMP_BPU_3    (BIT_(19))
#define BIT_AP_APB_DC_DC_SP_PIX_COMP_BPU_2    (BIT_(18))
#define BIT_AP_APB_DC_DC_SP_PIX_COMP_BPU_1    (BIT_(17))
#define BIT_AP_APB_DC_DC_SP_PIX_COMP_BPU_0    (BIT_(16))
#define BIT_AP_APB_DC_DC_SP_PIX_COMP_BPY_4    (BIT_(12))
#define BIT_AP_APB_DC_DC_SP_PIX_COMP_BPY_3    (BIT_(11))
#define BIT_AP_APB_DC_DC_SP_PIX_COMP_BPY_2    (BIT_(10))
#define BIT_AP_APB_DC_DC_SP_PIX_COMP_BPY_1    (BIT_(9))
#define BIT_AP_APB_DC_DC_SP_PIX_COMP_BPY_0    (BIT_(8))
#define BIT_AP_APB_DC_DC_SP_PIX_COMP_BPA_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_SP_PIX_COMP_BPA_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_SP_PIX_COMP_BPA_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_SP_PIX_COMP_BPA_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_SP_FRM_CTRL
// Register Offset : 0x5004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_SP_FRM_CTRL (DC_APB_AB0_BASE_ADDR + (0x5004<<0))
#define DC_SP_FRM_CTRL_ENDIAN_CTRL_FIELD_OFFSET 16
#define DC_SP_FRM_CTRL_ENDIAN_CTRL_FIELD_SIZE 3
#define DC_SP_FRM_CTRL_COMP_SWAP_FIELD_OFFSET 12
#define DC_SP_FRM_CTRL_COMP_SWAP_FIELD_SIZE 4
#define DC_SP_FRM_CTRL_ROT_FIELD_OFFSET 8
#define DC_SP_FRM_CTRL_ROT_FIELD_SIZE 3
#define DC_SP_FRM_CTRL_RGB_YUV_FIELD_OFFSET 7
#define DC_SP_FRM_CTRL_RGB_YUV_FIELD_SIZE 1
#define DC_SP_FRM_CTRL_UV_SWAP_FIELD_OFFSET 6
#define DC_SP_FRM_CTRL_UV_SWAP_FIELD_SIZE 1
#define DC_SP_FRM_CTRL_UV_MODE_FIELD_OFFSET 4
#define DC_SP_FRM_CTRL_UV_MODE_FIELD_SIZE 2
#define DC_SP_FRM_CTRL_MODE_FIELD_OFFSET 2
#define DC_SP_FRM_CTRL_MODE_FIELD_SIZE 2
#define DC_SP_FRM_CTRL_FMT_FIELD_OFFSET 0
#define DC_SP_FRM_CTRL_FMT_FIELD_SIZE 2

#define BIT_AP_APB_DC_DC_SP_FRM_CTRL_ENDIAN_CTRL_2    (BIT_(18))
#define BIT_AP_APB_DC_DC_SP_FRM_CTRL_ENDIAN_CTRL_1    (BIT_(17))
#define BIT_AP_APB_DC_DC_SP_FRM_CTRL_ENDIAN_CTRL_0    (BIT_(16))
#define BIT_AP_APB_DC_DC_SP_FRM_CTRL_COMP_SWAP_3    (BIT_(15))
#define BIT_AP_APB_DC_DC_SP_FRM_CTRL_COMP_SWAP_2    (BIT_(14))
#define BIT_AP_APB_DC_DC_SP_FRM_CTRL_COMP_SWAP_1    (BIT_(13))
#define BIT_AP_APB_DC_DC_SP_FRM_CTRL_COMP_SWAP_0    (BIT_(12))
#define BIT_AP_APB_DC_DC_SP_FRM_CTRL_ROT_2    (BIT_(10))
#define BIT_AP_APB_DC_DC_SP_FRM_CTRL_ROT_1    (BIT_(9))
#define BIT_AP_APB_DC_DC_SP_FRM_CTRL_ROT_0    (BIT_(8))
#define BIT_AP_APB_DC_DC_SP_FRM_CTRL_RGB_YUV    (BIT_(7))
#define BIT_AP_APB_DC_DC_SP_FRM_CTRL_UV_SWAP    (BIT_(6))
#define BIT_AP_APB_DC_DC_SP_FRM_CTRL_UV_MODE_1    (BIT_(5))
#define BIT_AP_APB_DC_DC_SP_FRM_CTRL_UV_MODE_0    (BIT_(4))
#define BIT_AP_APB_DC_DC_SP_FRM_CTRL_MODE_1    (BIT_(3))
#define BIT_AP_APB_DC_DC_SP_FRM_CTRL_MODE_0    (BIT_(2))
#define BIT_AP_APB_DC_DC_SP_FRM_CTRL_FMT_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_SP_FRM_CTRL_FMT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_SP_FRM_SIZE
// Register Offset : 0x5008
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_SP_FRM_SIZE (DC_APB_AB0_BASE_ADDR + (0x5008<<0))
#define DC_SP_FRM_SIZE_HEIGHT_FIELD_OFFSET 16
#define DC_SP_FRM_SIZE_HEIGHT_FIELD_SIZE 16
#define DC_SP_FRM_SIZE_WIDTH_FIELD_OFFSET 0
#define DC_SP_FRM_SIZE_WIDTH_FIELD_SIZE 16

#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_HEIGHT_15    (BIT_(31))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_HEIGHT_14    (BIT_(30))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_HEIGHT_13    (BIT_(29))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_HEIGHT_12    (BIT_(28))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_HEIGHT_11    (BIT_(27))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_HEIGHT_10    (BIT_(26))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_HEIGHT_9    (BIT_(25))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_HEIGHT_8    (BIT_(24))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_HEIGHT_7    (BIT_(23))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_HEIGHT_6    (BIT_(22))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_HEIGHT_5    (BIT_(21))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_HEIGHT_4    (BIT_(20))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_HEIGHT_3    (BIT_(19))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_HEIGHT_2    (BIT_(18))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_HEIGHT_1    (BIT_(17))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_HEIGHT_0    (BIT_(16))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_WIDTH_15    (BIT_(15))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_WIDTH_14    (BIT_(14))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_WIDTH_13    (BIT_(13))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_WIDTH_12    (BIT_(12))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_WIDTH_11    (BIT_(11))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_WIDTH_10    (BIT_(10))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_WIDTH_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_WIDTH_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_WIDTH_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_WIDTH_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_WIDTH_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_WIDTH_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_WIDTH_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_WIDTH_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_WIDTH_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_SP_FRM_SIZE_WIDTH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_SP_Y_BADDR_L
// Register Offset : 0x500c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_SP_Y_BADDR_L (DC_APB_AB0_BASE_ADDR + (0x500c<<0))
#define DC_SP_Y_BADDR_L_Y_FIELD_OFFSET 0
#define DC_SP_Y_BADDR_L_Y_FIELD_SIZE 32

#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_31    (BIT_(31))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_30    (BIT_(30))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_29    (BIT_(29))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_28    (BIT_(28))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_27    (BIT_(27))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_26    (BIT_(26))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_25    (BIT_(25))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_24    (BIT_(24))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_23    (BIT_(23))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_22    (BIT_(22))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_21    (BIT_(21))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_20    (BIT_(20))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_19    (BIT_(19))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_18    (BIT_(18))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_17    (BIT_(17))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_16    (BIT_(16))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_15    (BIT_(15))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_14    (BIT_(14))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_13    (BIT_(13))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_12    (BIT_(12))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_11    (BIT_(11))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_10    (BIT_(10))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_L_Y_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_SP_Y_BADDR_H
// Register Offset : 0x5010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_SP_Y_BADDR_H (DC_APB_AB0_BASE_ADDR + (0x5010<<0))
#define DC_SP_Y_BADDR_H_Y_FIELD_OFFSET 0
#define DC_SP_Y_BADDR_H_Y_FIELD_SIZE 8

#define BIT_AP_APB_DC_DC_SP_Y_BADDR_H_Y_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_H_Y_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_H_Y_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_H_Y_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_H_Y_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_H_Y_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_H_Y_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_SP_Y_BADDR_H_Y_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_SP_Y_STRIDE
// Register Offset : 0x502c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_SP_Y_STRIDE (DC_APB_AB0_BASE_ADDR + (0x502c<<0))
#define DC_SP_Y_STRIDE_Y_FIELD_OFFSET 0
#define DC_SP_Y_STRIDE_Y_FIELD_SIZE 18

#define BIT_AP_APB_DC_DC_SP_Y_STRIDE_Y_17    (BIT_(17))
#define BIT_AP_APB_DC_DC_SP_Y_STRIDE_Y_16    (BIT_(16))
#define BIT_AP_APB_DC_DC_SP_Y_STRIDE_Y_15    (BIT_(15))
#define BIT_AP_APB_DC_DC_SP_Y_STRIDE_Y_14    (BIT_(14))
#define BIT_AP_APB_DC_DC_SP_Y_STRIDE_Y_13    (BIT_(13))
#define BIT_AP_APB_DC_DC_SP_Y_STRIDE_Y_12    (BIT_(12))
#define BIT_AP_APB_DC_DC_SP_Y_STRIDE_Y_11    (BIT_(11))
#define BIT_AP_APB_DC_DC_SP_Y_STRIDE_Y_10    (BIT_(10))
#define BIT_AP_APB_DC_DC_SP_Y_STRIDE_Y_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_SP_Y_STRIDE_Y_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_SP_Y_STRIDE_Y_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_SP_Y_STRIDE_Y_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_SP_Y_STRIDE_Y_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_SP_Y_STRIDE_Y_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_SP_Y_STRIDE_Y_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_SP_Y_STRIDE_Y_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_SP_Y_STRIDE_Y_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_SP_Y_STRIDE_Y_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_SP_FRM_OFFSET
// Register Offset : 0x5040
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_SP_FRM_OFFSET (DC_APB_AB0_BASE_ADDR + (0x5040<<0))
#define DC_SP_FRM_OFFSET_Y_FIELD_OFFSET 16
#define DC_SP_FRM_OFFSET_Y_FIELD_SIZE 16
#define DC_SP_FRM_OFFSET_X_FIELD_OFFSET 0
#define DC_SP_FRM_OFFSET_X_FIELD_SIZE 16

#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_Y_15    (BIT_(31))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_Y_14    (BIT_(30))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_Y_13    (BIT_(29))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_Y_12    (BIT_(28))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_Y_11    (BIT_(27))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_Y_10    (BIT_(26))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_Y_9    (BIT_(25))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_Y_8    (BIT_(24))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_Y_7    (BIT_(23))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_Y_6    (BIT_(22))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_Y_5    (BIT_(21))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_Y_4    (BIT_(20))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_Y_3    (BIT_(19))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_Y_2    (BIT_(18))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_Y_1    (BIT_(17))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_Y_0    (BIT_(16))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_X_15    (BIT_(15))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_X_14    (BIT_(14))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_X_13    (BIT_(13))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_X_12    (BIT_(12))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_X_11    (BIT_(11))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_X_10    (BIT_(10))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_X_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_X_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_X_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_X_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_X_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_X_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_X_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_X_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_X_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_SP_FRM_OFFSET_X_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RLE_Y_LEN
// Register Offset : 0x5100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RLE_Y_LEN (DC_APB_AB0_BASE_ADDR + (0x5100<<0))
#define RLE_Y_LEN_Y_FIELD_OFFSET 0
#define RLE_Y_LEN_Y_FIELD_SIZE 24

#define BIT_AP_APB_DC_RLE_Y_LEN_Y_23    (BIT_(23))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_22    (BIT_(22))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_21    (BIT_(21))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_20    (BIT_(20))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_19    (BIT_(19))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_18    (BIT_(18))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_17    (BIT_(17))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_16    (BIT_(16))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_15    (BIT_(15))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_14    (BIT_(14))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_13    (BIT_(13))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_12    (BIT_(12))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_11    (BIT_(11))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_10    (BIT_(10))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_9    (BIT_(9))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_8    (BIT_(8))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_7    (BIT_(7))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_6    (BIT_(6))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_5    (BIT_(5))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_4    (BIT_(4))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_3    (BIT_(3))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_2    (BIT_(2))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_1    (BIT_(1))
#define BIT_AP_APB_DC_RLE_Y_LEN_Y_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RLE_Y_CHECK_SUM
// Register Offset : 0x5110
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RLE_Y_CHECK_SUM (DC_APB_AB0_BASE_ADDR + (0x5110<<0))
#define RLE_Y_CHECK_SUM_Y_FIELD_OFFSET 0
#define RLE_Y_CHECK_SUM_Y_FIELD_SIZE 32

#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_31    (BIT_(31))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_30    (BIT_(30))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_29    (BIT_(29))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_28    (BIT_(28))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_27    (BIT_(27))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_26    (BIT_(26))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_25    (BIT_(25))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_24    (BIT_(24))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_23    (BIT_(23))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_22    (BIT_(22))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_21    (BIT_(21))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_20    (BIT_(20))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_19    (BIT_(19))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_18    (BIT_(18))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_17    (BIT_(17))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_16    (BIT_(16))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_15    (BIT_(15))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_14    (BIT_(14))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_13    (BIT_(13))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_12    (BIT_(12))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_11    (BIT_(11))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_10    (BIT_(10))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_9    (BIT_(9))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_8    (BIT_(8))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_7    (BIT_(7))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_6    (BIT_(6))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_5    (BIT_(5))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_4    (BIT_(4))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_3    (BIT_(3))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_2    (BIT_(2))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_1    (BIT_(1))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_Y_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RLE_CTRL
// Register Offset : 0x5120
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RLE_CTRL (DC_APB_AB0_BASE_ADDR + (0x5120<<0))
#define RLE_CTRL_RLE_DATA_SIZE_FIELD_OFFSET 1
#define RLE_CTRL_RLE_DATA_SIZE_FIELD_SIZE 2
#define RLE_CTRL_RLE_EN_FIELD_OFFSET 0
#define RLE_CTRL_RLE_EN_FIELD_SIZE 1

#define BIT_AP_APB_DC_RLE_CTRL_RLE_DATA_SIZE_1    (BIT_(2))
#define BIT_AP_APB_DC_RLE_CTRL_RLE_DATA_SIZE_0    (BIT_(1))
#define BIT_AP_APB_DC_RLE_CTRL_RLE_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RLE_Y_CHECK_SUM_ST
// Register Offset : 0x5130
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RLE_Y_CHECK_SUM_ST (DC_APB_AB0_BASE_ADDR + (0x5130<<0))
#define RLE_Y_CHECK_SUM_ST_Y_FIELD_OFFSET 0
#define RLE_Y_CHECK_SUM_ST_Y_FIELD_SIZE 32

#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_31    (BIT_(31))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_30    (BIT_(30))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_29    (BIT_(29))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_28    (BIT_(28))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_27    (BIT_(27))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_26    (BIT_(26))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_25    (BIT_(25))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_24    (BIT_(24))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_23    (BIT_(23))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_22    (BIT_(22))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_21    (BIT_(21))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_20    (BIT_(20))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_19    (BIT_(19))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_18    (BIT_(18))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_17    (BIT_(17))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_16    (BIT_(16))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_15    (BIT_(15))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_14    (BIT_(14))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_13    (BIT_(13))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_12    (BIT_(12))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_11    (BIT_(11))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_10    (BIT_(10))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_9    (BIT_(9))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_8    (BIT_(8))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_7    (BIT_(7))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_6    (BIT_(6))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_5    (BIT_(5))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_4    (BIT_(4))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_3    (BIT_(3))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_2    (BIT_(2))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_1    (BIT_(1))
#define BIT_AP_APB_DC_RLE_Y_CHECK_SUM_ST_Y_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RLE_U_CHECK_SUM_ST
// Register Offset : 0x5134
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RLE_U_CHECK_SUM_ST (DC_APB_AB0_BASE_ADDR + (0x5134<<0))
#define RLE_U_CHECK_SUM_ST_U_FIELD_OFFSET 0
#define RLE_U_CHECK_SUM_ST_U_FIELD_SIZE 32

#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_31    (BIT_(31))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_30    (BIT_(30))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_29    (BIT_(29))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_28    (BIT_(28))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_27    (BIT_(27))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_26    (BIT_(26))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_25    (BIT_(25))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_24    (BIT_(24))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_23    (BIT_(23))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_22    (BIT_(22))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_21    (BIT_(21))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_20    (BIT_(20))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_19    (BIT_(19))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_18    (BIT_(18))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_17    (BIT_(17))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_16    (BIT_(16))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_15    (BIT_(15))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_14    (BIT_(14))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_13    (BIT_(13))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_12    (BIT_(12))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_11    (BIT_(11))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_10    (BIT_(10))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_9    (BIT_(9))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_8    (BIT_(8))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_7    (BIT_(7))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_6    (BIT_(6))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_5    (BIT_(5))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_4    (BIT_(4))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_3    (BIT_(3))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_2    (BIT_(2))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_1    (BIT_(1))
#define BIT_AP_APB_DC_RLE_U_CHECK_SUM_ST_U_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RLE_V_CHECK_SUM_ST
// Register Offset : 0x5138
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RLE_V_CHECK_SUM_ST (DC_APB_AB0_BASE_ADDR + (0x5138<<0))
#define RLE_V_CHECK_SUM_ST_V_FIELD_OFFSET 0
#define RLE_V_CHECK_SUM_ST_V_FIELD_SIZE 32

#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_31    (BIT_(31))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_30    (BIT_(30))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_29    (BIT_(29))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_28    (BIT_(28))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_27    (BIT_(27))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_26    (BIT_(26))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_25    (BIT_(25))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_24    (BIT_(24))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_23    (BIT_(23))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_22    (BIT_(22))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_21    (BIT_(21))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_20    (BIT_(20))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_19    (BIT_(19))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_18    (BIT_(18))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_17    (BIT_(17))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_16    (BIT_(16))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_15    (BIT_(15))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_14    (BIT_(14))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_13    (BIT_(13))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_12    (BIT_(12))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_11    (BIT_(11))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_10    (BIT_(10))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_9    (BIT_(9))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_8    (BIT_(8))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_7    (BIT_(7))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_6    (BIT_(6))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_5    (BIT_(5))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_4    (BIT_(4))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_3    (BIT_(3))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_2    (BIT_(2))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_1    (BIT_(1))
#define BIT_AP_APB_DC_RLE_V_CHECK_SUM_ST_V_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RLE_A_CHECK_SUM_ST
// Register Offset : 0x513c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RLE_A_CHECK_SUM_ST (DC_APB_AB0_BASE_ADDR + (0x513c<<0))
#define RLE_A_CHECK_SUM_ST_A_FIELD_OFFSET 0
#define RLE_A_CHECK_SUM_ST_A_FIELD_SIZE 32

#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_31    (BIT_(31))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_30    (BIT_(30))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_29    (BIT_(29))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_28    (BIT_(28))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_27    (BIT_(27))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_26    (BIT_(26))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_25    (BIT_(25))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_24    (BIT_(24))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_23    (BIT_(23))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_22    (BIT_(22))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_21    (BIT_(21))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_20    (BIT_(20))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_19    (BIT_(19))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_18    (BIT_(18))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_17    (BIT_(17))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_16    (BIT_(16))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_15    (BIT_(15))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_14    (BIT_(14))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_13    (BIT_(13))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_12    (BIT_(12))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_11    (BIT_(11))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_10    (BIT_(10))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_9    (BIT_(9))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_8    (BIT_(8))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_7    (BIT_(7))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_6    (BIT_(6))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_5    (BIT_(5))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_4    (BIT_(4))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_3    (BIT_(3))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_2    (BIT_(2))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_1    (BIT_(1))
#define BIT_AP_APB_DC_RLE_A_CHECK_SUM_ST_A_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RLE_INT_MASK
// Register Offset : 0x5140
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RLE_INT_MASK (DC_APB_AB0_BASE_ADDR + (0x5140<<0))
#define RLE_INT_MASK_V_ERR_FIELD_OFFSET 3
#define RLE_INT_MASK_V_ERR_FIELD_SIZE 1
#define RLE_INT_MASK_U_ERR_FIELD_OFFSET 2
#define RLE_INT_MASK_U_ERR_FIELD_SIZE 1
#define RLE_INT_MASK_Y_ERR_FIELD_OFFSET 1
#define RLE_INT_MASK_Y_ERR_FIELD_SIZE 1
#define RLE_INT_MASK_A_ERR_FIELD_OFFSET 0
#define RLE_INT_MASK_A_ERR_FIELD_SIZE 1

#define BIT_AP_APB_DC_RLE_INT_MASK_V_ERR    (BIT_(3))
#define BIT_AP_APB_DC_RLE_INT_MASK_U_ERR    (BIT_(2))
#define BIT_AP_APB_DC_RLE_INT_MASK_Y_ERR    (BIT_(1))
#define BIT_AP_APB_DC_RLE_INT_MASK_A_ERR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_RLE_INT_STATUS
// Register Offset : 0x5144
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_RLE_INT_STATUS (DC_APB_AB0_BASE_ADDR + (0x5144<<0))
#define RLE_INT_STATUS_V_ERR_FIELD_OFFSET 3
#define RLE_INT_STATUS_V_ERR_FIELD_SIZE 1
#define RLE_INT_STATUS_U_ERR_FIELD_OFFSET 2
#define RLE_INT_STATUS_U_ERR_FIELD_SIZE 1
#define RLE_INT_STATUS_Y_ERR_FIELD_OFFSET 1
#define RLE_INT_STATUS_Y_ERR_FIELD_SIZE 1
#define RLE_INT_STATUS_A_ERR_FIELD_OFFSET 0
#define RLE_INT_STATUS_A_ERR_FIELD_SIZE 1

#define BIT_AP_APB_DC_RLE_INT_STATUS_V_ERR    (BIT_(3))
#define BIT_AP_APB_DC_RLE_INT_STATUS_U_ERR    (BIT_(2))
#define BIT_AP_APB_DC_RLE_INT_STATUS_Y_ERR    (BIT_(1))
#define BIT_AP_APB_DC_RLE_INT_STATUS_A_ERR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_CLUT_A_CTRL
// Register Offset : 0x5200
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_CLUT_A_CTRL (DC_APB_AB0_BASE_ADDR + (0x5200<<0))
#define CLUT_A_CTRL_HAS_ALPHA_FIELD_OFFSET 18
#define CLUT_A_CTRL_HAS_ALPHA_FIELD_SIZE 1
#define CLUT_A_CTRL_A_Y_SEL_FIELD_OFFSET 17
#define CLUT_A_CTRL_A_Y_SEL_FIELD_SIZE 1
#define CLUT_A_CTRL_BYPASS_FIELD_OFFSET 16
#define CLUT_A_CTRL_BYPASS_FIELD_SIZE 1
#define CLUT_A_CTRL_OFFSET_FIELD_OFFSET 8
#define CLUT_A_CTRL_OFFSET_FIELD_SIZE 8
#define CLUT_A_CTRL_DEPTH_FIELD_OFFSET 0
#define CLUT_A_CTRL_DEPTH_FIELD_SIZE 4

#define BIT_AP_APB_DC_CLUT_A_CTRL_HAS_ALPHA    (BIT_(18))
#define BIT_AP_APB_DC_CLUT_A_CTRL_A_Y_SEL    (BIT_(17))
#define BIT_AP_APB_DC_CLUT_A_CTRL_BYPASS    (BIT_(16))
#define BIT_AP_APB_DC_CLUT_A_CTRL_OFFSET_7    (BIT_(15))
#define BIT_AP_APB_DC_CLUT_A_CTRL_OFFSET_6    (BIT_(14))
#define BIT_AP_APB_DC_CLUT_A_CTRL_OFFSET_5    (BIT_(13))
#define BIT_AP_APB_DC_CLUT_A_CTRL_OFFSET_4    (BIT_(12))
#define BIT_AP_APB_DC_CLUT_A_CTRL_OFFSET_3    (BIT_(11))
#define BIT_AP_APB_DC_CLUT_A_CTRL_OFFSET_2    (BIT_(10))
#define BIT_AP_APB_DC_CLUT_A_CTRL_OFFSET_1    (BIT_(9))
#define BIT_AP_APB_DC_CLUT_A_CTRL_OFFSET_0    (BIT_(8))
#define BIT_AP_APB_DC_CLUT_A_CTRL_DEPTH_3    (BIT_(3))
#define BIT_AP_APB_DC_CLUT_A_CTRL_DEPTH_2    (BIT_(2))
#define BIT_AP_APB_DC_CLUT_A_CTRL_DEPTH_1    (BIT_(1))
#define BIT_AP_APB_DC_CLUT_A_CTRL_DEPTH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_CLUT_Y_CTRL
// Register Offset : 0x5204
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_CLUT_Y_CTRL (DC_APB_AB0_BASE_ADDR + (0x5204<<0))
#define CLUT_Y_CTRL_BYPASS_FIELD_OFFSET 16
#define CLUT_Y_CTRL_BYPASS_FIELD_SIZE 1
#define CLUT_Y_CTRL_OFFSET_FIELD_OFFSET 8
#define CLUT_Y_CTRL_OFFSET_FIELD_SIZE 8
#define CLUT_Y_CTRL_DEPTH_FIELD_OFFSET 0
#define CLUT_Y_CTRL_DEPTH_FIELD_SIZE 4

#define BIT_AP_APB_DC_CLUT_Y_CTRL_BYPASS    (BIT_(16))
#define BIT_AP_APB_DC_CLUT_Y_CTRL_OFFSET_7    (BIT_(15))
#define BIT_AP_APB_DC_CLUT_Y_CTRL_OFFSET_6    (BIT_(14))
#define BIT_AP_APB_DC_CLUT_Y_CTRL_OFFSET_5    (BIT_(13))
#define BIT_AP_APB_DC_CLUT_Y_CTRL_OFFSET_4    (BIT_(12))
#define BIT_AP_APB_DC_CLUT_Y_CTRL_OFFSET_3    (BIT_(11))
#define BIT_AP_APB_DC_CLUT_Y_CTRL_OFFSET_2    (BIT_(10))
#define BIT_AP_APB_DC_CLUT_Y_CTRL_OFFSET_1    (BIT_(9))
#define BIT_AP_APB_DC_CLUT_Y_CTRL_OFFSET_0    (BIT_(8))
#define BIT_AP_APB_DC_CLUT_Y_CTRL_DEPTH_3    (BIT_(3))
#define BIT_AP_APB_DC_CLUT_Y_CTRL_DEPTH_2    (BIT_(2))
#define BIT_AP_APB_DC_CLUT_Y_CTRL_DEPTH_1    (BIT_(1))
#define BIT_AP_APB_DC_CLUT_Y_CTRL_DEPTH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_CLUT_U_CTRL
// Register Offset : 0x5208
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_CLUT_U_CTRL (DC_APB_AB0_BASE_ADDR + (0x5208<<0))
#define CLUT_U_CTRL_U_Y_SEL_FIELD_OFFSET 17
#define CLUT_U_CTRL_U_Y_SEL_FIELD_SIZE 1
#define CLUT_U_CTRL_BYPASS_FIELD_OFFSET 16
#define CLUT_U_CTRL_BYPASS_FIELD_SIZE 1
#define CLUT_U_CTRL_OFFSET_FIELD_OFFSET 8
#define CLUT_U_CTRL_OFFSET_FIELD_SIZE 8
#define CLUT_U_CTRL_DEPTH_FIELD_OFFSET 0
#define CLUT_U_CTRL_DEPTH_FIELD_SIZE 4

#define BIT_AP_APB_DC_CLUT_U_CTRL_U_Y_SEL    (BIT_(17))
#define BIT_AP_APB_DC_CLUT_U_CTRL_BYPASS    (BIT_(16))
#define BIT_AP_APB_DC_CLUT_U_CTRL_OFFSET_7    (BIT_(15))
#define BIT_AP_APB_DC_CLUT_U_CTRL_OFFSET_6    (BIT_(14))
#define BIT_AP_APB_DC_CLUT_U_CTRL_OFFSET_5    (BIT_(13))
#define BIT_AP_APB_DC_CLUT_U_CTRL_OFFSET_4    (BIT_(12))
#define BIT_AP_APB_DC_CLUT_U_CTRL_OFFSET_3    (BIT_(11))
#define BIT_AP_APB_DC_CLUT_U_CTRL_OFFSET_2    (BIT_(10))
#define BIT_AP_APB_DC_CLUT_U_CTRL_OFFSET_1    (BIT_(9))
#define BIT_AP_APB_DC_CLUT_U_CTRL_OFFSET_0    (BIT_(8))
#define BIT_AP_APB_DC_CLUT_U_CTRL_DEPTH_3    (BIT_(3))
#define BIT_AP_APB_DC_CLUT_U_CTRL_DEPTH_2    (BIT_(2))
#define BIT_AP_APB_DC_CLUT_U_CTRL_DEPTH_1    (BIT_(1))
#define BIT_AP_APB_DC_CLUT_U_CTRL_DEPTH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_CLUT_V_CTRL
// Register Offset : 0x520c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_CLUT_V_CTRL (DC_APB_AB0_BASE_ADDR + (0x520c<<0))
#define CLUT_V_CTRL_V_Y_SEL_FIELD_OFFSET 17
#define CLUT_V_CTRL_V_Y_SEL_FIELD_SIZE 1
#define CLUT_V_CTRL_BYPASS_FIELD_OFFSET 16
#define CLUT_V_CTRL_BYPASS_FIELD_SIZE 1
#define CLUT_V_CTRL_OFFSET_FIELD_OFFSET 8
#define CLUT_V_CTRL_OFFSET_FIELD_SIZE 8
#define CLUT_V_CTRL_DEPTH_FIELD_OFFSET 0
#define CLUT_V_CTRL_DEPTH_FIELD_SIZE 4

#define BIT_AP_APB_DC_CLUT_V_CTRL_V_Y_SEL    (BIT_(17))
#define BIT_AP_APB_DC_CLUT_V_CTRL_BYPASS    (BIT_(16))
#define BIT_AP_APB_DC_CLUT_V_CTRL_OFFSET_7    (BIT_(15))
#define BIT_AP_APB_DC_CLUT_V_CTRL_OFFSET_6    (BIT_(14))
#define BIT_AP_APB_DC_CLUT_V_CTRL_OFFSET_5    (BIT_(13))
#define BIT_AP_APB_DC_CLUT_V_CTRL_OFFSET_4    (BIT_(12))
#define BIT_AP_APB_DC_CLUT_V_CTRL_OFFSET_3    (BIT_(11))
#define BIT_AP_APB_DC_CLUT_V_CTRL_OFFSET_2    (BIT_(10))
#define BIT_AP_APB_DC_CLUT_V_CTRL_OFFSET_1    (BIT_(9))
#define BIT_AP_APB_DC_CLUT_V_CTRL_OFFSET_0    (BIT_(8))
#define BIT_AP_APB_DC_CLUT_V_CTRL_DEPTH_3    (BIT_(3))
#define BIT_AP_APB_DC_CLUT_V_CTRL_DEPTH_2    (BIT_(2))
#define BIT_AP_APB_DC_CLUT_V_CTRL_DEPTH_1    (BIT_(1))
#define BIT_AP_APB_DC_CLUT_V_CTRL_DEPTH_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_CLUT_READ_CTRL
// Register Offset : 0x5210
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_CLUT_READ_CTRL (DC_APB_AB0_BASE_ADDR + (0x5210<<0))
#define CLUT_READ_CTRL_APB_SEL_FIELD_OFFSET 0
#define CLUT_READ_CTRL_APB_SEL_FIELD_SIZE 1

#define BIT_AP_APB_DC_CLUT_READ_CTRL_APB_SEL    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_SP_SDW_CTRL
// Register Offset : 0x5f00
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_SP_SDW_CTRL (DC_APB_AB0_BASE_ADDR + (0x5f00<<0))
#define SP_SDW_CTRL_TRIG_FIELD_OFFSET 0
#define SP_SDW_CTRL_TRIG_FIELD_SIZE 1

#define BIT_AP_APB_DC_SP_SDW_CTRL_TRIG    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_CTRL
// Register Offset : 0x7000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_CTRL (DC_APB_AB0_BASE_ADDR + (0x7000<<0))
#define MLC_SF_CTRL_PROT_VAL_FIELD_OFFSET 8
#define MLC_SF_CTRL_PROT_VAL_FIELD_SIZE 6
#define MLC_SF_CTRL_VPOS_PROT_EN_FIELD_OFFSET 7
#define MLC_SF_CTRL_VPOS_PROT_EN_FIELD_SIZE 1
#define MLC_SF_CTRL_SLOWDOWN_EN_FIELD_OFFSET 6
#define MLC_SF_CTRL_SLOWDOWN_EN_FIELD_SIZE 1
#define MLC_SF_CTRL_AFLU_PSEL_FIELD_OFFSET 5
#define MLC_SF_CTRL_AFLU_PSEL_FIELD_SIZE 1
#define MLC_SF_CTRL_AFLU_EN_FIELD_OFFSET 4
#define MLC_SF_CTRL_AFLU_EN_FIELD_SIZE 1
#define MLC_SF_CTRL_CKEY_EN_FIELD_OFFSET 3
#define MLC_SF_CTRL_CKEY_EN_FIELD_SIZE 1
#define MLC_SF_CTRL_G_ALPHA_EN_FIELD_OFFSET 2
#define MLC_SF_CTRL_G_ALPHA_EN_FIELD_SIZE 1
#define MLC_SF_CTRL_CROP_EN_FIELD_OFFSET 1
#define MLC_SF_CTRL_CROP_EN_FIELD_SIZE 1
#define MLC_SF_CTRL_SF_EN_FIELD_OFFSET 0
#define MLC_SF_CTRL_SF_EN_FIELD_SIZE 1

#define BIT_AP_APB_DC_MLC_SF_CTRL_PROT_VAL_5    (BIT_(13))
#define BIT_AP_APB_DC_MLC_SF_CTRL_PROT_VAL_4    (BIT_(12))
#define BIT_AP_APB_DC_MLC_SF_CTRL_PROT_VAL_3    (BIT_(11))
#define BIT_AP_APB_DC_MLC_SF_CTRL_PROT_VAL_2    (BIT_(10))
#define BIT_AP_APB_DC_MLC_SF_CTRL_PROT_VAL_1    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_CTRL_PROT_VAL_0    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_CTRL_VPOS_PROT_EN    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_CTRL_SLOWDOWN_EN    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_CTRL_AFLU_PSEL    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_CTRL_AFLU_EN    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_CTRL_CKEY_EN    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_CTRL_G_ALPHA_EN    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_CTRL_CROP_EN    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_CTRL_SF_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_H_SPOS
// Register Offset : 0x7004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_H_SPOS (DC_APB_AB0_BASE_ADDR + (0x7004<<0))
#define MLC_SF_H_SPOS_H_FIELD_OFFSET 0
#define MLC_SF_H_SPOS_H_FIELD_SIZE 17

#define BIT_AP_APB_DC_MLC_SF_H_SPOS_H_16    (BIT_(16))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_H_15    (BIT_(15))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_H_14    (BIT_(14))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_H_13    (BIT_(13))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_H_12    (BIT_(12))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_H_11    (BIT_(11))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_H_10    (BIT_(10))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_H_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_H_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_H_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_H_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_H_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_H_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_H_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_H_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_H_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_V_SPOS
// Register Offset : 0x7008
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_V_SPOS (DC_APB_AB0_BASE_ADDR + (0x7008<<0))
#define MLC_SF_V_SPOS_V_FIELD_OFFSET 0
#define MLC_SF_V_SPOS_V_FIELD_SIZE 17

#define BIT_AP_APB_DC_MLC_SF_V_SPOS_V_16    (BIT_(16))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_V_15    (BIT_(15))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_V_14    (BIT_(14))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_V_13    (BIT_(13))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_V_12    (BIT_(12))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_V_11    (BIT_(11))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_V_10    (BIT_(10))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_V_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_V_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_V_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_V_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_V_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_V_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_V_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_V_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_V_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_V_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_SIZE
// Register Offset : 0x700c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_SIZE (DC_APB_AB0_BASE_ADDR + (0x700c<<0))
#define MLC_SF_SIZE_V_FIELD_OFFSET 16
#define MLC_SF_SIZE_V_FIELD_SIZE 16
#define MLC_SF_SIZE_H_FIELD_OFFSET 0
#define MLC_SF_SIZE_H_FIELD_SIZE 16

#define BIT_AP_APB_DC_MLC_SF_SIZE_V_15    (BIT_(31))
#define BIT_AP_APB_DC_MLC_SF_SIZE_V_14    (BIT_(30))
#define BIT_AP_APB_DC_MLC_SF_SIZE_V_13    (BIT_(29))
#define BIT_AP_APB_DC_MLC_SF_SIZE_V_12    (BIT_(28))
#define BIT_AP_APB_DC_MLC_SF_SIZE_V_11    (BIT_(27))
#define BIT_AP_APB_DC_MLC_SF_SIZE_V_10    (BIT_(26))
#define BIT_AP_APB_DC_MLC_SF_SIZE_V_9    (BIT_(25))
#define BIT_AP_APB_DC_MLC_SF_SIZE_V_8    (BIT_(24))
#define BIT_AP_APB_DC_MLC_SF_SIZE_V_7    (BIT_(23))
#define BIT_AP_APB_DC_MLC_SF_SIZE_V_6    (BIT_(22))
#define BIT_AP_APB_DC_MLC_SF_SIZE_V_5    (BIT_(21))
#define BIT_AP_APB_DC_MLC_SF_SIZE_V_4    (BIT_(20))
#define BIT_AP_APB_DC_MLC_SF_SIZE_V_3    (BIT_(19))
#define BIT_AP_APB_DC_MLC_SF_SIZE_V_2    (BIT_(18))
#define BIT_AP_APB_DC_MLC_SF_SIZE_V_1    (BIT_(17))
#define BIT_AP_APB_DC_MLC_SF_SIZE_V_0    (BIT_(16))
#define BIT_AP_APB_DC_MLC_SF_SIZE_H_15    (BIT_(15))
#define BIT_AP_APB_DC_MLC_SF_SIZE_H_14    (BIT_(14))
#define BIT_AP_APB_DC_MLC_SF_SIZE_H_13    (BIT_(13))
#define BIT_AP_APB_DC_MLC_SF_SIZE_H_12    (BIT_(12))
#define BIT_AP_APB_DC_MLC_SF_SIZE_H_11    (BIT_(11))
#define BIT_AP_APB_DC_MLC_SF_SIZE_H_10    (BIT_(10))
#define BIT_AP_APB_DC_MLC_SF_SIZE_H_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_SIZE_H_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_SIZE_H_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_SIZE_H_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_SIZE_H_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_SIZE_H_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_SIZE_H_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_SIZE_H_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_SIZE_H_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_SIZE_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_CROP_H_POS
// Register Offset : 0x7010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_CROP_H_POS (DC_APB_AB0_BASE_ADDR + (0x7010<<0))
#define MLC_SF_CROP_H_POS_END_FIELD_OFFSET 16
#define MLC_SF_CROP_H_POS_END_FIELD_SIZE 16
#define MLC_SF_CROP_H_POS_START_FIELD_OFFSET 0
#define MLC_SF_CROP_H_POS_START_FIELD_SIZE 16

#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_END_15    (BIT_(31))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_END_14    (BIT_(30))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_END_13    (BIT_(29))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_END_12    (BIT_(28))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_END_11    (BIT_(27))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_END_10    (BIT_(26))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_END_9    (BIT_(25))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_END_8    (BIT_(24))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_END_7    (BIT_(23))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_END_6    (BIT_(22))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_END_5    (BIT_(21))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_END_4    (BIT_(20))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_END_3    (BIT_(19))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_END_2    (BIT_(18))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_END_1    (BIT_(17))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_END_0    (BIT_(16))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_START_15    (BIT_(15))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_START_14    (BIT_(14))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_START_13    (BIT_(13))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_START_12    (BIT_(12))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_START_11    (BIT_(11))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_START_10    (BIT_(10))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_START_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_START_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_START_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_START_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_START_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_START_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_START_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_START_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_START_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_START_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_CROP_V_POS
// Register Offset : 0x7014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_CROP_V_POS (DC_APB_AB0_BASE_ADDR + (0x7014<<0))
#define MLC_SF_CROP_V_POS_END_FIELD_OFFSET 16
#define MLC_SF_CROP_V_POS_END_FIELD_SIZE 16
#define MLC_SF_CROP_V_POS_START_FIELD_OFFSET 0
#define MLC_SF_CROP_V_POS_START_FIELD_SIZE 16

#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_END_15    (BIT_(31))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_END_14    (BIT_(30))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_END_13    (BIT_(29))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_END_12    (BIT_(28))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_END_11    (BIT_(27))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_END_10    (BIT_(26))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_END_9    (BIT_(25))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_END_8    (BIT_(24))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_END_7    (BIT_(23))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_END_6    (BIT_(22))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_END_5    (BIT_(21))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_END_4    (BIT_(20))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_END_3    (BIT_(19))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_END_2    (BIT_(18))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_END_1    (BIT_(17))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_END_0    (BIT_(16))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_START_15    (BIT_(15))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_START_14    (BIT_(14))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_START_13    (BIT_(13))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_START_12    (BIT_(12))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_START_11    (BIT_(11))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_START_10    (BIT_(10))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_START_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_START_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_START_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_START_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_START_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_START_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_START_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_START_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_START_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_START_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_G_ALPHA
// Register Offset : 0x7018
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_G_ALPHA (DC_APB_AB0_BASE_ADDR + (0x7018<<0))
#define MLC_SF_G_ALPHA_A_FIELD_OFFSET 0
#define MLC_SF_G_ALPHA_A_FIELD_SIZE 8

#define BIT_AP_APB_DC_MLC_SF_G_ALPHA_A_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_G_ALPHA_A_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_G_ALPHA_A_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_G_ALPHA_A_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_G_ALPHA_A_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_G_ALPHA_A_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_G_ALPHA_A_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_G_ALPHA_A_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_CKEY_ALPHA
// Register Offset : 0x701c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_CKEY_ALPHA (DC_APB_AB0_BASE_ADDR + (0x701c<<0))
#define MLC_SF_CKEY_ALPHA_A_FIELD_OFFSET 0
#define MLC_SF_CKEY_ALPHA_A_FIELD_SIZE 8

#define BIT_AP_APB_DC_MLC_SF_CKEY_ALPHA_A_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_CKEY_ALPHA_A_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_CKEY_ALPHA_A_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_CKEY_ALPHA_A_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_CKEY_ALPHA_A_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_CKEY_ALPHA_A_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_CKEY_ALPHA_A_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_CKEY_ALPHA_A_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_CKEY_R_LV
// Register Offset : 0x7020
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_CKEY_R_LV (DC_APB_AB0_BASE_ADDR + (0x7020<<0))
#define MLC_SF_CKEY_R_LV_UP_FIELD_OFFSET 16
#define MLC_SF_CKEY_R_LV_UP_FIELD_SIZE 10
#define MLC_SF_CKEY_R_LV_DN_FIELD_OFFSET 0
#define MLC_SF_CKEY_R_LV_DN_FIELD_SIZE 10

#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_UP_9    (BIT_(25))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_UP_8    (BIT_(24))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_UP_7    (BIT_(23))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_UP_6    (BIT_(22))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_UP_5    (BIT_(21))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_UP_4    (BIT_(20))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_UP_3    (BIT_(19))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_UP_2    (BIT_(18))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_UP_1    (BIT_(17))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_UP_0    (BIT_(16))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_DN_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_DN_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_DN_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_DN_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_DN_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_DN_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_DN_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_DN_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_DN_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_DN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_CKEY_G_LV
// Register Offset : 0x7024
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_CKEY_G_LV (DC_APB_AB0_BASE_ADDR + (0x7024<<0))
#define MLC_SF_CKEY_G_LV_UP_FIELD_OFFSET 16
#define MLC_SF_CKEY_G_LV_UP_FIELD_SIZE 10
#define MLC_SF_CKEY_G_LV_DN_FIELD_OFFSET 0
#define MLC_SF_CKEY_G_LV_DN_FIELD_SIZE 10

#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_UP_9    (BIT_(25))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_UP_8    (BIT_(24))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_UP_7    (BIT_(23))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_UP_6    (BIT_(22))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_UP_5    (BIT_(21))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_UP_4    (BIT_(20))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_UP_3    (BIT_(19))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_UP_2    (BIT_(18))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_UP_1    (BIT_(17))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_UP_0    (BIT_(16))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_DN_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_DN_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_DN_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_DN_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_DN_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_DN_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_DN_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_DN_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_DN_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_DN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_CKEY_B_LV
// Register Offset : 0x7028
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_CKEY_B_LV (DC_APB_AB0_BASE_ADDR + (0x7028<<0))
#define MLC_SF_CKEY_B_LV_UP_FIELD_OFFSET 16
#define MLC_SF_CKEY_B_LV_UP_FIELD_SIZE 10
#define MLC_SF_CKEY_B_LV_DN_FIELD_OFFSET 0
#define MLC_SF_CKEY_B_LV_DN_FIELD_SIZE 10

#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_UP_9    (BIT_(25))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_UP_8    (BIT_(24))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_UP_7    (BIT_(23))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_UP_6    (BIT_(22))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_UP_5    (BIT_(21))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_UP_4    (BIT_(20))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_UP_3    (BIT_(19))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_UP_2    (BIT_(18))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_UP_1    (BIT_(17))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_UP_0    (BIT_(16))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_DN_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_DN_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_DN_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_DN_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_DN_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_DN_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_DN_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_DN_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_DN_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_DN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_AFLU_TIME
// Register Offset : 0x702c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_AFLU_TIME (DC_APB_AB0_BASE_ADDR + (0x702c<<0))
#define MLC_SF_AFLU_TIME_TIMER_FIELD_OFFSET 0
#define MLC_SF_AFLU_TIME_TIMER_FIELD_SIZE 32

#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_31    (BIT_(31))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_30    (BIT_(30))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_29    (BIT_(29))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_28    (BIT_(28))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_27    (BIT_(27))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_26    (BIT_(26))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_25    (BIT_(25))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_24    (BIT_(24))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_23    (BIT_(23))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_22    (BIT_(22))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_21    (BIT_(21))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_20    (BIT_(20))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_19    (BIT_(19))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_18    (BIT_(18))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_17    (BIT_(17))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_16    (BIT_(16))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_15    (BIT_(15))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_14    (BIT_(14))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_13    (BIT_(13))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_12    (BIT_(12))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_11    (BIT_(11))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_10    (BIT_(10))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_TIMER_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_PATH_CTRL
// Register Offset : 0x7200
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_PATH_CTRL (DC_APB_AB0_BASE_ADDR + (0x7200<<0))
#define MLC_PATH_CTRL_ALPHA_BLD_IDX_FIELD_OFFSET 16
#define MLC_PATH_CTRL_ALPHA_BLD_IDX_FIELD_SIZE 4
#define MLC_PATH_CTRL_LAYER_OUT_IDX_FIELD_OFFSET 0
#define MLC_PATH_CTRL_LAYER_OUT_IDX_FIELD_SIZE 4

#define BIT_AP_APB_DC_MLC_PATH_CTRL_ALPHA_BLD_IDX_3    (BIT_(19))
#define BIT_AP_APB_DC_MLC_PATH_CTRL_ALPHA_BLD_IDX_2    (BIT_(18))
#define BIT_AP_APB_DC_MLC_PATH_CTRL_ALPHA_BLD_IDX_1    (BIT_(17))
#define BIT_AP_APB_DC_MLC_PATH_CTRL_ALPHA_BLD_IDX_0    (BIT_(16))
#define BIT_AP_APB_DC_MLC_PATH_CTRL_LAYER_OUT_IDX_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_PATH_CTRL_LAYER_OUT_IDX_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_PATH_CTRL_LAYER_OUT_IDX_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_PATH_CTRL_LAYER_OUT_IDX_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_BG_CTRL
// Register Offset : 0x7220
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_BG_CTRL (DC_APB_AB0_BASE_ADDR + (0x7220<<0))
#define MLC_BG_CTRL_BG_A_FIELD_OFFSET 8
#define MLC_BG_CTRL_BG_A_FIELD_SIZE 8
#define MLC_BG_CTRL_AFLU_EN_FIELD_OFFSET 7
#define MLC_BG_CTRL_AFLU_EN_FIELD_SIZE 1
#define MLC_BG_CTRL_FSTART_SEL_FIELD_OFFSET 4
#define MLC_BG_CTRL_FSTART_SEL_FIELD_SIZE 3
#define MLC_BG_CTRL_BG_A_SEL_FIELD_OFFSET 2
#define MLC_BG_CTRL_BG_A_SEL_FIELD_SIZE 1
#define MLC_BG_CTRL_BG_EN_FIELD_OFFSET 1
#define MLC_BG_CTRL_BG_EN_FIELD_SIZE 1
#define MLC_BG_CTRL_ALPHA_BLD_BYPS_FIELD_OFFSET 0
#define MLC_BG_CTRL_ALPHA_BLD_BYPS_FIELD_SIZE 1

#define BIT_AP_APB_DC_MLC_BG_CTRL_BG_A_7    (BIT_(15))
#define BIT_AP_APB_DC_MLC_BG_CTRL_BG_A_6    (BIT_(14))
#define BIT_AP_APB_DC_MLC_BG_CTRL_BG_A_5    (BIT_(13))
#define BIT_AP_APB_DC_MLC_BG_CTRL_BG_A_4    (BIT_(12))
#define BIT_AP_APB_DC_MLC_BG_CTRL_BG_A_3    (BIT_(11))
#define BIT_AP_APB_DC_MLC_BG_CTRL_BG_A_2    (BIT_(10))
#define BIT_AP_APB_DC_MLC_BG_CTRL_BG_A_1    (BIT_(9))
#define BIT_AP_APB_DC_MLC_BG_CTRL_BG_A_0    (BIT_(8))
#define BIT_AP_APB_DC_MLC_BG_CTRL_AFLU_EN    (BIT_(7))
#define BIT_AP_APB_DC_MLC_BG_CTRL_FSTART_SEL_2    (BIT_(6))
#define BIT_AP_APB_DC_MLC_BG_CTRL_FSTART_SEL_1    (BIT_(5))
#define BIT_AP_APB_DC_MLC_BG_CTRL_FSTART_SEL_0    (BIT_(4))
#define BIT_AP_APB_DC_MLC_BG_CTRL_BG_A_SEL    (BIT_(2))
#define BIT_AP_APB_DC_MLC_BG_CTRL_BG_EN    (BIT_(1))
#define BIT_AP_APB_DC_MLC_BG_CTRL_ALPHA_BLD_BYPS    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_BG_COLOR
// Register Offset : 0x7224
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_BG_COLOR (DC_APB_AB0_BASE_ADDR + (0x7224<<0))
#define MLC_BG_COLOR_R_FIELD_OFFSET 20
#define MLC_BG_COLOR_R_FIELD_SIZE 10
#define MLC_BG_COLOR_G_FIELD_OFFSET 10
#define MLC_BG_COLOR_G_FIELD_SIZE 10
#define MLC_BG_COLOR_B_FIELD_OFFSET 0
#define MLC_BG_COLOR_B_FIELD_SIZE 10

#define BIT_AP_APB_DC_MLC_BG_COLOR_R_9    (BIT_(29))
#define BIT_AP_APB_DC_MLC_BG_COLOR_R_8    (BIT_(28))
#define BIT_AP_APB_DC_MLC_BG_COLOR_R_7    (BIT_(27))
#define BIT_AP_APB_DC_MLC_BG_COLOR_R_6    (BIT_(26))
#define BIT_AP_APB_DC_MLC_BG_COLOR_R_5    (BIT_(25))
#define BIT_AP_APB_DC_MLC_BG_COLOR_R_4    (BIT_(24))
#define BIT_AP_APB_DC_MLC_BG_COLOR_R_3    (BIT_(23))
#define BIT_AP_APB_DC_MLC_BG_COLOR_R_2    (BIT_(22))
#define BIT_AP_APB_DC_MLC_BG_COLOR_R_1    (BIT_(21))
#define BIT_AP_APB_DC_MLC_BG_COLOR_R_0    (BIT_(20))
#define BIT_AP_APB_DC_MLC_BG_COLOR_G_9    (BIT_(19))
#define BIT_AP_APB_DC_MLC_BG_COLOR_G_8    (BIT_(18))
#define BIT_AP_APB_DC_MLC_BG_COLOR_G_7    (BIT_(17))
#define BIT_AP_APB_DC_MLC_BG_COLOR_G_6    (BIT_(16))
#define BIT_AP_APB_DC_MLC_BG_COLOR_G_5    (BIT_(15))
#define BIT_AP_APB_DC_MLC_BG_COLOR_G_4    (BIT_(14))
#define BIT_AP_APB_DC_MLC_BG_COLOR_G_3    (BIT_(13))
#define BIT_AP_APB_DC_MLC_BG_COLOR_G_2    (BIT_(12))
#define BIT_AP_APB_DC_MLC_BG_COLOR_G_1    (BIT_(11))
#define BIT_AP_APB_DC_MLC_BG_COLOR_G_0    (BIT_(10))
#define BIT_AP_APB_DC_MLC_BG_COLOR_B_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_BG_COLOR_B_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_BG_COLOR_B_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_BG_COLOR_B_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_BG_COLOR_B_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_BG_COLOR_B_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_BG_COLOR_B_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_BG_COLOR_B_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_BG_COLOR_B_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_BG_COLOR_B_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_BG_AFLU_TIME
// Register Offset : 0x7228
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_BG_AFLU_TIME (DC_APB_AB0_BASE_ADDR + (0x7228<<0))
#define MLC_BG_AFLU_TIME_TIMER_FIELD_OFFSET 0
#define MLC_BG_AFLU_TIME_TIMER_FIELD_SIZE 32

#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_31    (BIT_(31))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_30    (BIT_(30))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_29    (BIT_(29))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_28    (BIT_(28))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_27    (BIT_(27))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_26    (BIT_(26))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_25    (BIT_(25))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_24    (BIT_(24))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_23    (BIT_(23))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_22    (BIT_(22))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_21    (BIT_(21))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_20    (BIT_(20))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_19    (BIT_(19))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_18    (BIT_(18))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_17    (BIT_(17))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_16    (BIT_(16))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_15    (BIT_(15))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_14    (BIT_(14))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_13    (BIT_(13))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_12    (BIT_(12))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_11    (BIT_(11))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_10    (BIT_(10))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_TIMER_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_CANVAS_COLOR
// Register Offset : 0x7230
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_CANVAS_COLOR (DC_APB_AB0_BASE_ADDR + (0x7230<<0))
#define MLC_CANVAS_COLOR_R_FIELD_OFFSET 20
#define MLC_CANVAS_COLOR_R_FIELD_SIZE 10
#define MLC_CANVAS_COLOR_G_FIELD_OFFSET 10
#define MLC_CANVAS_COLOR_G_FIELD_SIZE 10
#define MLC_CANVAS_COLOR_B_FIELD_OFFSET 0
#define MLC_CANVAS_COLOR_B_FIELD_SIZE 10

#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_R_9    (BIT_(29))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_R_8    (BIT_(28))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_R_7    (BIT_(27))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_R_6    (BIT_(26))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_R_5    (BIT_(25))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_R_4    (BIT_(24))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_R_3    (BIT_(23))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_R_2    (BIT_(22))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_R_1    (BIT_(21))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_R_0    (BIT_(20))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_G_9    (BIT_(19))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_G_8    (BIT_(18))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_G_7    (BIT_(17))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_G_6    (BIT_(16))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_G_5    (BIT_(15))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_G_4    (BIT_(14))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_G_3    (BIT_(13))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_G_2    (BIT_(12))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_G_1    (BIT_(11))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_G_0    (BIT_(10))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_B_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_B_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_B_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_B_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_B_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_B_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_B_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_B_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_B_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_B_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_CLK_RATIO
// Register Offset : 0x7234
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_CLK_RATIO (DC_APB_AB0_BASE_ADDR + (0x7234<<0))
#define MLC_CLK_RATIO_RATIO_FIELD_OFFSET 0
#define MLC_CLK_RATIO_RATIO_FIELD_SIZE 16

#define BIT_AP_APB_DC_MLC_CLK_RATIO_RATIO_15    (BIT_(15))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_RATIO_14    (BIT_(14))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_RATIO_13    (BIT_(13))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_RATIO_12    (BIT_(12))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_RATIO_11    (BIT_(11))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_RATIO_10    (BIT_(10))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_RATIO_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_RATIO_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_RATIO_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_RATIO_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_RATIO_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_RATIO_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_RATIO_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_RATIO_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_RATIO_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_RATIO_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_INT_MASK
// Register Offset : 0x7240
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_INT_MASK (DC_APB_AB0_BASE_ADDR + (0x7240<<0))
#define MLC_INT_MASK_ERR_LAYER_5_FIELD_OFFSET 12
#define MLC_INT_MASK_ERR_LAYER_5_FIELD_SIZE 1
#define MLC_INT_MASK_ERR_LAYER_4_FIELD_OFFSET 11
#define MLC_INT_MASK_ERR_LAYER_4_FIELD_SIZE 1
#define MLC_INT_MASK_ERR_LAYER_3_FIELD_OFFSET 10
#define MLC_INT_MASK_ERR_LAYER_3_FIELD_SIZE 1
#define MLC_INT_MASK_ERR_LAYER_2_FIELD_OFFSET 9
#define MLC_INT_MASK_ERR_LAYER_2_FIELD_SIZE 1
#define MLC_INT_MASK_ERR_LAYER_1_FIELD_OFFSET 8
#define MLC_INT_MASK_ERR_LAYER_1_FIELD_SIZE 1
#define MLC_INT_MASK_ERR_LAYER_0_FIELD_OFFSET 7
#define MLC_INT_MASK_ERR_LAYER_0_FIELD_SIZE 1
#define MLC_INT_MASK_FLU_LAYER_5_FIELD_OFFSET 6
#define MLC_INT_MASK_FLU_LAYER_5_FIELD_SIZE 1
#define MLC_INT_MASK_FLU_LAYER_4_FIELD_OFFSET 5
#define MLC_INT_MASK_FLU_LAYER_4_FIELD_SIZE 1
#define MLC_INT_MASK_FLU_LAYER_3_FIELD_OFFSET 4
#define MLC_INT_MASK_FLU_LAYER_3_FIELD_SIZE 1
#define MLC_INT_MASK_FLU_LAYER_2_FIELD_OFFSET 3
#define MLC_INT_MASK_FLU_LAYER_2_FIELD_SIZE 1
#define MLC_INT_MASK_FLU_LAYER_1_FIELD_OFFSET 2
#define MLC_INT_MASK_FLU_LAYER_1_FIELD_SIZE 1
#define MLC_INT_MASK_FLU_LAYER_0_FIELD_OFFSET 1
#define MLC_INT_MASK_FLU_LAYER_0_FIELD_SIZE 1
#define MLC_INT_MASK_FRM_END_FIELD_OFFSET 0
#define MLC_INT_MASK_FRM_END_FIELD_SIZE 1

#define BIT_AP_APB_DC_MLC_INT_MASK_ERR_LAYER_5    (BIT_(12))
#define BIT_AP_APB_DC_MLC_INT_MASK_ERR_LAYER_4    (BIT_(11))
#define BIT_AP_APB_DC_MLC_INT_MASK_ERR_LAYER_3    (BIT_(10))
#define BIT_AP_APB_DC_MLC_INT_MASK_ERR_LAYER_2    (BIT_(9))
#define BIT_AP_APB_DC_MLC_INT_MASK_ERR_LAYER_1    (BIT_(8))
#define BIT_AP_APB_DC_MLC_INT_MASK_ERR_LAYER_0    (BIT_(7))
#define BIT_AP_APB_DC_MLC_INT_MASK_FLU_LAYER_5    (BIT_(6))
#define BIT_AP_APB_DC_MLC_INT_MASK_FLU_LAYER_4    (BIT_(5))
#define BIT_AP_APB_DC_MLC_INT_MASK_FLU_LAYER_3    (BIT_(4))
#define BIT_AP_APB_DC_MLC_INT_MASK_FLU_LAYER_2    (BIT_(3))
#define BIT_AP_APB_DC_MLC_INT_MASK_FLU_LAYER_1    (BIT_(2))
#define BIT_AP_APB_DC_MLC_INT_MASK_FLU_LAYER_0    (BIT_(1))
#define BIT_AP_APB_DC_MLC_INT_MASK_FRM_END    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_INT_STATUS
// Register Offset : 0x7244
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_INT_STATUS (DC_APB_AB0_BASE_ADDR + (0x7244<<0))
#define MLC_INT_STATUS_SLOWD_LAYER_5_FIELD_OFFSET 27
#define MLC_INT_STATUS_SLOWD_LAYER_5_FIELD_SIZE 1
#define MLC_INT_STATUS_SLOWD_LAYER_4_FIELD_OFFSET 26
#define MLC_INT_STATUS_SLOWD_LAYER_4_FIELD_SIZE 1
#define MLC_INT_STATUS_SLOWD_LAYER_3_FIELD_OFFSET 25
#define MLC_INT_STATUS_SLOWD_LAYER_3_FIELD_SIZE 1
#define MLC_INT_STATUS_SLOWD_LAYER_2_FIELD_OFFSET 24
#define MLC_INT_STATUS_SLOWD_LAYER_2_FIELD_SIZE 1
#define MLC_INT_STATUS_SLOWD_LAYER_1_FIELD_OFFSET 23
#define MLC_INT_STATUS_SLOWD_LAYER_1_FIELD_SIZE 1
#define MLC_INT_STATUS_SLOWD_LAYER_0_FIELD_OFFSET 22
#define MLC_INT_STATUS_SLOWD_LAYER_0_FIELD_SIZE 1
#define MLC_INT_STATUS_CROP_ERR_LAYER_5_FIELD_OFFSET 21
#define MLC_INT_STATUS_CROP_ERR_LAYER_5_FIELD_SIZE 1
#define MLC_INT_STATUS_CROP_ERR_LAYER_4_FIELD_OFFSET 20
#define MLC_INT_STATUS_CROP_ERR_LAYER_4_FIELD_SIZE 1
#define MLC_INT_STATUS_CROP_ERR_LAYER_3_FIELD_OFFSET 19
#define MLC_INT_STATUS_CROP_ERR_LAYER_3_FIELD_SIZE 1
#define MLC_INT_STATUS_CROP_ERR_LAYER_2_FIELD_OFFSET 18
#define MLC_INT_STATUS_CROP_ERR_LAYER_2_FIELD_SIZE 1
#define MLC_INT_STATUS_CROP_ERR_LAYER_1_FIELD_OFFSET 17
#define MLC_INT_STATUS_CROP_ERR_LAYER_1_FIELD_SIZE 1
#define MLC_INT_STATUS_CROP_ERR_LAYER_0_FIELD_OFFSET 16
#define MLC_INT_STATUS_CROP_ERR_LAYER_0_FIELD_SIZE 1
#define MLC_INT_STATUS_ERR_LAYER_5_FIELD_OFFSET 12
#define MLC_INT_STATUS_ERR_LAYER_5_FIELD_SIZE 1
#define MLC_INT_STATUS_ERR_LAYER_4_FIELD_OFFSET 11
#define MLC_INT_STATUS_ERR_LAYER_4_FIELD_SIZE 1
#define MLC_INT_STATUS_ERR_LAYER_3_FIELD_OFFSET 10
#define MLC_INT_STATUS_ERR_LAYER_3_FIELD_SIZE 1
#define MLC_INT_STATUS_ERR_LAYER_2_FIELD_OFFSET 9
#define MLC_INT_STATUS_ERR_LAYER_2_FIELD_SIZE 1
#define MLC_INT_STATUS_ERR_LAYER_1_FIELD_OFFSET 8
#define MLC_INT_STATUS_ERR_LAYER_1_FIELD_SIZE 1
#define MLC_INT_STATUS_ERR_LAYER_0_FIELD_OFFSET 7
#define MLC_INT_STATUS_ERR_LAYER_0_FIELD_SIZE 1
#define MLC_INT_STATUS_FLU_LAYER_5_FIELD_OFFSET 6
#define MLC_INT_STATUS_FLU_LAYER_5_FIELD_SIZE 1
#define MLC_INT_STATUS_FLU_LAYER_4_FIELD_OFFSET 5
#define MLC_INT_STATUS_FLU_LAYER_4_FIELD_SIZE 1
#define MLC_INT_STATUS_FLU_LAYER_3_FIELD_OFFSET 4
#define MLC_INT_STATUS_FLU_LAYER_3_FIELD_SIZE 1
#define MLC_INT_STATUS_FLU_LAYER_2_FIELD_OFFSET 3
#define MLC_INT_STATUS_FLU_LAYER_2_FIELD_SIZE 1
#define MLC_INT_STATUS_FLU_LAYER_1_FIELD_OFFSET 2
#define MLC_INT_STATUS_FLU_LAYER_1_FIELD_SIZE 1
#define MLC_INT_STATUS_FLU_LAYER_0_FIELD_OFFSET 1
#define MLC_INT_STATUS_FLU_LAYER_0_FIELD_SIZE 1
#define MLC_INT_STATUS_FRM_END_FIELD_OFFSET 0
#define MLC_INT_STATUS_FRM_END_FIELD_SIZE 1

#define BIT_AP_APB_DC_MLC_INT_STATUS_SLOWD_LAYER_5    (BIT_(27))
#define BIT_AP_APB_DC_MLC_INT_STATUS_SLOWD_LAYER_4    (BIT_(26))
#define BIT_AP_APB_DC_MLC_INT_STATUS_SLOWD_LAYER_3    (BIT_(25))
#define BIT_AP_APB_DC_MLC_INT_STATUS_SLOWD_LAYER_2    (BIT_(24))
#define BIT_AP_APB_DC_MLC_INT_STATUS_SLOWD_LAYER_1    (BIT_(23))
#define BIT_AP_APB_DC_MLC_INT_STATUS_SLOWD_LAYER_0    (BIT_(22))
#define BIT_AP_APB_DC_MLC_INT_STATUS_CROP_ERR_LAYER_5    (BIT_(21))
#define BIT_AP_APB_DC_MLC_INT_STATUS_CROP_ERR_LAYER_4    (BIT_(20))
#define BIT_AP_APB_DC_MLC_INT_STATUS_CROP_ERR_LAYER_3    (BIT_(19))
#define BIT_AP_APB_DC_MLC_INT_STATUS_CROP_ERR_LAYER_2    (BIT_(18))
#define BIT_AP_APB_DC_MLC_INT_STATUS_CROP_ERR_LAYER_1    (BIT_(17))
#define BIT_AP_APB_DC_MLC_INT_STATUS_CROP_ERR_LAYER_0    (BIT_(16))
#define BIT_AP_APB_DC_MLC_INT_STATUS_ERR_LAYER_5    (BIT_(12))
#define BIT_AP_APB_DC_MLC_INT_STATUS_ERR_LAYER_4    (BIT_(11))
#define BIT_AP_APB_DC_MLC_INT_STATUS_ERR_LAYER_3    (BIT_(10))
#define BIT_AP_APB_DC_MLC_INT_STATUS_ERR_LAYER_2    (BIT_(9))
#define BIT_AP_APB_DC_MLC_INT_STATUS_ERR_LAYER_1    (BIT_(8))
#define BIT_AP_APB_DC_MLC_INT_STATUS_ERR_LAYER_0    (BIT_(7))
#define BIT_AP_APB_DC_MLC_INT_STATUS_FLU_LAYER_5    (BIT_(6))
#define BIT_AP_APB_DC_MLC_INT_STATUS_FLU_LAYER_4    (BIT_(5))
#define BIT_AP_APB_DC_MLC_INT_STATUS_FLU_LAYER_3    (BIT_(4))
#define BIT_AP_APB_DC_MLC_INT_STATUS_FLU_LAYER_2    (BIT_(3))
#define BIT_AP_APB_DC_MLC_INT_STATUS_FLU_LAYER_1    (BIT_(2))
#define BIT_AP_APB_DC_MLC_INT_STATUS_FLU_LAYER_0    (BIT_(1))
#define BIT_AP_APB_DC_MLC_INT_STATUS_FRM_END    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_CTRL_S
// Register Offset : 0x8000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_CTRL_S (DC_APB_AB0_BASE_ADDR + (0x8000<<0))
#define MLC_SF_CTRL_S_PROT_VAL_FIELD_OFFSET 8
#define MLC_SF_CTRL_S_PROT_VAL_FIELD_SIZE 6
#define MLC_SF_CTRL_S_VPOS_PROT_EN_FIELD_OFFSET 7
#define MLC_SF_CTRL_S_VPOS_PROT_EN_FIELD_SIZE 1
#define MLC_SF_CTRL_S_SLOWDOWN_EN_FIELD_OFFSET 6
#define MLC_SF_CTRL_S_SLOWDOWN_EN_FIELD_SIZE 1
#define MLC_SF_CTRL_S_AFLU_PSEL_FIELD_OFFSET 5
#define MLC_SF_CTRL_S_AFLU_PSEL_FIELD_SIZE 1
#define MLC_SF_CTRL_S_AFLU_EN_FIELD_OFFSET 4
#define MLC_SF_CTRL_S_AFLU_EN_FIELD_SIZE 1
#define MLC_SF_CTRL_S_CKEY_EN_FIELD_OFFSET 3
#define MLC_SF_CTRL_S_CKEY_EN_FIELD_SIZE 1
#define MLC_SF_CTRL_S_G_ALPHA_EN_FIELD_OFFSET 2
#define MLC_SF_CTRL_S_G_ALPHA_EN_FIELD_SIZE 1
#define MLC_SF_CTRL_S_CROP_EN_FIELD_OFFSET 1
#define MLC_SF_CTRL_S_CROP_EN_FIELD_SIZE 1
#define MLC_SF_CTRL_S_SF_EN_FIELD_OFFSET 0
#define MLC_SF_CTRL_S_SF_EN_FIELD_SIZE 1

#define BIT_AP_APB_DC_MLC_SF_CTRL_S_PROT_VAL_5    (BIT_(13))
#define BIT_AP_APB_DC_MLC_SF_CTRL_S_PROT_VAL_4    (BIT_(12))
#define BIT_AP_APB_DC_MLC_SF_CTRL_S_PROT_VAL_3    (BIT_(11))
#define BIT_AP_APB_DC_MLC_SF_CTRL_S_PROT_VAL_2    (BIT_(10))
#define BIT_AP_APB_DC_MLC_SF_CTRL_S_PROT_VAL_1    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_CTRL_S_PROT_VAL_0    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_CTRL_S_VPOS_PROT_EN    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_CTRL_S_SLOWDOWN_EN    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_CTRL_S_AFLU_PSEL    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_CTRL_S_AFLU_EN    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_CTRL_S_CKEY_EN    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_CTRL_S_G_ALPHA_EN    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_CTRL_S_CROP_EN    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_CTRL_S_SF_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_H_SPOS_S
// Register Offset : 0x8004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_H_SPOS_S (DC_APB_AB0_BASE_ADDR + (0x8004<<0))
#define MLC_SF_H_SPOS_S_H_FIELD_OFFSET 0
#define MLC_SF_H_SPOS_S_H_FIELD_SIZE 17

#define BIT_AP_APB_DC_MLC_SF_H_SPOS_S_H_16    (BIT_(16))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_S_H_15    (BIT_(15))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_S_H_14    (BIT_(14))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_S_H_13    (BIT_(13))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_S_H_12    (BIT_(12))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_S_H_11    (BIT_(11))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_S_H_10    (BIT_(10))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_S_H_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_S_H_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_S_H_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_S_H_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_S_H_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_S_H_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_S_H_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_S_H_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_S_H_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_H_SPOS_S_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_V_SPOS_S
// Register Offset : 0x8008
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_V_SPOS_S (DC_APB_AB0_BASE_ADDR + (0x8008<<0))
#define MLC_SF_V_SPOS_S_V_FIELD_OFFSET 0
#define MLC_SF_V_SPOS_S_V_FIELD_SIZE 17

#define BIT_AP_APB_DC_MLC_SF_V_SPOS_S_V_16    (BIT_(16))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_S_V_15    (BIT_(15))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_S_V_14    (BIT_(14))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_S_V_13    (BIT_(13))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_S_V_12    (BIT_(12))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_S_V_11    (BIT_(11))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_S_V_10    (BIT_(10))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_S_V_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_S_V_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_S_V_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_S_V_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_S_V_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_S_V_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_S_V_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_S_V_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_S_V_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_V_SPOS_S_V_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_SIZE_S
// Register Offset : 0x800c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_SIZE_S (DC_APB_AB0_BASE_ADDR + (0x800c<<0))
#define MLC_SF_SIZE_S_V_FIELD_OFFSET 16
#define MLC_SF_SIZE_S_V_FIELD_SIZE 16
#define MLC_SF_SIZE_S_H_FIELD_OFFSET 0
#define MLC_SF_SIZE_S_H_FIELD_SIZE 16

#define BIT_AP_APB_DC_MLC_SF_SIZE_S_V_15    (BIT_(31))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_V_14    (BIT_(30))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_V_13    (BIT_(29))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_V_12    (BIT_(28))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_V_11    (BIT_(27))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_V_10    (BIT_(26))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_V_9    (BIT_(25))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_V_8    (BIT_(24))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_V_7    (BIT_(23))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_V_6    (BIT_(22))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_V_5    (BIT_(21))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_V_4    (BIT_(20))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_V_3    (BIT_(19))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_V_2    (BIT_(18))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_V_1    (BIT_(17))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_V_0    (BIT_(16))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_H_15    (BIT_(15))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_H_14    (BIT_(14))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_H_13    (BIT_(13))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_H_12    (BIT_(12))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_H_11    (BIT_(11))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_H_10    (BIT_(10))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_H_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_H_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_H_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_H_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_H_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_H_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_H_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_H_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_H_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_SIZE_S_H_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_CROP_H_POS_S
// Register Offset : 0x8010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_CROP_H_POS_S (DC_APB_AB0_BASE_ADDR + (0x8010<<0))
#define MLC_SF_CROP_H_POS_S_END_FIELD_OFFSET 16
#define MLC_SF_CROP_H_POS_S_END_FIELD_SIZE 16
#define MLC_SF_CROP_H_POS_S_START_FIELD_OFFSET 0
#define MLC_SF_CROP_H_POS_S_START_FIELD_SIZE 16

#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_END_15    (BIT_(31))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_END_14    (BIT_(30))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_END_13    (BIT_(29))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_END_12    (BIT_(28))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_END_11    (BIT_(27))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_END_10    (BIT_(26))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_END_9    (BIT_(25))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_END_8    (BIT_(24))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_END_7    (BIT_(23))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_END_6    (BIT_(22))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_END_5    (BIT_(21))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_END_4    (BIT_(20))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_END_3    (BIT_(19))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_END_2    (BIT_(18))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_END_1    (BIT_(17))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_END_0    (BIT_(16))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_START_15    (BIT_(15))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_START_14    (BIT_(14))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_START_13    (BIT_(13))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_START_12    (BIT_(12))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_START_11    (BIT_(11))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_START_10    (BIT_(10))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_START_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_START_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_START_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_START_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_START_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_START_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_START_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_START_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_START_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_CROP_H_POS_S_START_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_CROP_V_POS_S
// Register Offset : 0x8014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_CROP_V_POS_S (DC_APB_AB0_BASE_ADDR + (0x8014<<0))
#define MLC_SF_CROP_V_POS_S_END_FIELD_OFFSET 16
#define MLC_SF_CROP_V_POS_S_END_FIELD_SIZE 16
#define MLC_SF_CROP_V_POS_S_START_FIELD_OFFSET 0
#define MLC_SF_CROP_V_POS_S_START_FIELD_SIZE 16

#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_END_15    (BIT_(31))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_END_14    (BIT_(30))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_END_13    (BIT_(29))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_END_12    (BIT_(28))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_END_11    (BIT_(27))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_END_10    (BIT_(26))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_END_9    (BIT_(25))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_END_8    (BIT_(24))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_END_7    (BIT_(23))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_END_6    (BIT_(22))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_END_5    (BIT_(21))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_END_4    (BIT_(20))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_END_3    (BIT_(19))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_END_2    (BIT_(18))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_END_1    (BIT_(17))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_END_0    (BIT_(16))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_START_15    (BIT_(15))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_START_14    (BIT_(14))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_START_13    (BIT_(13))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_START_12    (BIT_(12))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_START_11    (BIT_(11))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_START_10    (BIT_(10))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_START_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_START_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_START_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_START_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_START_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_START_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_START_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_START_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_START_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_CROP_V_POS_S_START_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_G_ALPHA_S
// Register Offset : 0x8018
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_G_ALPHA_S (DC_APB_AB0_BASE_ADDR + (0x8018<<0))
#define MLC_SF_G_ALPHA_S_A_FIELD_OFFSET 0
#define MLC_SF_G_ALPHA_S_A_FIELD_SIZE 8

#define BIT_AP_APB_DC_MLC_SF_G_ALPHA_S_A_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_G_ALPHA_S_A_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_G_ALPHA_S_A_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_G_ALPHA_S_A_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_G_ALPHA_S_A_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_G_ALPHA_S_A_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_G_ALPHA_S_A_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_G_ALPHA_S_A_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_CKEY_ALPHA_S
// Register Offset : 0x801c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_CKEY_ALPHA_S (DC_APB_AB0_BASE_ADDR + (0x801c<<0))
#define MLC_SF_CKEY_ALPHA_S_A_FIELD_OFFSET 0
#define MLC_SF_CKEY_ALPHA_S_A_FIELD_SIZE 8

#define BIT_AP_APB_DC_MLC_SF_CKEY_ALPHA_S_A_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_CKEY_ALPHA_S_A_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_CKEY_ALPHA_S_A_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_CKEY_ALPHA_S_A_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_CKEY_ALPHA_S_A_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_CKEY_ALPHA_S_A_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_CKEY_ALPHA_S_A_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_CKEY_ALPHA_S_A_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_CKEY_R_LV_S
// Register Offset : 0x8020
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_CKEY_R_LV_S (DC_APB_AB0_BASE_ADDR + (0x8020<<0))
#define MLC_SF_CKEY_R_LV_S_UP_FIELD_OFFSET 16
#define MLC_SF_CKEY_R_LV_S_UP_FIELD_SIZE 10
#define MLC_SF_CKEY_R_LV_S_DN_FIELD_OFFSET 0
#define MLC_SF_CKEY_R_LV_S_DN_FIELD_SIZE 10

#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_UP_9    (BIT_(25))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_UP_8    (BIT_(24))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_UP_7    (BIT_(23))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_UP_6    (BIT_(22))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_UP_5    (BIT_(21))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_UP_4    (BIT_(20))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_UP_3    (BIT_(19))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_UP_2    (BIT_(18))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_UP_1    (BIT_(17))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_UP_0    (BIT_(16))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_DN_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_DN_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_DN_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_DN_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_DN_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_DN_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_DN_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_DN_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_DN_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_CKEY_R_LV_S_DN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_CKEY_G_LV_S
// Register Offset : 0x8024
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_CKEY_G_LV_S (DC_APB_AB0_BASE_ADDR + (0x8024<<0))
#define MLC_SF_CKEY_G_LV_S_UP_FIELD_OFFSET 16
#define MLC_SF_CKEY_G_LV_S_UP_FIELD_SIZE 10
#define MLC_SF_CKEY_G_LV_S_DN_FIELD_OFFSET 0
#define MLC_SF_CKEY_G_LV_S_DN_FIELD_SIZE 10

#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_UP_9    (BIT_(25))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_UP_8    (BIT_(24))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_UP_7    (BIT_(23))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_UP_6    (BIT_(22))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_UP_5    (BIT_(21))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_UP_4    (BIT_(20))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_UP_3    (BIT_(19))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_UP_2    (BIT_(18))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_UP_1    (BIT_(17))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_UP_0    (BIT_(16))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_DN_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_DN_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_DN_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_DN_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_DN_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_DN_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_DN_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_DN_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_DN_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_CKEY_G_LV_S_DN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_CKEY_B_LV_S
// Register Offset : 0x8028
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_CKEY_B_LV_S (DC_APB_AB0_BASE_ADDR + (0x8028<<0))
#define MLC_SF_CKEY_B_LV_S_UP_FIELD_OFFSET 16
#define MLC_SF_CKEY_B_LV_S_UP_FIELD_SIZE 10
#define MLC_SF_CKEY_B_LV_S_DN_FIELD_OFFSET 0
#define MLC_SF_CKEY_B_LV_S_DN_FIELD_SIZE 10

#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_UP_9    (BIT_(25))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_UP_8    (BIT_(24))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_UP_7    (BIT_(23))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_UP_6    (BIT_(22))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_UP_5    (BIT_(21))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_UP_4    (BIT_(20))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_UP_3    (BIT_(19))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_UP_2    (BIT_(18))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_UP_1    (BIT_(17))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_UP_0    (BIT_(16))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_DN_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_DN_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_DN_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_DN_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_DN_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_DN_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_DN_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_DN_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_DN_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_CKEY_B_LV_S_DN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_SF_AFLU_TIME_S
// Register Offset : 0x802c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_SF_AFLU_TIME_S (DC_APB_AB0_BASE_ADDR + (0x802c<<0))
#define MLC_SF_AFLU_TIME_S_TIMER_FIELD_OFFSET 0
#define MLC_SF_AFLU_TIME_S_TIMER_FIELD_SIZE 32

#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_31    (BIT_(31))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_30    (BIT_(30))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_29    (BIT_(29))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_28    (BIT_(28))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_27    (BIT_(27))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_26    (BIT_(26))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_25    (BIT_(25))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_24    (BIT_(24))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_23    (BIT_(23))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_22    (BIT_(22))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_21    (BIT_(21))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_20    (BIT_(20))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_19    (BIT_(19))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_18    (BIT_(18))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_17    (BIT_(17))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_16    (BIT_(16))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_15    (BIT_(15))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_14    (BIT_(14))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_13    (BIT_(13))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_12    (BIT_(12))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_11    (BIT_(11))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_10    (BIT_(10))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_SF_AFLU_TIME_S_TIMER_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_PATH_CTRL_S
// Register Offset : 0x8200
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_PATH_CTRL_S (DC_APB_AB0_BASE_ADDR + (0x8200<<0))
#define MLC_PATH_CTRL_S_ALPHA_BLD_IDX_FIELD_OFFSET 16
#define MLC_PATH_CTRL_S_ALPHA_BLD_IDX_FIELD_SIZE 4
#define MLC_PATH_CTRL_S_LAYER_OUT_IDX_FIELD_OFFSET 0
#define MLC_PATH_CTRL_S_LAYER_OUT_IDX_FIELD_SIZE 4

#define BIT_AP_APB_DC_MLC_PATH_CTRL_S_ALPHA_BLD_IDX_3    (BIT_(19))
#define BIT_AP_APB_DC_MLC_PATH_CTRL_S_ALPHA_BLD_IDX_2    (BIT_(18))
#define BIT_AP_APB_DC_MLC_PATH_CTRL_S_ALPHA_BLD_IDX_1    (BIT_(17))
#define BIT_AP_APB_DC_MLC_PATH_CTRL_S_ALPHA_BLD_IDX_0    (BIT_(16))
#define BIT_AP_APB_DC_MLC_PATH_CTRL_S_LAYER_OUT_IDX_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_PATH_CTRL_S_LAYER_OUT_IDX_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_PATH_CTRL_S_LAYER_OUT_IDX_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_PATH_CTRL_S_LAYER_OUT_IDX_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_BG_CTRL_S
// Register Offset : 0x8220
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_BG_CTRL_S (DC_APB_AB0_BASE_ADDR + (0x8220<<0))
#define MLC_BG_CTRL_S_BG_A_FIELD_OFFSET 8
#define MLC_BG_CTRL_S_BG_A_FIELD_SIZE 8
#define MLC_BG_CTRL_S_AFLU_EN_FIELD_OFFSET 7
#define MLC_BG_CTRL_S_AFLU_EN_FIELD_SIZE 1
#define MLC_BG_CTRL_S_FSTART_SEL_FIELD_OFFSET 4
#define MLC_BG_CTRL_S_FSTART_SEL_FIELD_SIZE 3
#define MLC_BG_CTRL_S_BG_A_SEL_FIELD_OFFSET 2
#define MLC_BG_CTRL_S_BG_A_SEL_FIELD_SIZE 1
#define MLC_BG_CTRL_S_BG_EN_FIELD_OFFSET 1
#define MLC_BG_CTRL_S_BG_EN_FIELD_SIZE 1
#define MLC_BG_CTRL_S_ALPHA_BLD_BYPS_FIELD_OFFSET 0
#define MLC_BG_CTRL_S_ALPHA_BLD_BYPS_FIELD_SIZE 1

#define BIT_AP_APB_DC_MLC_BG_CTRL_S_BG_A_7    (BIT_(15))
#define BIT_AP_APB_DC_MLC_BG_CTRL_S_BG_A_6    (BIT_(14))
#define BIT_AP_APB_DC_MLC_BG_CTRL_S_BG_A_5    (BIT_(13))
#define BIT_AP_APB_DC_MLC_BG_CTRL_S_BG_A_4    (BIT_(12))
#define BIT_AP_APB_DC_MLC_BG_CTRL_S_BG_A_3    (BIT_(11))
#define BIT_AP_APB_DC_MLC_BG_CTRL_S_BG_A_2    (BIT_(10))
#define BIT_AP_APB_DC_MLC_BG_CTRL_S_BG_A_1    (BIT_(9))
#define BIT_AP_APB_DC_MLC_BG_CTRL_S_BG_A_0    (BIT_(8))
#define BIT_AP_APB_DC_MLC_BG_CTRL_S_AFLU_EN    (BIT_(7))
#define BIT_AP_APB_DC_MLC_BG_CTRL_S_FSTART_SEL_2    (BIT_(6))
#define BIT_AP_APB_DC_MLC_BG_CTRL_S_FSTART_SEL_1    (BIT_(5))
#define BIT_AP_APB_DC_MLC_BG_CTRL_S_FSTART_SEL_0    (BIT_(4))
#define BIT_AP_APB_DC_MLC_BG_CTRL_S_BG_A_SEL    (BIT_(2))
#define BIT_AP_APB_DC_MLC_BG_CTRL_S_BG_EN    (BIT_(1))
#define BIT_AP_APB_DC_MLC_BG_CTRL_S_ALPHA_BLD_BYPS    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_BG_COLOR_S
// Register Offset : 0x8224
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_BG_COLOR_S (DC_APB_AB0_BASE_ADDR + (0x8224<<0))
#define MLC_BG_COLOR_S_R_FIELD_OFFSET 20
#define MLC_BG_COLOR_S_R_FIELD_SIZE 10
#define MLC_BG_COLOR_S_G_FIELD_OFFSET 10
#define MLC_BG_COLOR_S_G_FIELD_SIZE 10
#define MLC_BG_COLOR_S_B_FIELD_OFFSET 0
#define MLC_BG_COLOR_S_B_FIELD_SIZE 10

#define BIT_AP_APB_DC_MLC_BG_COLOR_S_R_9    (BIT_(29))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_R_8    (BIT_(28))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_R_7    (BIT_(27))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_R_6    (BIT_(26))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_R_5    (BIT_(25))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_R_4    (BIT_(24))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_R_3    (BIT_(23))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_R_2    (BIT_(22))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_R_1    (BIT_(21))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_R_0    (BIT_(20))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_G_9    (BIT_(19))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_G_8    (BIT_(18))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_G_7    (BIT_(17))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_G_6    (BIT_(16))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_G_5    (BIT_(15))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_G_4    (BIT_(14))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_G_3    (BIT_(13))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_G_2    (BIT_(12))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_G_1    (BIT_(11))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_G_0    (BIT_(10))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_B_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_B_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_B_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_B_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_B_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_B_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_B_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_B_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_B_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_BG_COLOR_S_B_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_BG_AFLU_TIME_S
// Register Offset : 0x8228
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_BG_AFLU_TIME_S (DC_APB_AB0_BASE_ADDR + (0x8228<<0))
#define MLC_BG_AFLU_TIME_S_TIMER_FIELD_OFFSET 0
#define MLC_BG_AFLU_TIME_S_TIMER_FIELD_SIZE 32

#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_31    (BIT_(31))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_30    (BIT_(30))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_29    (BIT_(29))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_28    (BIT_(28))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_27    (BIT_(27))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_26    (BIT_(26))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_25    (BIT_(25))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_24    (BIT_(24))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_23    (BIT_(23))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_22    (BIT_(22))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_21    (BIT_(21))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_20    (BIT_(20))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_19    (BIT_(19))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_18    (BIT_(18))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_17    (BIT_(17))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_16    (BIT_(16))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_15    (BIT_(15))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_14    (BIT_(14))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_13    (BIT_(13))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_12    (BIT_(12))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_11    (BIT_(11))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_10    (BIT_(10))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_BG_AFLU_TIME_S_TIMER_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_CANVAS_COLOR_S
// Register Offset : 0x8230
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_CANVAS_COLOR_S (DC_APB_AB0_BASE_ADDR + (0x8230<<0))
#define MLC_CANVAS_COLOR_S_R_FIELD_OFFSET 20
#define MLC_CANVAS_COLOR_S_R_FIELD_SIZE 10
#define MLC_CANVAS_COLOR_S_G_FIELD_OFFSET 10
#define MLC_CANVAS_COLOR_S_G_FIELD_SIZE 10
#define MLC_CANVAS_COLOR_S_B_FIELD_OFFSET 0
#define MLC_CANVAS_COLOR_S_B_FIELD_SIZE 10

#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_R_9    (BIT_(29))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_R_8    (BIT_(28))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_R_7    (BIT_(27))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_R_6    (BIT_(26))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_R_5    (BIT_(25))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_R_4    (BIT_(24))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_R_3    (BIT_(23))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_R_2    (BIT_(22))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_R_1    (BIT_(21))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_R_0    (BIT_(20))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_G_9    (BIT_(19))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_G_8    (BIT_(18))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_G_7    (BIT_(17))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_G_6    (BIT_(16))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_G_5    (BIT_(15))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_G_4    (BIT_(14))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_G_3    (BIT_(13))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_G_2    (BIT_(12))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_G_1    (BIT_(11))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_G_0    (BIT_(10))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_B_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_B_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_B_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_B_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_B_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_B_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_B_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_B_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_B_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_CANVAS_COLOR_S_B_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_CLK_RATIO_S
// Register Offset : 0x8234
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_CLK_RATIO_S (DC_APB_AB0_BASE_ADDR + (0x8234<<0))
#define MLC_CLK_RATIO_S_RATIO_FIELD_OFFSET 0
#define MLC_CLK_RATIO_S_RATIO_FIELD_SIZE 16

#define BIT_AP_APB_DC_MLC_CLK_RATIO_S_RATIO_15    (BIT_(15))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_S_RATIO_14    (BIT_(14))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_S_RATIO_13    (BIT_(13))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_S_RATIO_12    (BIT_(12))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_S_RATIO_11    (BIT_(11))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_S_RATIO_10    (BIT_(10))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_S_RATIO_9    (BIT_(9))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_S_RATIO_8    (BIT_(8))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_S_RATIO_7    (BIT_(7))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_S_RATIO_6    (BIT_(6))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_S_RATIO_5    (BIT_(5))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_S_RATIO_4    (BIT_(4))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_S_RATIO_3    (BIT_(3))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_S_RATIO_2    (BIT_(2))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_S_RATIO_1    (BIT_(1))
#define BIT_AP_APB_DC_MLC_CLK_RATIO_S_RATIO_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_INT_MASK_S
// Register Offset : 0x8240
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_INT_MASK_S (DC_APB_AB0_BASE_ADDR + (0x8240<<0))
#define MLC_INT_MASK_S_ERR_LAYER_5_FIELD_OFFSET 12
#define MLC_INT_MASK_S_ERR_LAYER_5_FIELD_SIZE 1
#define MLC_INT_MASK_S_ERR_LAYER_4_FIELD_OFFSET 11
#define MLC_INT_MASK_S_ERR_LAYER_4_FIELD_SIZE 1
#define MLC_INT_MASK_S_ERR_LAYER_3_FIELD_OFFSET 10
#define MLC_INT_MASK_S_ERR_LAYER_3_FIELD_SIZE 1
#define MLC_INT_MASK_S_ERR_LAYER_2_FIELD_OFFSET 9
#define MLC_INT_MASK_S_ERR_LAYER_2_FIELD_SIZE 1
#define MLC_INT_MASK_S_ERR_LAYER_1_FIELD_OFFSET 8
#define MLC_INT_MASK_S_ERR_LAYER_1_FIELD_SIZE 1
#define MLC_INT_MASK_S_ERR_LAYER_0_FIELD_OFFSET 7
#define MLC_INT_MASK_S_ERR_LAYER_0_FIELD_SIZE 1
#define MLC_INT_MASK_S_FLU_LAYER_5_FIELD_OFFSET 6
#define MLC_INT_MASK_S_FLU_LAYER_5_FIELD_SIZE 1
#define MLC_INT_MASK_S_FLU_LAYER_4_FIELD_OFFSET 5
#define MLC_INT_MASK_S_FLU_LAYER_4_FIELD_SIZE 1
#define MLC_INT_MASK_S_FLU_LAYER_3_FIELD_OFFSET 4
#define MLC_INT_MASK_S_FLU_LAYER_3_FIELD_SIZE 1
#define MLC_INT_MASK_S_FLU_LAYER_2_FIELD_OFFSET 3
#define MLC_INT_MASK_S_FLU_LAYER_2_FIELD_SIZE 1
#define MLC_INT_MASK_S_FLU_LAYER_1_FIELD_OFFSET 2
#define MLC_INT_MASK_S_FLU_LAYER_1_FIELD_SIZE 1
#define MLC_INT_MASK_S_FLU_LAYER_0_FIELD_OFFSET 1
#define MLC_INT_MASK_S_FLU_LAYER_0_FIELD_SIZE 1
#define MLC_INT_MASK_S_FRM_END_FIELD_OFFSET 0
#define MLC_INT_MASK_S_FRM_END_FIELD_SIZE 1

#define BIT_AP_APB_DC_MLC_INT_MASK_S_ERR_LAYER_5    (BIT_(12))
#define BIT_AP_APB_DC_MLC_INT_MASK_S_ERR_LAYER_4    (BIT_(11))
#define BIT_AP_APB_DC_MLC_INT_MASK_S_ERR_LAYER_3    (BIT_(10))
#define BIT_AP_APB_DC_MLC_INT_MASK_S_ERR_LAYER_2    (BIT_(9))
#define BIT_AP_APB_DC_MLC_INT_MASK_S_ERR_LAYER_1    (BIT_(8))
#define BIT_AP_APB_DC_MLC_INT_MASK_S_ERR_LAYER_0    (BIT_(7))
#define BIT_AP_APB_DC_MLC_INT_MASK_S_FLU_LAYER_5    (BIT_(6))
#define BIT_AP_APB_DC_MLC_INT_MASK_S_FLU_LAYER_4    (BIT_(5))
#define BIT_AP_APB_DC_MLC_INT_MASK_S_FLU_LAYER_3    (BIT_(4))
#define BIT_AP_APB_DC_MLC_INT_MASK_S_FLU_LAYER_2    (BIT_(3))
#define BIT_AP_APB_DC_MLC_INT_MASK_S_FLU_LAYER_1    (BIT_(2))
#define BIT_AP_APB_DC_MLC_INT_MASK_S_FLU_LAYER_0    (BIT_(1))
#define BIT_AP_APB_DC_MLC_INT_MASK_S_FRM_END    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_MLC_INT_STATUS_S
// Register Offset : 0x8244
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_MLC_INT_STATUS_S (DC_APB_AB0_BASE_ADDR + (0x8244<<0))
#define MLC_INT_STATUS_S_SLOWD_LAYER_5_FIELD_OFFSET 27
#define MLC_INT_STATUS_S_SLOWD_LAYER_5_FIELD_SIZE 1
#define MLC_INT_STATUS_S_SLOWD_LAYER_4_FIELD_OFFSET 26
#define MLC_INT_STATUS_S_SLOWD_LAYER_4_FIELD_SIZE 1
#define MLC_INT_STATUS_S_SLOWD_LAYER_3_FIELD_OFFSET 25
#define MLC_INT_STATUS_S_SLOWD_LAYER_3_FIELD_SIZE 1
#define MLC_INT_STATUS_S_SLOWD_LAYER_2_FIELD_OFFSET 24
#define MLC_INT_STATUS_S_SLOWD_LAYER_2_FIELD_SIZE 1
#define MLC_INT_STATUS_S_SLOWD_LAYER_1_FIELD_OFFSET 23
#define MLC_INT_STATUS_S_SLOWD_LAYER_1_FIELD_SIZE 1
#define MLC_INT_STATUS_S_SLOWD_LAYER_0_FIELD_OFFSET 22
#define MLC_INT_STATUS_S_SLOWD_LAYER_0_FIELD_SIZE 1
#define MLC_INT_STATUS_S_CROP_ERR_LAYER_5_FIELD_OFFSET 21
#define MLC_INT_STATUS_S_CROP_ERR_LAYER_5_FIELD_SIZE 1
#define MLC_INT_STATUS_S_CROP_ERR_LAYER_4_FIELD_OFFSET 20
#define MLC_INT_STATUS_S_CROP_ERR_LAYER_4_FIELD_SIZE 1
#define MLC_INT_STATUS_S_CROP_ERR_LAYER_3_FIELD_OFFSET 19
#define MLC_INT_STATUS_S_CROP_ERR_LAYER_3_FIELD_SIZE 1
#define MLC_INT_STATUS_S_CROP_ERR_LAYER_2_FIELD_OFFSET 18
#define MLC_INT_STATUS_S_CROP_ERR_LAYER_2_FIELD_SIZE 1
#define MLC_INT_STATUS_S_CROP_ERR_LAYER_1_FIELD_OFFSET 17
#define MLC_INT_STATUS_S_CROP_ERR_LAYER_1_FIELD_SIZE 1
#define MLC_INT_STATUS_S_CROP_ERR_LAYER_0_FIELD_OFFSET 16
#define MLC_INT_STATUS_S_CROP_ERR_LAYER_0_FIELD_SIZE 1
#define MLC_INT_STATUS_S_ERR_LAYER_5_FIELD_OFFSET 12
#define MLC_INT_STATUS_S_ERR_LAYER_5_FIELD_SIZE 1
#define MLC_INT_STATUS_S_ERR_LAYER_4_FIELD_OFFSET 11
#define MLC_INT_STATUS_S_ERR_LAYER_4_FIELD_SIZE 1
#define MLC_INT_STATUS_S_ERR_LAYER_3_FIELD_OFFSET 10
#define MLC_INT_STATUS_S_ERR_LAYER_3_FIELD_SIZE 1
#define MLC_INT_STATUS_S_ERR_LAYER_2_FIELD_OFFSET 9
#define MLC_INT_STATUS_S_ERR_LAYER_2_FIELD_SIZE 1
#define MLC_INT_STATUS_S_ERR_LAYER_1_FIELD_OFFSET 8
#define MLC_INT_STATUS_S_ERR_LAYER_1_FIELD_SIZE 1
#define MLC_INT_STATUS_S_ERR_LAYER_0_FIELD_OFFSET 7
#define MLC_INT_STATUS_S_ERR_LAYER_0_FIELD_SIZE 1
#define MLC_INT_STATUS_S_FLU_LAYER_5_FIELD_OFFSET 6
#define MLC_INT_STATUS_S_FLU_LAYER_5_FIELD_SIZE 1
#define MLC_INT_STATUS_S_FLU_LAYER_4_FIELD_OFFSET 5
#define MLC_INT_STATUS_S_FLU_LAYER_4_FIELD_SIZE 1
#define MLC_INT_STATUS_S_FLU_LAYER_3_FIELD_OFFSET 4
#define MLC_INT_STATUS_S_FLU_LAYER_3_FIELD_SIZE 1
#define MLC_INT_STATUS_S_FLU_LAYER_2_FIELD_OFFSET 3
#define MLC_INT_STATUS_S_FLU_LAYER_2_FIELD_SIZE 1
#define MLC_INT_STATUS_S_FLU_LAYER_1_FIELD_OFFSET 2
#define MLC_INT_STATUS_S_FLU_LAYER_1_FIELD_SIZE 1
#define MLC_INT_STATUS_S_FLU_LAYER_0_FIELD_OFFSET 1
#define MLC_INT_STATUS_S_FLU_LAYER_0_FIELD_SIZE 1
#define MLC_INT_STATUS_S_FRM_END_FIELD_OFFSET 0
#define MLC_INT_STATUS_S_FRM_END_FIELD_SIZE 1

#define BIT_AP_APB_DC_MLC_INT_STATUS_S_SLOWD_LAYER_5    (BIT_(27))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_SLOWD_LAYER_4    (BIT_(26))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_SLOWD_LAYER_3    (BIT_(25))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_SLOWD_LAYER_2    (BIT_(24))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_SLOWD_LAYER_1    (BIT_(23))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_SLOWD_LAYER_0    (BIT_(22))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_CROP_ERR_LAYER_5    (BIT_(21))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_CROP_ERR_LAYER_4    (BIT_(20))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_CROP_ERR_LAYER_3    (BIT_(19))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_CROP_ERR_LAYER_2    (BIT_(18))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_CROP_ERR_LAYER_1    (BIT_(17))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_CROP_ERR_LAYER_0    (BIT_(16))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_ERR_LAYER_5    (BIT_(12))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_ERR_LAYER_4    (BIT_(11))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_ERR_LAYER_3    (BIT_(10))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_ERR_LAYER_2    (BIT_(9))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_ERR_LAYER_1    (BIT_(8))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_ERR_LAYER_0    (BIT_(7))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_FLU_LAYER_5    (BIT_(6))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_FLU_LAYER_4    (BIT_(5))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_FLU_LAYER_3    (BIT_(4))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_FLU_LAYER_2    (BIT_(3))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_FLU_LAYER_1    (BIT_(2))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_FLU_LAYER_0    (BIT_(1))
#define BIT_AP_APB_DC_MLC_INT_STATUS_S_FRM_END    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_TCON_H_PARA_1
// Register Offset : 0x9000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_TCON_H_PARA_1 (DC_APB_AB0_BASE_ADDR + (0x9000<<0))
#define TCON_H_PARA_1_HACT_FIELD_OFFSET 16
#define TCON_H_PARA_1_HACT_FIELD_SIZE 16
#define TCON_H_PARA_1_HTOL_FIELD_OFFSET 0
#define TCON_H_PARA_1_HTOL_FIELD_SIZE 16

#define BIT_AP_APB_DC_TCON_H_PARA_1_HACT_15    (BIT_(31))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HACT_14    (BIT_(30))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HACT_13    (BIT_(29))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HACT_12    (BIT_(28))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HACT_11    (BIT_(27))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HACT_10    (BIT_(26))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HACT_9    (BIT_(25))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HACT_8    (BIT_(24))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HACT_7    (BIT_(23))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HACT_6    (BIT_(22))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HACT_5    (BIT_(21))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HACT_4    (BIT_(20))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HACT_3    (BIT_(19))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HACT_2    (BIT_(18))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HACT_1    (BIT_(17))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HACT_0    (BIT_(16))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HTOL_15    (BIT_(15))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HTOL_14    (BIT_(14))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HTOL_13    (BIT_(13))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HTOL_12    (BIT_(12))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HTOL_11    (BIT_(11))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HTOL_10    (BIT_(10))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HTOL_9    (BIT_(9))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HTOL_8    (BIT_(8))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HTOL_7    (BIT_(7))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HTOL_6    (BIT_(6))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HTOL_5    (BIT_(5))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HTOL_4    (BIT_(4))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HTOL_3    (BIT_(3))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HTOL_2    (BIT_(2))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HTOL_1    (BIT_(1))
#define BIT_AP_APB_DC_TCON_H_PARA_1_HTOL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_TCON_H_PARA_2
// Register Offset : 0x9004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_TCON_H_PARA_2 (DC_APB_AB0_BASE_ADDR + (0x9004<<0))
#define TCON_H_PARA_2_HSBP_FIELD_OFFSET 16
#define TCON_H_PARA_2_HSBP_FIELD_SIZE 16
#define TCON_H_PARA_2_HSYNC_FIELD_OFFSET 0
#define TCON_H_PARA_2_HSYNC_FIELD_SIZE 16

#define BIT_AP_APB_DC_TCON_H_PARA_2_HSBP_15    (BIT_(31))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSBP_14    (BIT_(30))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSBP_13    (BIT_(29))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSBP_12    (BIT_(28))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSBP_11    (BIT_(27))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSBP_10    (BIT_(26))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSBP_9    (BIT_(25))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSBP_8    (BIT_(24))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSBP_7    (BIT_(23))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSBP_6    (BIT_(22))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSBP_5    (BIT_(21))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSBP_4    (BIT_(20))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSBP_3    (BIT_(19))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSBP_2    (BIT_(18))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSBP_1    (BIT_(17))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSBP_0    (BIT_(16))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSYNC_15    (BIT_(15))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSYNC_14    (BIT_(14))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSYNC_13    (BIT_(13))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSYNC_12    (BIT_(12))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSYNC_11    (BIT_(11))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSYNC_10    (BIT_(10))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSYNC_9    (BIT_(9))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSYNC_8    (BIT_(8))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSYNC_7    (BIT_(7))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSYNC_6    (BIT_(6))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSYNC_5    (BIT_(5))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSYNC_4    (BIT_(4))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSYNC_3    (BIT_(3))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSYNC_2    (BIT_(2))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSYNC_1    (BIT_(1))
#define BIT_AP_APB_DC_TCON_H_PARA_2_HSYNC_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_TCON_V_PARA_1
// Register Offset : 0x9008
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_TCON_V_PARA_1 (DC_APB_AB0_BASE_ADDR + (0x9008<<0))
#define TCON_V_PARA_1_VACT_FIELD_OFFSET 16
#define TCON_V_PARA_1_VACT_FIELD_SIZE 16
#define TCON_V_PARA_1_VTOL_FIELD_OFFSET 0
#define TCON_V_PARA_1_VTOL_FIELD_SIZE 16

#define BIT_AP_APB_DC_TCON_V_PARA_1_VACT_15    (BIT_(31))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VACT_14    (BIT_(30))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VACT_13    (BIT_(29))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VACT_12    (BIT_(28))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VACT_11    (BIT_(27))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VACT_10    (BIT_(26))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VACT_9    (BIT_(25))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VACT_8    (BIT_(24))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VACT_7    (BIT_(23))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VACT_6    (BIT_(22))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VACT_5    (BIT_(21))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VACT_4    (BIT_(20))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VACT_3    (BIT_(19))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VACT_2    (BIT_(18))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VACT_1    (BIT_(17))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VACT_0    (BIT_(16))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VTOL_15    (BIT_(15))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VTOL_14    (BIT_(14))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VTOL_13    (BIT_(13))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VTOL_12    (BIT_(12))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VTOL_11    (BIT_(11))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VTOL_10    (BIT_(10))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VTOL_9    (BIT_(9))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VTOL_8    (BIT_(8))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VTOL_7    (BIT_(7))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VTOL_6    (BIT_(6))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VTOL_5    (BIT_(5))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VTOL_4    (BIT_(4))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VTOL_3    (BIT_(3))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VTOL_2    (BIT_(2))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VTOL_1    (BIT_(1))
#define BIT_AP_APB_DC_TCON_V_PARA_1_VTOL_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_TCON_V_PARA_2
// Register Offset : 0x900c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_TCON_V_PARA_2 (DC_APB_AB0_BASE_ADDR + (0x900c<<0))
#define TCON_V_PARA_2_VSBP_FIELD_OFFSET 16
#define TCON_V_PARA_2_VSBP_FIELD_SIZE 16
#define TCON_V_PARA_2_VSYNC_FIELD_OFFSET 0
#define TCON_V_PARA_2_VSYNC_FIELD_SIZE 16

#define BIT_AP_APB_DC_TCON_V_PARA_2_VSBP_15    (BIT_(31))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSBP_14    (BIT_(30))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSBP_13    (BIT_(29))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSBP_12    (BIT_(28))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSBP_11    (BIT_(27))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSBP_10    (BIT_(26))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSBP_9    (BIT_(25))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSBP_8    (BIT_(24))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSBP_7    (BIT_(23))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSBP_6    (BIT_(22))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSBP_5    (BIT_(21))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSBP_4    (BIT_(20))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSBP_3    (BIT_(19))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSBP_2    (BIT_(18))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSBP_1    (BIT_(17))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSBP_0    (BIT_(16))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSYNC_15    (BIT_(15))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSYNC_14    (BIT_(14))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSYNC_13    (BIT_(13))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSYNC_12    (BIT_(12))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSYNC_11    (BIT_(11))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSYNC_10    (BIT_(10))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSYNC_9    (BIT_(9))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSYNC_8    (BIT_(8))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSYNC_7    (BIT_(7))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSYNC_6    (BIT_(6))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSYNC_5    (BIT_(5))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSYNC_4    (BIT_(4))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSYNC_3    (BIT_(3))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSYNC_2    (BIT_(2))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSYNC_1    (BIT_(1))
#define BIT_AP_APB_DC_TCON_V_PARA_2_VSYNC_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_TCON_CTRL
// Register Offset : 0x9010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_TCON_CTRL (DC_APB_AB0_BASE_ADDR + (0x9010<<0))
#define TCON_CTRL_PIX_SCR_FIELD_OFFSET 6
#define TCON_CTRL_PIX_SCR_FIELD_SIZE 2
#define TCON_CTRL_DSP_CLK_EN_FIELD_OFFSET 5
#define TCON_CTRL_DSP_CLK_EN_FIELD_SIZE 1
#define TCON_CTRL_DSP_CLK_POL_FIELD_OFFSET 4
#define TCON_CTRL_DSP_CLK_POL_FIELD_SIZE 1
#define TCON_CTRL_DE_POL_FIELD_OFFSET 3
#define TCON_CTRL_DE_POL_FIELD_SIZE 1
#define TCON_CTRL_VSYNC_POL_FIELD_OFFSET 2
#define TCON_CTRL_VSYNC_POL_FIELD_SIZE 1
#define TCON_CTRL_HSYNC_POL_FIELD_OFFSET 1
#define TCON_CTRL_HSYNC_POL_FIELD_SIZE 1
#define TCON_CTRL_EN_FIELD_OFFSET 0
#define TCON_CTRL_EN_FIELD_SIZE 1

#define BIT_AP_APB_DC_TCON_CTRL_PIX_SCR_1    (BIT_(7))
#define BIT_AP_APB_DC_TCON_CTRL_PIX_SCR_0    (BIT_(6))
#define BIT_AP_APB_DC_TCON_CTRL_DSP_CLK_EN    (BIT_(5))
#define BIT_AP_APB_DC_TCON_CTRL_DSP_CLK_POL    (BIT_(4))
#define BIT_AP_APB_DC_TCON_CTRL_DE_POL    (BIT_(3))
#define BIT_AP_APB_DC_TCON_CTRL_VSYNC_POL    (BIT_(2))
#define BIT_AP_APB_DC_TCON_CTRL_HSYNC_POL    (BIT_(1))
#define BIT_AP_APB_DC_TCON_CTRL_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_TCON_LAYER_KICK_COOR
// Register Offset : 0x9020
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_TCON_LAYER_KICK_COOR (DC_APB_AB0_BASE_ADDR + (0x9020<<0))
#define TCON_LAYER_KICK_COOR_Y_FIELD_OFFSET 16
#define TCON_LAYER_KICK_COOR_Y_FIELD_SIZE 16
#define TCON_LAYER_KICK_COOR_X_FIELD_OFFSET 0
#define TCON_LAYER_KICK_COOR_X_FIELD_SIZE 16

#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_Y_15    (BIT_(31))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_Y_14    (BIT_(30))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_Y_13    (BIT_(29))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_Y_12    (BIT_(28))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_Y_11    (BIT_(27))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_Y_10    (BIT_(26))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_Y_9    (BIT_(25))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_Y_8    (BIT_(24))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_Y_7    (BIT_(23))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_Y_6    (BIT_(22))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_Y_5    (BIT_(21))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_Y_4    (BIT_(20))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_Y_3    (BIT_(19))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_Y_2    (BIT_(18))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_Y_1    (BIT_(17))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_Y_0    (BIT_(16))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_X_15    (BIT_(15))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_X_14    (BIT_(14))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_X_13    (BIT_(13))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_X_12    (BIT_(12))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_X_11    (BIT_(11))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_X_10    (BIT_(10))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_X_9    (BIT_(9))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_X_8    (BIT_(8))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_X_7    (BIT_(7))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_X_6    (BIT_(6))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_X_5    (BIT_(5))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_X_4    (BIT_(4))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_X_3    (BIT_(3))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_X_2    (BIT_(2))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_X_1    (BIT_(1))
#define BIT_AP_APB_DC_TCON_LAYER_KICK_COOR_X_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_TCON_LAYER_KICK_EN
// Register Offset : 0x9024
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_TCON_LAYER_KICK_EN (DC_APB_AB0_BASE_ADDR + (0x9024<<0))
#define TCON_LAYER_KICK_EN_ENABLE_FIELD_OFFSET 0
#define TCON_LAYER_KICK_EN_ENABLE_FIELD_SIZE 1

#define BIT_AP_APB_DC_TCON_LAYER_KICK_EN_ENABLE    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_TCON_UNDERRUN_CNT
// Register Offset : 0x9100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_TCON_UNDERRUN_CNT (DC_APB_AB0_BASE_ADDR + (0x9100<<0))
#define TCON_UNDERRUN_CNT_STATUS_FIELD_OFFSET 0
#define TCON_UNDERRUN_CNT_STATUS_FIELD_SIZE 32

#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_31    (BIT_(31))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_30    (BIT_(30))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_29    (BIT_(29))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_28    (BIT_(28))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_27    (BIT_(27))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_26    (BIT_(26))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_25    (BIT_(25))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_24    (BIT_(24))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_23    (BIT_(23))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_22    (BIT_(22))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_21    (BIT_(21))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_20    (BIT_(20))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_19    (BIT_(19))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_18    (BIT_(18))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_17    (BIT_(17))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_16    (BIT_(16))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_15    (BIT_(15))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_14    (BIT_(14))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_13    (BIT_(13))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_12    (BIT_(12))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_11    (BIT_(11))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_10    (BIT_(10))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_9    (BIT_(9))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_8    (BIT_(8))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_7    (BIT_(7))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_6    (BIT_(6))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_5    (BIT_(5))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_4    (BIT_(4))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_3    (BIT_(3))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_2    (BIT_(2))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_1    (BIT_(1))
#define BIT_AP_APB_DC_TCON_UNDERRUN_CNT_STATUS_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_TCON_POST_CTRL
// Register Offset : 0x9400
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_TCON_POST_CTRL (DC_APB_AB0_BASE_ADDR + (0x9400<<0))
#define TCON_POST_CTRL_EN_FIELD_OFFSET 1
#define TCON_POST_CTRL_EN_FIELD_SIZE 1
#define TCON_POST_CTRL_SYNC_SCR_FIELD_OFFSET 0
#define TCON_POST_CTRL_SYNC_SCR_FIELD_SIZE 1

#define BIT_AP_APB_DC_TCON_POST_CTRL_EN    (BIT_(1))
#define BIT_AP_APB_DC_TCON_POST_CTRL_SYNC_SCR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_TCON_POST_CH_CTRL
// Register Offset : 0x9410
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_TCON_POST_CH_CTRL (DC_APB_AB0_BASE_ADDR + (0x9410<<0))
#define TCON_POST_CH_CTRL_OUT_MODE_FIELD_OFFSET 3
#define TCON_POST_CH_CTRL_OUT_MODE_FIELD_SIZE 1
#define TCON_POST_CH_CTRL_OUT_SCR_FIELD_OFFSET 2
#define TCON_POST_CH_CTRL_OUT_SCR_FIELD_SIZE 1
#define TCON_POST_CH_CTRL_OUT_POL_FIELD_OFFSET 1
#define TCON_POST_CH_CTRL_OUT_POL_FIELD_SIZE 1
#define TCON_POST_CH_CTRL_OUT_EN_FIELD_OFFSET 0
#define TCON_POST_CH_CTRL_OUT_EN_FIELD_SIZE 1

#define BIT_AP_APB_DC_TCON_POST_CH_CTRL_OUT_MODE    (BIT_(3))
#define BIT_AP_APB_DC_TCON_POST_CH_CTRL_OUT_SCR    (BIT_(2))
#define BIT_AP_APB_DC_TCON_POST_CH_CTRL_OUT_POL    (BIT_(1))
#define BIT_AP_APB_DC_TCON_POST_CH_CTRL_OUT_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_TCON_POST_POS
// Register Offset : 0x9430
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_TCON_POST_POS (DC_APB_AB0_BASE_ADDR + (0x9430<<0))
#define TCON_POST_POS_OFF_FIELD_OFFSET 16
#define TCON_POST_POS_OFF_FIELD_SIZE 16
#define TCON_POST_POS_ON_FIELD_OFFSET 0
#define TCON_POST_POS_ON_FIELD_SIZE 16

#define BIT_AP_APB_DC_TCON_POST_POS_OFF_15    (BIT_(31))
#define BIT_AP_APB_DC_TCON_POST_POS_OFF_14    (BIT_(30))
#define BIT_AP_APB_DC_TCON_POST_POS_OFF_13    (BIT_(29))
#define BIT_AP_APB_DC_TCON_POST_POS_OFF_12    (BIT_(28))
#define BIT_AP_APB_DC_TCON_POST_POS_OFF_11    (BIT_(27))
#define BIT_AP_APB_DC_TCON_POST_POS_OFF_10    (BIT_(26))
#define BIT_AP_APB_DC_TCON_POST_POS_OFF_9    (BIT_(25))
#define BIT_AP_APB_DC_TCON_POST_POS_OFF_8    (BIT_(24))
#define BIT_AP_APB_DC_TCON_POST_POS_OFF_7    (BIT_(23))
#define BIT_AP_APB_DC_TCON_POST_POS_OFF_6    (BIT_(22))
#define BIT_AP_APB_DC_TCON_POST_POS_OFF_5    (BIT_(21))
#define BIT_AP_APB_DC_TCON_POST_POS_OFF_4    (BIT_(20))
#define BIT_AP_APB_DC_TCON_POST_POS_OFF_3    (BIT_(19))
#define BIT_AP_APB_DC_TCON_POST_POS_OFF_2    (BIT_(18))
#define BIT_AP_APB_DC_TCON_POST_POS_OFF_1    (BIT_(17))
#define BIT_AP_APB_DC_TCON_POST_POS_OFF_0    (BIT_(16))
#define BIT_AP_APB_DC_TCON_POST_POS_ON_15    (BIT_(15))
#define BIT_AP_APB_DC_TCON_POST_POS_ON_14    (BIT_(14))
#define BIT_AP_APB_DC_TCON_POST_POS_ON_13    (BIT_(13))
#define BIT_AP_APB_DC_TCON_POST_POS_ON_12    (BIT_(12))
#define BIT_AP_APB_DC_TCON_POST_POS_ON_11    (BIT_(11))
#define BIT_AP_APB_DC_TCON_POST_POS_ON_10    (BIT_(10))
#define BIT_AP_APB_DC_TCON_POST_POS_ON_9    (BIT_(9))
#define BIT_AP_APB_DC_TCON_POST_POS_ON_8    (BIT_(8))
#define BIT_AP_APB_DC_TCON_POST_POS_ON_7    (BIT_(7))
#define BIT_AP_APB_DC_TCON_POST_POS_ON_6    (BIT_(6))
#define BIT_AP_APB_DC_TCON_POST_POS_ON_5    (BIT_(5))
#define BIT_AP_APB_DC_TCON_POST_POS_ON_4    (BIT_(4))
#define BIT_AP_APB_DC_TCON_POST_POS_ON_3    (BIT_(3))
#define BIT_AP_APB_DC_TCON_POST_POS_ON_2    (BIT_(2))
#define BIT_AP_APB_DC_TCON_POST_POS_ON_1    (BIT_(1))
#define BIT_AP_APB_DC_TCON_POST_POS_ON_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_CSC_CTRL
// Register Offset : 0xa000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_CSC_CTRL (DC_APB_AB0_BASE_ADDR + (0xa000<<0))
#define DC_CSC_CTRL_ALPHA_FIELD_OFFSET 2
#define DC_CSC_CTRL_ALPHA_FIELD_SIZE 1
#define DC_CSC_CTRL_SBUP_CONV_FIELD_OFFSET 1
#define DC_CSC_CTRL_SBUP_CONV_FIELD_SIZE 1
#define DC_CSC_CTRL_BYPASS_FIELD_OFFSET 0
#define DC_CSC_CTRL_BYPASS_FIELD_SIZE 1

#define BIT_AP_APB_DC_DC_CSC_CTRL_ALPHA    (BIT_(2))
#define BIT_AP_APB_DC_DC_CSC_CTRL_SBUP_CONV    (BIT_(1))
#define BIT_AP_APB_DC_DC_CSC_CTRL_BYPASS    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_CSC_COEF1
// Register Offset : 0xa004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_CSC_COEF1 (DC_APB_AB0_BASE_ADDR + (0xa004<<0))
#define DC_CSC_COEF1_A01_FIELD_OFFSET 16
#define DC_CSC_COEF1_A01_FIELD_SIZE 14
#define DC_CSC_COEF1_A00_FIELD_OFFSET 0
#define DC_CSC_COEF1_A00_FIELD_SIZE 14

#define BIT_AP_APB_DC_DC_CSC_COEF1_A01_13    (BIT_(29))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A01_12    (BIT_(28))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A01_11    (BIT_(27))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A01_10    (BIT_(26))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A01_9    (BIT_(25))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A01_8    (BIT_(24))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A01_7    (BIT_(23))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A01_6    (BIT_(22))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A01_5    (BIT_(21))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A01_4    (BIT_(20))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A01_3    (BIT_(19))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A01_2    (BIT_(18))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A01_1    (BIT_(17))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A01_0    (BIT_(16))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A00_13    (BIT_(13))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A00_12    (BIT_(12))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A00_11    (BIT_(11))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A00_10    (BIT_(10))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A00_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A00_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A00_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A00_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A00_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A00_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A00_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A00_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A00_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_CSC_COEF1_A00_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_CSC_COEF2
// Register Offset : 0xa008
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_CSC_COEF2 (DC_APB_AB0_BASE_ADDR + (0xa008<<0))
#define DC_CSC_COEF2_A10_FIELD_OFFSET 16
#define DC_CSC_COEF2_A10_FIELD_SIZE 14
#define DC_CSC_COEF2_A02_FIELD_OFFSET 0
#define DC_CSC_COEF2_A02_FIELD_SIZE 14

#define BIT_AP_APB_DC_DC_CSC_COEF2_A10_13    (BIT_(29))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A10_12    (BIT_(28))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A10_11    (BIT_(27))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A10_10    (BIT_(26))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A10_9    (BIT_(25))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A10_8    (BIT_(24))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A10_7    (BIT_(23))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A10_6    (BIT_(22))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A10_5    (BIT_(21))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A10_4    (BIT_(20))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A10_3    (BIT_(19))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A10_2    (BIT_(18))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A10_1    (BIT_(17))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A10_0    (BIT_(16))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A02_13    (BIT_(13))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A02_12    (BIT_(12))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A02_11    (BIT_(11))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A02_10    (BIT_(10))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A02_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A02_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A02_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A02_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A02_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A02_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A02_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A02_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A02_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_CSC_COEF2_A02_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_CSC_COEF3
// Register Offset : 0xa00c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_CSC_COEF3 (DC_APB_AB0_BASE_ADDR + (0xa00c<<0))
#define DC_CSC_COEF3_A12_FIELD_OFFSET 16
#define DC_CSC_COEF3_A12_FIELD_SIZE 14
#define DC_CSC_COEF3_A11_FIELD_OFFSET 0
#define DC_CSC_COEF3_A11_FIELD_SIZE 14

#define BIT_AP_APB_DC_DC_CSC_COEF3_A12_13    (BIT_(29))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A12_12    (BIT_(28))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A12_11    (BIT_(27))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A12_10    (BIT_(26))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A12_9    (BIT_(25))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A12_8    (BIT_(24))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A12_7    (BIT_(23))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A12_6    (BIT_(22))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A12_5    (BIT_(21))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A12_4    (BIT_(20))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A12_3    (BIT_(19))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A12_2    (BIT_(18))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A12_1    (BIT_(17))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A12_0    (BIT_(16))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A11_13    (BIT_(13))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A11_12    (BIT_(12))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A11_11    (BIT_(11))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A11_10    (BIT_(10))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A11_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A11_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A11_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A11_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A11_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A11_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A11_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A11_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A11_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_CSC_COEF3_A11_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_CSC_COEF4
// Register Offset : 0xa010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_CSC_COEF4 (DC_APB_AB0_BASE_ADDR + (0xa010<<0))
#define DC_CSC_COEF4_A21_FIELD_OFFSET 16
#define DC_CSC_COEF4_A21_FIELD_SIZE 14
#define DC_CSC_COEF4_A20_FIELD_OFFSET 0
#define DC_CSC_COEF4_A20_FIELD_SIZE 14

#define BIT_AP_APB_DC_DC_CSC_COEF4_A21_13    (BIT_(29))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A21_12    (BIT_(28))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A21_11    (BIT_(27))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A21_10    (BIT_(26))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A21_9    (BIT_(25))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A21_8    (BIT_(24))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A21_7    (BIT_(23))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A21_6    (BIT_(22))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A21_5    (BIT_(21))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A21_4    (BIT_(20))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A21_3    (BIT_(19))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A21_2    (BIT_(18))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A21_1    (BIT_(17))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A21_0    (BIT_(16))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A20_13    (BIT_(13))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A20_12    (BIT_(12))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A20_11    (BIT_(11))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A20_10    (BIT_(10))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A20_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A20_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A20_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A20_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A20_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A20_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A20_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A20_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A20_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_CSC_COEF4_A20_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_CSC_COEF5
// Register Offset : 0xa014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_CSC_COEF5 (DC_APB_AB0_BASE_ADDR + (0xa014<<0))
#define DC_CSC_COEF5_B0_FIELD_OFFSET 16
#define DC_CSC_COEF5_B0_FIELD_SIZE 14
#define DC_CSC_COEF5_A22_FIELD_OFFSET 0
#define DC_CSC_COEF5_A22_FIELD_SIZE 14

#define BIT_AP_APB_DC_DC_CSC_COEF5_B0_13    (BIT_(29))
#define BIT_AP_APB_DC_DC_CSC_COEF5_B0_12    (BIT_(28))
#define BIT_AP_APB_DC_DC_CSC_COEF5_B0_11    (BIT_(27))
#define BIT_AP_APB_DC_DC_CSC_COEF5_B0_10    (BIT_(26))
#define BIT_AP_APB_DC_DC_CSC_COEF5_B0_9    (BIT_(25))
#define BIT_AP_APB_DC_DC_CSC_COEF5_B0_8    (BIT_(24))
#define BIT_AP_APB_DC_DC_CSC_COEF5_B0_7    (BIT_(23))
#define BIT_AP_APB_DC_DC_CSC_COEF5_B0_6    (BIT_(22))
#define BIT_AP_APB_DC_DC_CSC_COEF5_B0_5    (BIT_(21))
#define BIT_AP_APB_DC_DC_CSC_COEF5_B0_4    (BIT_(20))
#define BIT_AP_APB_DC_DC_CSC_COEF5_B0_3    (BIT_(19))
#define BIT_AP_APB_DC_DC_CSC_COEF5_B0_2    (BIT_(18))
#define BIT_AP_APB_DC_DC_CSC_COEF5_B0_1    (BIT_(17))
#define BIT_AP_APB_DC_DC_CSC_COEF5_B0_0    (BIT_(16))
#define BIT_AP_APB_DC_DC_CSC_COEF5_A22_13    (BIT_(13))
#define BIT_AP_APB_DC_DC_CSC_COEF5_A22_12    (BIT_(12))
#define BIT_AP_APB_DC_DC_CSC_COEF5_A22_11    (BIT_(11))
#define BIT_AP_APB_DC_DC_CSC_COEF5_A22_10    (BIT_(10))
#define BIT_AP_APB_DC_DC_CSC_COEF5_A22_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_CSC_COEF5_A22_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_CSC_COEF5_A22_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_CSC_COEF5_A22_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_CSC_COEF5_A22_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_CSC_COEF5_A22_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_CSC_COEF5_A22_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_CSC_COEF5_A22_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_CSC_COEF5_A22_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_CSC_COEF5_A22_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_CSC_COEF6
// Register Offset : 0xa018
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_CSC_COEF6 (DC_APB_AB0_BASE_ADDR + (0xa018<<0))
#define DC_CSC_COEF6_B2_FIELD_OFFSET 16
#define DC_CSC_COEF6_B2_FIELD_SIZE 14
#define DC_CSC_COEF6_B1_FIELD_OFFSET 0
#define DC_CSC_COEF6_B1_FIELD_SIZE 14

#define BIT_AP_APB_DC_DC_CSC_COEF6_B2_13    (BIT_(29))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B2_12    (BIT_(28))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B2_11    (BIT_(27))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B2_10    (BIT_(26))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B2_9    (BIT_(25))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B2_8    (BIT_(24))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B2_7    (BIT_(23))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B2_6    (BIT_(22))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B2_5    (BIT_(21))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B2_4    (BIT_(20))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B2_3    (BIT_(19))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B2_2    (BIT_(18))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B2_1    (BIT_(17))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B2_0    (BIT_(16))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B1_13    (BIT_(13))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B1_12    (BIT_(12))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B1_11    (BIT_(11))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B1_10    (BIT_(10))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B1_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B1_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B1_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B1_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B1_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B1_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B1_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B1_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B1_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_CSC_COEF6_B1_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_CSC_COEF7
// Register Offset : 0xa01c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_CSC_COEF7 (DC_APB_AB0_BASE_ADDR + (0xa01c<<0))
#define DC_CSC_COEF7_C1_FIELD_OFFSET 16
#define DC_CSC_COEF7_C1_FIELD_SIZE 10
#define DC_CSC_COEF7_C0_FIELD_OFFSET 0
#define DC_CSC_COEF7_C0_FIELD_SIZE 10

#define BIT_AP_APB_DC_DC_CSC_COEF7_C1_9    (BIT_(25))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C1_8    (BIT_(24))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C1_7    (BIT_(23))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C1_6    (BIT_(22))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C1_5    (BIT_(21))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C1_4    (BIT_(20))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C1_3    (BIT_(19))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C1_2    (BIT_(18))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C1_1    (BIT_(17))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C1_0    (BIT_(16))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C0_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C0_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C0_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C0_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C0_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C0_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C0_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C0_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C0_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_CSC_COEF7_C0_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DC_CSC_COEF8
// Register Offset : 0xa020
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DC_CSC_COEF8 (DC_APB_AB0_BASE_ADDR + (0xa020<<0))
#define DC_CSC_COEF8_C2_FIELD_OFFSET 0
#define DC_CSC_COEF8_C2_FIELD_SIZE 10

#define BIT_AP_APB_DC_DC_CSC_COEF8_C2_9    (BIT_(9))
#define BIT_AP_APB_DC_DC_CSC_COEF8_C2_8    (BIT_(8))
#define BIT_AP_APB_DC_DC_CSC_COEF8_C2_7    (BIT_(7))
#define BIT_AP_APB_DC_DC_CSC_COEF8_C2_6    (BIT_(6))
#define BIT_AP_APB_DC_DC_CSC_COEF8_C2_5    (BIT_(5))
#define BIT_AP_APB_DC_DC_CSC_COEF8_C2_4    (BIT_(4))
#define BIT_AP_APB_DC_DC_CSC_COEF8_C2_3    (BIT_(3))
#define BIT_AP_APB_DC_DC_CSC_COEF8_C2_2    (BIT_(2))
#define BIT_AP_APB_DC_DC_CSC_COEF8_C2_1    (BIT_(1))
#define BIT_AP_APB_DC_DC_CSC_COEF8_C2_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_GAMMA_CTRL
// Register Offset : 0xc000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_GAMMA_CTRL (DC_APB_AB0_BASE_ADDR + (0xc000<<0))
#define GAMMA_CTRL_APB_RD_TO_FIELD_OFFSET 8
#define GAMMA_CTRL_APB_RD_TO_FIELD_SIZE 8
#define GAMMA_CTRL_BYPASS_FIELD_OFFSET 0
#define GAMMA_CTRL_BYPASS_FIELD_SIZE 1

#define BIT_AP_APB_DC_GAMMA_CTRL_APB_RD_TO_7    (BIT_(15))
#define BIT_AP_APB_DC_GAMMA_CTRL_APB_RD_TO_6    (BIT_(14))
#define BIT_AP_APB_DC_GAMMA_CTRL_APB_RD_TO_5    (BIT_(13))
#define BIT_AP_APB_DC_GAMMA_CTRL_APB_RD_TO_4    (BIT_(12))
#define BIT_AP_APB_DC_GAMMA_CTRL_APB_RD_TO_3    (BIT_(11))
#define BIT_AP_APB_DC_GAMMA_CTRL_APB_RD_TO_2    (BIT_(10))
#define BIT_AP_APB_DC_GAMMA_CTRL_APB_RD_TO_1    (BIT_(9))
#define BIT_AP_APB_DC_GAMMA_CTRL_APB_RD_TO_0    (BIT_(8))
#define BIT_AP_APB_DC_GAMMA_CTRL_BYPASS    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_DITHER_CTRL
// Register Offset : 0xc004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_DITHER_CTRL (DC_APB_AB0_BASE_ADDR + (0xc004<<0))
#define DITHER_CTRL_V_DEP_FIELD_OFFSET 16
#define DITHER_CTRL_V_DEP_FIELD_SIZE 4
#define DITHER_CTRL_U_DEP_FIELD_OFFSET 12
#define DITHER_CTRL_U_DEP_FIELD_SIZE 4
#define DITHER_CTRL_Y_DEP_FIELD_OFFSET 8
#define DITHER_CTRL_Y_DEP_FIELD_SIZE 4
#define DITHER_CTRL_MODE_12_FIELD_OFFSET 6
#define DITHER_CTRL_MODE_12_FIELD_SIZE 1
#define DITHER_CTRL_SPA_LSB_EXP_MODE_FIELD_OFFSET 4
#define DITHER_CTRL_SPA_LSB_EXP_MODE_FIELD_SIZE 2
#define DITHER_CTRL_SPA_1ST_FIELD_OFFSET 3
#define DITHER_CTRL_SPA_1ST_FIELD_SIZE 1
#define DITHER_CTRL_SPA_EN_FIELD_OFFSET 2
#define DITHER_CTRL_SPA_EN_FIELD_SIZE 1
#define DITHER_CTRL_TEM_EN_FIELD_OFFSET 1
#define DITHER_CTRL_TEM_EN_FIELD_SIZE 1
#define DITHER_CTRL_BYPASS_FIELD_OFFSET 0
#define DITHER_CTRL_BYPASS_FIELD_SIZE 1

#define BIT_AP_APB_DC_DITHER_CTRL_V_DEP_3    (BIT_(19))
#define BIT_AP_APB_DC_DITHER_CTRL_V_DEP_2    (BIT_(18))
#define BIT_AP_APB_DC_DITHER_CTRL_V_DEP_1    (BIT_(17))
#define BIT_AP_APB_DC_DITHER_CTRL_V_DEP_0    (BIT_(16))
#define BIT_AP_APB_DC_DITHER_CTRL_U_DEP_3    (BIT_(15))
#define BIT_AP_APB_DC_DITHER_CTRL_U_DEP_2    (BIT_(14))
#define BIT_AP_APB_DC_DITHER_CTRL_U_DEP_1    (BIT_(13))
#define BIT_AP_APB_DC_DITHER_CTRL_U_DEP_0    (BIT_(12))
#define BIT_AP_APB_DC_DITHER_CTRL_Y_DEP_3    (BIT_(11))
#define BIT_AP_APB_DC_DITHER_CTRL_Y_DEP_2    (BIT_(10))
#define BIT_AP_APB_DC_DITHER_CTRL_Y_DEP_1    (BIT_(9))
#define BIT_AP_APB_DC_DITHER_CTRL_Y_DEP_0    (BIT_(8))
#define BIT_AP_APB_DC_DITHER_CTRL_MODE_12    (BIT_(6))
#define BIT_AP_APB_DC_DITHER_CTRL_SPA_LSB_EXP_MODE_1    (BIT_(5))
#define BIT_AP_APB_DC_DITHER_CTRL_SPA_LSB_EXP_MODE_0    (BIT_(4))
#define BIT_AP_APB_DC_DITHER_CTRL_SPA_1ST    (BIT_(3))
#define BIT_AP_APB_DC_DITHER_CTRL_SPA_EN    (BIT_(2))
#define BIT_AP_APB_DC_DITHER_CTRL_TEM_EN    (BIT_(1))
#define BIT_AP_APB_DC_DITHER_CTRL_BYPASS    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_CRC32_CTRL
// Register Offset : 0xe000
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_CRC32_CTRL (DC_APB_AB0_BASE_ADDR + (0xe000<<0))
#define CRC32_CTRL_VSYNC_POL_FIELD_OFFSET 9
#define CRC32_CTRL_VSYNC_POL_FIELD_SIZE 1
#define CRC32_CTRL_HSYNC_POL_FIELD_OFFSET 8
#define CRC32_CTRL_HSYNC_POL_FIELD_SIZE 1
#define CRC32_CTRL_DATA_EN_POL_FIELD_OFFSET 7
#define CRC32_CTRL_DATA_EN_POL_FIELD_SIZE 1
#define CRC32_CTRL_GLOBAL_ENABLE_FIELD_OFFSET 0
#define CRC32_CTRL_GLOBAL_ENABLE_FIELD_SIZE 1

#define BIT_AP_APB_DC_CRC32_CTRL_VSYNC_POL    (BIT_(9))
#define BIT_AP_APB_DC_CRC32_CTRL_HSYNC_POL    (BIT_(8))
#define BIT_AP_APB_DC_CRC32_CTRL_DATA_EN_POL    (BIT_(7))
#define BIT_AP_APB_DC_CRC32_CTRL_GLOBAL_ENABLE    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_CRC32_INT_ST
// Register Offset : 0xe004
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_CRC32_INT_ST (DC_APB_AB0_BASE_ADDR + (0xe004<<0))
#define CRC32_INT_ST_CRC_ERROR_7_FIELD_OFFSET 15
#define CRC32_INT_ST_CRC_ERROR_7_FIELD_SIZE 1
#define CRC32_INT_ST_CRC_ERROR_6_FIELD_OFFSET 14
#define CRC32_INT_ST_CRC_ERROR_6_FIELD_SIZE 1
#define CRC32_INT_ST_CRC_ERROR_5_FIELD_OFFSET 13
#define CRC32_INT_ST_CRC_ERROR_5_FIELD_SIZE 1
#define CRC32_INT_ST_CRC_ERROR_4_FIELD_OFFSET 12
#define CRC32_INT_ST_CRC_ERROR_4_FIELD_SIZE 1
#define CRC32_INT_ST_CRC_ERROR_3_FIELD_OFFSET 11
#define CRC32_INT_ST_CRC_ERROR_3_FIELD_SIZE 1
#define CRC32_INT_ST_CRC_ERROR_2_FIELD_OFFSET 10
#define CRC32_INT_ST_CRC_ERROR_2_FIELD_SIZE 1
#define CRC32_INT_ST_CRC_ERROR_1_FIELD_OFFSET 9
#define CRC32_INT_ST_CRC_ERROR_1_FIELD_SIZE 1
#define CRC32_INT_ST_CRC_ERROR_0_FIELD_OFFSET 8
#define CRC32_INT_ST_CRC_ERROR_0_FIELD_SIZE 1
#define CRC32_INT_ST_CRC_DONE_7_FIELD_OFFSET 7
#define CRC32_INT_ST_CRC_DONE_7_FIELD_SIZE 1
#define CRC32_INT_ST_CRC_DONE_6_FIELD_OFFSET 6
#define CRC32_INT_ST_CRC_DONE_6_FIELD_SIZE 1
#define CRC32_INT_ST_CRC_DONE_5_FIELD_OFFSET 5
#define CRC32_INT_ST_CRC_DONE_5_FIELD_SIZE 1
#define CRC32_INT_ST_CRC_DONE_4_FIELD_OFFSET 4
#define CRC32_INT_ST_CRC_DONE_4_FIELD_SIZE 1
#define CRC32_INT_ST_CRC_DONE_3_FIELD_OFFSET 3
#define CRC32_INT_ST_CRC_DONE_3_FIELD_SIZE 1
#define CRC32_INT_ST_CRC_DONE_2_FIELD_OFFSET 2
#define CRC32_INT_ST_CRC_DONE_2_FIELD_SIZE 1
#define CRC32_INT_ST_CRC_DONE_1_FIELD_OFFSET 1
#define CRC32_INT_ST_CRC_DONE_1_FIELD_SIZE 1
#define CRC32_INT_ST_CRC_DONE_0_FIELD_OFFSET 0
#define CRC32_INT_ST_CRC_DONE_0_FIELD_SIZE 1

#define BIT_AP_APB_DC_CRC32_INT_ST_CRC_ERROR_7    (BIT_(15))
#define BIT_AP_APB_DC_CRC32_INT_ST_CRC_ERROR_6    (BIT_(14))
#define BIT_AP_APB_DC_CRC32_INT_ST_CRC_ERROR_5    (BIT_(13))
#define BIT_AP_APB_DC_CRC32_INT_ST_CRC_ERROR_4    (BIT_(12))
#define BIT_AP_APB_DC_CRC32_INT_ST_CRC_ERROR_3    (BIT_(11))
#define BIT_AP_APB_DC_CRC32_INT_ST_CRC_ERROR_2    (BIT_(10))
#define BIT_AP_APB_DC_CRC32_INT_ST_CRC_ERROR_1    (BIT_(9))
#define BIT_AP_APB_DC_CRC32_INT_ST_CRC_ERROR_0    (BIT_(8))
#define BIT_AP_APB_DC_CRC32_INT_ST_CRC_DONE_7    (BIT_(7))
#define BIT_AP_APB_DC_CRC32_INT_ST_CRC_DONE_6    (BIT_(6))
#define BIT_AP_APB_DC_CRC32_INT_ST_CRC_DONE_5    (BIT_(5))
#define BIT_AP_APB_DC_CRC32_INT_ST_CRC_DONE_4    (BIT_(4))
#define BIT_AP_APB_DC_CRC32_INT_ST_CRC_DONE_3    (BIT_(3))
#define BIT_AP_APB_DC_CRC32_INT_ST_CRC_DONE_2    (BIT_(2))
#define BIT_AP_APB_DC_CRC32_INT_ST_CRC_DONE_1    (BIT_(1))
#define BIT_AP_APB_DC_CRC32_INT_ST_CRC_DONE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_CRC32_INT_MASK
// Register Offset : 0xe008
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_CRC32_INT_MASK (DC_APB_AB0_BASE_ADDR + (0xe008<<0))
#define CRC32_INT_MASK_CRC_ERROR_FIELD_OFFSET 8
#define CRC32_INT_MASK_CRC_ERROR_FIELD_SIZE 8
#define CRC32_INT_MASK_CRC_DONE_FIELD_OFFSET 0
#define CRC32_INT_MASK_CRC_DONE_FIELD_SIZE 8

#define BIT_AP_APB_DC_CRC32_INT_MASK_CRC_ERROR_7    (BIT_(15))
#define BIT_AP_APB_DC_CRC32_INT_MASK_CRC_ERROR_6    (BIT_(14))
#define BIT_AP_APB_DC_CRC32_INT_MASK_CRC_ERROR_5    (BIT_(13))
#define BIT_AP_APB_DC_CRC32_INT_MASK_CRC_ERROR_4    (BIT_(12))
#define BIT_AP_APB_DC_CRC32_INT_MASK_CRC_ERROR_3    (BIT_(11))
#define BIT_AP_APB_DC_CRC32_INT_MASK_CRC_ERROR_2    (BIT_(10))
#define BIT_AP_APB_DC_CRC32_INT_MASK_CRC_ERROR_1    (BIT_(9))
#define BIT_AP_APB_DC_CRC32_INT_MASK_CRC_ERROR_0    (BIT_(8))
#define BIT_AP_APB_DC_CRC32_INT_MASK_CRC_DONE_7    (BIT_(7))
#define BIT_AP_APB_DC_CRC32_INT_MASK_CRC_DONE_6    (BIT_(6))
#define BIT_AP_APB_DC_CRC32_INT_MASK_CRC_DONE_5    (BIT_(5))
#define BIT_AP_APB_DC_CRC32_INT_MASK_CRC_DONE_4    (BIT_(4))
#define BIT_AP_APB_DC_CRC32_INT_MASK_CRC_DONE_3    (BIT_(3))
#define BIT_AP_APB_DC_CRC32_INT_MASK_CRC_DONE_2    (BIT_(2))
#define BIT_AP_APB_DC_CRC32_INT_MASK_CRC_DONE_1    (BIT_(1))
#define BIT_AP_APB_DC_CRC32_INT_MASK_CRC_DONE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_CRC32_BLOCK_CTRL0
// Register Offset : 0xe010
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_CRC32_BLOCK_CTRL0 (DC_APB_AB0_BASE_ADDR + (0xe010<<0))
#define CRC32_BLOCK_CTRL0_ENABLE_FIELD_OFFSET 31
#define CRC32_BLOCK_CTRL0_ENABLE_FIELD_SIZE 1
#define CRC32_BLOCK_CTRL0_LOCK_FIELD_OFFSET 30
#define CRC32_BLOCK_CTRL0_LOCK_FIELD_SIZE 1
#define CRC32_BLOCK_CTRL0_POS_START_Y_FIELD_OFFSET 16
#define CRC32_BLOCK_CTRL0_POS_START_Y_FIELD_SIZE 14
#define CRC32_BLOCK_CTRL0_POS_START_X_FIELD_OFFSET 0
#define CRC32_BLOCK_CTRL0_POS_START_X_FIELD_SIZE 14

#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_ENABLE    (BIT_(31))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_LOCK    (BIT_(30))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_Y_13    (BIT_(29))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_Y_12    (BIT_(28))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_Y_11    (BIT_(27))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_Y_10    (BIT_(26))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_Y_9    (BIT_(25))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_Y_8    (BIT_(24))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_Y_7    (BIT_(23))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_Y_6    (BIT_(22))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_Y_5    (BIT_(21))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_Y_4    (BIT_(20))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_Y_3    (BIT_(19))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_Y_2    (BIT_(18))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_Y_1    (BIT_(17))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_Y_0    (BIT_(16))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_X_13    (BIT_(13))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_X_12    (BIT_(12))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_X_11    (BIT_(11))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_X_10    (BIT_(10))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_X_9    (BIT_(9))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_X_8    (BIT_(8))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_X_7    (BIT_(7))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_X_6    (BIT_(6))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_X_5    (BIT_(5))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_X_4    (BIT_(4))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_X_3    (BIT_(3))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_X_2    (BIT_(2))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_X_1    (BIT_(1))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL0_POS_START_X_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_CRC32_BLOCK_CTRL1
// Register Offset : 0xe014
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_CRC32_BLOCK_CTRL1 (DC_APB_AB0_BASE_ADDR + (0xe014<<0))
#define CRC32_BLOCK_CTRL1_POS_END_Y_FIELD_OFFSET 16
#define CRC32_BLOCK_CTRL1_POS_END_Y_FIELD_SIZE 14
#define CRC32_BLOCK_CTRL1_POS_END_X_FIELD_OFFSET 0
#define CRC32_BLOCK_CTRL1_POS_END_X_FIELD_SIZE 14

#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_Y_13    (BIT_(29))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_Y_12    (BIT_(28))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_Y_11    (BIT_(27))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_Y_10    (BIT_(26))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_Y_9    (BIT_(25))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_Y_8    (BIT_(24))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_Y_7    (BIT_(23))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_Y_6    (BIT_(22))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_Y_5    (BIT_(21))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_Y_4    (BIT_(20))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_Y_3    (BIT_(19))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_Y_2    (BIT_(18))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_Y_1    (BIT_(17))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_Y_0    (BIT_(16))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_X_13    (BIT_(13))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_X_12    (BIT_(12))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_X_11    (BIT_(11))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_X_10    (BIT_(10))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_X_9    (BIT_(9))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_X_8    (BIT_(8))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_X_7    (BIT_(7))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_X_6    (BIT_(6))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_X_5    (BIT_(5))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_X_4    (BIT_(4))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_X_3    (BIT_(3))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_X_2    (BIT_(2))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_X_1    (BIT_(1))
#define BIT_AP_APB_DC_CRC32_BLOCK_CTRL1_POS_END_X_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA
// Register Offset : 0xe018
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA (DC_APB_AB0_BASE_ADDR + (0xe018<<0))
#define CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_FIELD_OFFSET 0
#define CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_FIELD_SIZE 32

#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_31    (BIT_(31))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_30    (BIT_(30))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_29    (BIT_(29))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_28    (BIT_(28))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_27    (BIT_(27))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_26    (BIT_(26))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_25    (BIT_(25))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_24    (BIT_(24))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_23    (BIT_(23))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_22    (BIT_(22))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_21    (BIT_(21))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_20    (BIT_(20))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_19    (BIT_(19))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_18    (BIT_(18))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_17    (BIT_(17))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_16    (BIT_(16))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_15    (BIT_(15))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_14    (BIT_(14))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_13    (BIT_(13))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_12    (BIT_(12))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_11    (BIT_(11))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_10    (BIT_(10))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_9    (BIT_(9))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_8    (BIT_(8))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_7    (BIT_(7))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_6    (BIT_(6))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_5    (BIT_(5))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_4    (BIT_(4))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_3    (BIT_(3))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_2    (BIT_(2))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_1    (BIT_(1))
#define BIT_AP_APB_DC_CRC32_BLOCK_EXPECT_DATA_EXPECT_DATA_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DC_CRC32_BLOCK_RESULT_DATA
// Register Offset : 0xe01c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DC_CRC32_BLOCK_RESULT_DATA (DC_APB_AB0_BASE_ADDR + (0xe01c<<0))
#define CRC32_BLOCK_RESULT_DATA_RESULT_DATA_FIELD_OFFSET 0
#define CRC32_BLOCK_RESULT_DATA_RESULT_DATA_FIELD_SIZE 32

#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_31    (BIT_(31))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_30    (BIT_(30))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_29    (BIT_(29))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_28    (BIT_(28))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_27    (BIT_(27))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_26    (BIT_(26))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_25    (BIT_(25))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_24    (BIT_(24))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_23    (BIT_(23))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_22    (BIT_(22))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_21    (BIT_(21))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_20    (BIT_(20))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_19    (BIT_(19))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_18    (BIT_(18))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_17    (BIT_(17))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_16    (BIT_(16))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_15    (BIT_(15))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_14    (BIT_(14))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_13    (BIT_(13))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_12    (BIT_(12))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_11    (BIT_(11))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_10    (BIT_(10))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_9    (BIT_(9))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_8    (BIT_(8))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_7    (BIT_(7))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_6    (BIT_(6))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_5    (BIT_(5))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_4    (BIT_(4))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_3    (BIT_(3))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_2    (BIT_(2))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_1    (BIT_(1))
#define BIT_AP_APB_DC_CRC32_BLOCK_RESULT_DATA_RESULT_DATA_0    (BIT_(0))



#endif
