// Seed: 877852593
`timescale 1ps / 1 ps
module module_0 ();
  logic id_0 = 1;
  logic id_1;
  type_9(
      1'b0, 1, 1, id_0, id_0 ^ id_0, id_0
  );
  type_10 id_3 (
      1'h0,
      1,
      1,
      id_2[1 : 1'b0]
  );
  logic id_4;
  logic id_5;
  always @(1 or posedge 1 + id_4);
  logic id_6;
  always @(posedge 1 or posedge 1) begin
    id_4 = id_1;
  end
endmodule
