###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       402002   # Number of WRITE/WRITEP commands
num_reads_done                 =       852589   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       644297   # Number of read row buffer hits
num_read_cmds                  =       852582   # Number of READ/READP commands
num_writes_done                =       402002   # Number of read requests issued
num_write_row_hits             =       310317   # Number of write row buffer hits
num_act_cmds                   =       301569   # Number of ACT commands
num_pre_cmds                   =       301538   # Number of PRE commands
num_ondemand_pres              =       275870   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9498522   # Cyles of rank active rank.0
rank_active_cycles.1           =      9305845   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       501478   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       694155   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1190209   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16591   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4097   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3927   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4231   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3597   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5736   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1783   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1298   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1244   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21878   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           48   # Write cmd latency (cycles)
write_latency[20-39]           =          858   # Write cmd latency (cycles)
write_latency[40-59]           =         1575   # Write cmd latency (cycles)
write_latency[60-79]           =         3191   # Write cmd latency (cycles)
write_latency[80-99]           =         5807   # Write cmd latency (cycles)
write_latency[100-119]         =         8405   # Write cmd latency (cycles)
write_latency[120-139]         =        11825   # Write cmd latency (cycles)
write_latency[140-159]         =        14747   # Write cmd latency (cycles)
write_latency[160-179]         =        17939   # Write cmd latency (cycles)
write_latency[180-199]         =        19642   # Write cmd latency (cycles)
write_latency[200-]            =       317965   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       267743   # Read request latency (cycles)
read_latency[40-59]            =        93461   # Read request latency (cycles)
read_latency[60-79]            =       120800   # Read request latency (cycles)
read_latency[80-99]            =        50874   # Read request latency (cycles)
read_latency[100-119]          =        39159   # Read request latency (cycles)
read_latency[120-139]          =        33469   # Read request latency (cycles)
read_latency[140-159]          =        22996   # Read request latency (cycles)
read_latency[160-179]          =        18911   # Read request latency (cycles)
read_latency[180-199]          =        15835   # Read request latency (cycles)
read_latency[200-]             =       189334   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.00679e+09   # Write energy
read_energy                    =  3.43761e+09   # Read energy
act_energy                     =  8.25093e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.40709e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.33194e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92708e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80685e+09   # Active standby energy rank.1
average_read_latency           =      163.238   # Average read request latency (cycles)
average_interarrival           =       7.9704   # Average request interarrival latency (cycles)
total_energy                   =   1.9282e+10   # Total energy (pJ)
average_power                  =       1928.2   # Average power (mW)
average_bandwidth              =      10.7058   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       425490   # Number of WRITE/WRITEP commands
num_reads_done                 =       882049   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       650010   # Number of read row buffer hits
num_read_cmds                  =       882044   # Number of READ/READP commands
num_writes_done                =       425496   # Number of read requests issued
num_write_row_hits             =       325373   # Number of write row buffer hits
num_act_cmds                   =       334131   # Number of ACT commands
num_pre_cmds                   =       334101   # Number of PRE commands
num_ondemand_pres              =       309293   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9422978   # Cyles of rank active rank.0
rank_active_cycles.1           =      9377809   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       577022   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       622191   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1244604   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15756   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3844   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3954   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4157   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3541   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5689   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1687   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1328   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1183   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21802   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           93   # Write cmd latency (cycles)
write_latency[20-39]           =          894   # Write cmd latency (cycles)
write_latency[40-59]           =         1707   # Write cmd latency (cycles)
write_latency[60-79]           =         3093   # Write cmd latency (cycles)
write_latency[80-99]           =         5521   # Write cmd latency (cycles)
write_latency[100-119]         =         7834   # Write cmd latency (cycles)
write_latency[120-139]         =        10860   # Write cmd latency (cycles)
write_latency[140-159]         =        14133   # Write cmd latency (cycles)
write_latency[160-179]         =        16639   # Write cmd latency (cycles)
write_latency[180-199]         =        19381   # Write cmd latency (cycles)
write_latency[200-]            =       345335   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       252384   # Read request latency (cycles)
read_latency[40-59]            =        89654   # Read request latency (cycles)
read_latency[60-79]            =       124208   # Read request latency (cycles)
read_latency[80-99]            =        53166   # Read request latency (cycles)
read_latency[100-119]          =        42001   # Read request latency (cycles)
read_latency[120-139]          =        35955   # Read request latency (cycles)
read_latency[140-159]          =        24582   # Read request latency (cycles)
read_latency[160-179]          =        19831   # Read request latency (cycles)
read_latency[180-199]          =        16738   # Read request latency (cycles)
read_latency[200-]             =       223525   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.12405e+09   # Write energy
read_energy                    =   3.5564e+09   # Read energy
act_energy                     =  9.14182e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.76971e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.98652e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87994e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85175e+09   # Active standby energy rank.1
average_read_latency           =      187.446   # Average read request latency (cycles)
average_interarrival           =      7.64779   # Average request interarrival latency (cycles)
total_energy                   =  1.96066e+10   # Total energy (pJ)
average_power                  =      1960.66   # Average power (mW)
average_bandwidth              =      11.1577   # Average bandwidth
