#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Mar 11 22:24:22 2025
# Process ID         : 19892
# Current directory  : C:/Users/sidde/Desktop/Verilog/RGB Sequence Detector/RGB Sequence Detector.runs/synth_1
# Command line       : vivado.exe -log rgb_no_overlap.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb_no_overlap.tcl
# Log file           : C:/Users/sidde/Desktop/Verilog/RGB Sequence Detector/RGB Sequence Detector.runs/synth_1/rgb_no_overlap.vds
# Journal file       : C:/Users/sidde/Desktop/Verilog/RGB Sequence Detector/RGB Sequence Detector.runs/synth_1\vivado.jou
# Running On         : Siddesh
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 5 5500U with Radeon Graphics         
# CPU Frequency      : 2096 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 6280 MB
# Swap memory        : 9948 MB
# Total Virtual      : 16228 MB
# Available Virtual  : 1897 MB
#-----------------------------------------------------------
source rgb_no_overlap.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 366.766 ; gain = 64.996
Command: read_checkpoint -auto_incremental -incremental {C:/Users/sidde/Desktop/Verilog/RGB Sequence Detector/RGB Sequence Detector.srcs/utils_1/imports/synth_1/rgb_no_overlap.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/sidde/Desktop/Verilog/RGB Sequence Detector/RGB Sequence Detector.srcs/utils_1/imports/synth_1/rgb_no_overlap.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top rgb_no_overlap -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24492
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 848.734 ; gain = 471.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rgb_no_overlap' [C:/Users/sidde/Desktop/Verilog/RGB Sequence Detector/RGB Sequence Detector.srcs/sources_1/new/rgb_no_overlap.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sidde/Desktop/Verilog/RGB Sequence Detector/RGB Sequence Detector.srcs/sources_1/new/rgb_no_overlap.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sidde/Desktop/Verilog/RGB Sequence Detector/RGB Sequence Detector.srcs/sources_1/new/rgb_no_overlap.v:73]
INFO: [Synth 8-6155] done synthesizing module 'rgb_no_overlap' (0#1) [C:/Users/sidde/Desktop/Verilog/RGB Sequence Detector/RGB Sequence Detector.srcs/sources_1/new/rgb_no_overlap.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 954.465 ; gain = 577.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 954.465 ; gain = 577.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 954.465 ; gain = 577.195
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-802] inferred FSM for state register 'prv_state_reg' in module 'rgb_no_overlap'
WARNING: [Synth 8-327] inferring latch for variable 'det_reg' [C:/Users/sidde/Desktop/Verilog/RGB Sequence Detector/RGB Sequence Detector.srcs/sources_1/new/rgb_no_overlap.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nxt_state_reg' [C:/Users/sidde/Desktop/Verilog/RGB Sequence Detector/RGB Sequence Detector.srcs/sources_1/new/rgb_no_overlap.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nxt_state_reg' [C:/Users/sidde/Desktop/Verilog/RGB Sequence Detector/RGB Sequence Detector.srcs/sources_1/new/rgb_no_overlap.v:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              000 |                             0000
                     RED |                              001 |                             0001
                    BLUE |                              010 |                             0010
                      RB |                              011 |                             0100
                   GREEN |                              100 |                             0011
                      BG |                              101 |                             0101
                      RG |                              110 |                             0110
                     RBG |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'prv_state_reg' using encoding 'sequential' in module 'rgb_no_overlap'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nxt_state_reg' [C:/Users/sidde/Desktop/Verilog/RGB Sequence Detector/RGB Sequence Detector.srcs/sources_1/new/rgb_no_overlap.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 954.465 ; gain = 577.195
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (det_reg) is unused and will be removed from module rgb_no_overlap.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_nxt_state_reg[2]) is unused and will be removed from module rgb_no_overlap.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_nxt_state_reg[1]) is unused and will be removed from module rgb_no_overlap.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_nxt_state_reg[0]) is unused and will be removed from module rgb_no_overlap.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1119.238 ; gain = 741.969
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1134.059 ; gain = 756.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1134.059 ; gain = 756.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1335.535 ; gain = 958.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1335.535 ; gain = 958.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1335.535 ; gain = 958.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1335.535 ; gain = 958.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1335.535 ; gain = 958.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1335.535 ; gain = 958.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     1|
|4     |LUT6 |     3|
|5     |FDRE |     3|
|6     |IBUF |     5|
|7     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    17|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1335.535 ; gain = 958.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1335.535 ; gain = 958.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1335.535 ; gain = 958.266
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1351.617 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1461.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e25b8c77
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 1461.102 ; gain = 1091.586
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1461.102 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sidde/Desktop/Verilog/RGB Sequence Detector/RGB Sequence Detector.runs/synth_1/rgb_no_overlap.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file rgb_no_overlap_utilization_synth.rpt -pb rgb_no_overlap_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 11 22:25:34 2025...
