
*** Running vivado
    with args -log vi_sys_IPU_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vi_sys_IPU_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vi_sys_IPU_0_0.tcl -notrace
Command: synth_design -top vi_sys_IPU_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19756 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 447.355 ; gain = 102.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vi_sys_IPU_0_0' [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_IPU_0_0/synth/vi_sys_IPU_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'IPU' [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/IPU_top.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter CORE_NAME bound to: 0 - type: integer 
	Parameter OP_CTRL bound to: 1 - type: integer 
	Parameter IB_ADDR_BASE bound to: 2 - type: integer 
	Parameter FRAME_SIZE bound to: 3 - type: integer 
	Parameter OP_STATUS bound to: 4 - type: integer 
	Parameter REF_IMG_BASE bound to: 256 - type: integer 
	Parameter PRCD_IMG_BASE bound to: 38912 - type: integer 
	Parameter BLOBS_MAP_BASE bound to: 41472 - type: integer 
	Parameter BLOBS_BASE bound to: 41984 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_IPU_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 58 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     33.556052 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_IPU_0_0/src/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_IPU_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_IPU_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'axi_m_mem' [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/axi_m_mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'axi_m_mem' (12#1) [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/axi_m_mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb444_diff' [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/rgb444_diff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb444_diff' (13#1) [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/rgb444_diff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IPU' (14#1) [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/IPU_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vi_sys_IPU_0_0' (15#1) [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_IPU_0_0/synth/vi_sys_IPU_0_0.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[511]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[510]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[509]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[508]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[507]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[506]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[505]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[504]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[503]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[502]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[501]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[500]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[499]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[498]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[497]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[496]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[495]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[494]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[493]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[492]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[491]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[490]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[489]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[488]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[487]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[486]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[485]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[484]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[483]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[482]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[481]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[480]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[479]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[478]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[477]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[476]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[475]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[474]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[473]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[472]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[471]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[470]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[469]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[468]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[467]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[466]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[465]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[464]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[463]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[462]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[461]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[460]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[459]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[458]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[457]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[456]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[455]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[454]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[453]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[452]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[451]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[450]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[449]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[448]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[447]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[446]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[445]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[444]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[443]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[442]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[441]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[440]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[439]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[438]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[437]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[436]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[435]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[434]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[433]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[432]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 728.582 ; gain = 383.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 728.582 ; gain = 383.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 728.582 ; gain = 383.363
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.runs/vi_sys_IPU_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.runs/vi_sys_IPU_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 894.016 ; gain = 0.754
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:14 ; elapsed = 00:02:26 . Memory (MB): peak = 894.016 ; gain = 548.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:15 ; elapsed = 00:02:26 . Memory (MB): peak = 894.016 ; gain = 548.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:15 ; elapsed = 00:02:26 . Memory (MB): peak = 894.016 ; gain = 548.797
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'bram_addra_reg[15:0]' into 'araddr_real_reg[15:0]' [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/IPU_top.v:167]
INFO: [Synth 8-4471] merging register 'w_data_reg[31:0]' into 'w_addr_reg[31:0]' [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/IPU_top.v:223]
WARNING: [Synth 8-6014] Unused sequential element bram_addra_reg was removed.  [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/IPU_top.v:167]
WARNING: [Synth 8-6014] Unused sequential element w_data_reg was removed.  [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/IPU_top.v:223]
INFO: [Synth 8-5546] ROM "reg_data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_total" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_total" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_init" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_running" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bram_web" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "temp_right" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ipu_ctrl_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipu_ctrl_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipu_ctrl_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipu_ctrl_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_5_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_4_in" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'axi_awaddr_reg' [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/axi_m_mem.v:85]
WARNING: [Synth 8-327] inferring latch for variable 'axi_wdata_reg' [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/axi_m_mem.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'axi_araddr_reg' [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/axi_m_mem.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_out_reg' [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/IPU_top.v:503]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:17 ; elapsed = 00:02:29 . Memory (MB): peak = 894.016 ; gain = 548.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 14    
	               16 Bit    Registers := 5     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 18    
	   3 Input      5 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 99    
	   6 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 3     
	  21 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module axi_m_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module rgb444_diff 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module IPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 13    
	               16 Bit    Registers := 5     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 18    
	   3 Input      5 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 58    
	   6 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 3     
	  21 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'v_cntr_reg[31:0]' into 'v_cntr_reg[31:0]' [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/IPU_top.v:592]
INFO: [Synth 8-4471] merging register 'v_cntr_reg[31:0]' into 'v_cntr_reg[31:0]' [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/IPU_top.v:592]
WARNING: [Synth 8-6014] Unused sequential element v_cntr_reg was removed.  [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/IPU_top.v:592]
WARNING: [Synth 8-6014] Unused sequential element v_cntr_reg was removed.  [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/IPU_top.v:592]
INFO: [Synth 8-5546] ROM "ipu_ctrl_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipu_ctrl_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipu_ctrl_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipu_ctrl_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_total" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_running" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_total" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_init" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bram_web" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "temp_right" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/IPU_top.v:612]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/IPU_top.v:612]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/IPU_top.v:612]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/IPU_top.v:612]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/db52/src/IPU_top.v:612]
DSP Report: Generating DSP r_addr3, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP r_addr3.
DSP Report: register A is absorbed into DSP r_addr3.
DSP Report: operator r_addr3 is absorbed into DSP r_addr3.
DSP Report: operator r_addr3 is absorbed into DSP r_addr3.
DSP Report: Generating DSP r_addr3, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP r_addr3.
DSP Report: register A is absorbed into DSP r_addr3.
DSP Report: operator r_addr3 is absorbed into DSP r_addr3.
DSP Report: operator r_addr3 is absorbed into DSP r_addr3.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/w_init_reg )
INFO: [Synth 8-3886] merging instance 'inst/state_reg[7]' (FDRE) to 'inst/state_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/state_reg[8]' (FDRE) to 'inst/state_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/state_reg[6]' (FDRE) to 'inst/state_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/araddr_real_reg[0]' (FDRE) to 'inst/axi_araddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/araddr_real_reg[1]' (FDRE) to 'inst/axi_araddr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ipu_op_status_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[6]' (FDRE) to 'inst/araddr_real_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[7]' (FDRE) to 'inst/araddr_real_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[4]' (FDRE) to 'inst/araddr_real_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[5]' (FDRE) to 'inst/araddr_real_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[8]' (FDRE) to 'inst/araddr_real_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[9]' (FDRE) to 'inst/araddr_real_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[12]' (FDRE) to 'inst/araddr_real_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[13]' (FDRE) to 'inst/araddr_real_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[10]' (FDRE) to 'inst/araddr_real_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[11]' (FDRE) to 'inst/araddr_real_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[17]' (FDRE) to 'inst/araddr_real_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[16]' (FDRE) to 'inst/araddr_real_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[14]' (FDRE) to 'inst/araddr_real_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[15]' (FDRE) to 'inst/araddr_real_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[0]' (FDRE) to 'inst/w_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[1]' (FDRE) to 'inst/w_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[2]' (FDRE) to 'inst/w_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[3]' (FDRE) to 'inst/w_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[4]' (FDRE) to 'inst/w_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[5]' (FDRE) to 'inst/w_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[6]' (FDRE) to 'inst/w_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[7]' (FDRE) to 'inst/w_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[8]' (FDRE) to 'inst/w_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[9]' (FDRE) to 'inst/w_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[10]' (FDRE) to 'inst/w_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[11]' (FDRE) to 'inst/w_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[12]' (FDRE) to 'inst/w_addr_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[13]' (FDRE) to 'inst/w_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[14]' (FDRE) to 'inst/w_addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[15]' (FDRE) to 'inst/w_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[16]' (FDRE) to 'inst/w_addr_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[17]' (FDRE) to 'inst/w_addr_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[18]' (FDRE) to 'inst/w_addr_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[19]' (FDRE) to 'inst/w_addr_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[20]' (FDRE) to 'inst/w_addr_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[21]' (FDRE) to 'inst/w_addr_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[22]' (FDRE) to 'inst/w_addr_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[23]' (FDRE) to 'inst/w_addr_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[24]' (FDRE) to 'inst/w_addr_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[25]' (FDRE) to 'inst/w_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[26]' (FDRE) to 'inst/w_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[27]' (FDRE) to 'inst/w_addr_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[28]' (FDRE) to 'inst/w_addr_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[29]' (FDRE) to 'inst/w_addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/w_addr_reg[30]' (FDRE) to 'inst/w_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/w_addr_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[0]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[1]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[2]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[3]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[4]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[5]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[6]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[7]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[8]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[9]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[10]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[11]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[12]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[13]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[14]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[15]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[16]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[17]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[18]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[19]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[20]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[21]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[22]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[23]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[24]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[25]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[26]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[27]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[28]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[29]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[30]' (LDC) to 'inst/mem_intf/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_wdata_reg[31]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_awaddr_reg[0]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_awaddr_reg[1]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_awaddr_reg[2]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_awaddr_reg[3]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_awaddr_reg[4]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_awaddr_reg[5]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_awaddr_reg[6]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_awaddr_reg[7]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_awaddr_reg[8]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_awaddr_reg[9]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_awaddr_reg[10]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_awaddr_reg[11]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_awaddr_reg[12]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_awaddr_reg[13]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_awaddr_reg[14]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_awaddr_reg[15]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_awaddr_reg[16]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_intf/axi_awaddr_reg[17]' (LDC) to 'inst/mem_intf/axi_awaddr_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/mem_intf/axi_awaddr_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/start_single_write_reg) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/axi_wvalid_reg) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/write_issued_reg) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/axi_awvalid_reg) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/write_done_reg) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/read_data_reg[31]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/read_data_reg[30]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/read_data_reg[29]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/read_data_reg[28]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/read_data_reg[27]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/read_data_reg[26]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/read_data_reg[25]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/read_data_reg[24]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/read_data_reg[23]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/read_data_reg[22]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/read_data_reg[21]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/read_data_reg[20]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/read_data_reg[19]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/read_data_reg[18]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/read_data_reg[17]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/read_data_reg[16]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem_intf/axi_awaddr_reg[31]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/state_reg[5]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_bresp_reg[1]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_araddr_reg[31]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_araddr_reg[30]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_araddr_reg[29]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_araddr_reg[28]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_araddr_reg[27]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_araddr_reg[26]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_araddr_reg[25]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_araddr_reg[24]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_araddr_reg[23]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_araddr_reg[22]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_araddr_reg[21]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_araddr_reg[20]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_araddr_reg[19]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_araddr_reg[18]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_araddr_reg[1]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_araddr_reg[0]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_rresp_reg[0]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[31]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[30]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[29]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[28]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[27]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[26]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[25]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[24]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[23]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[22]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[21]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[20]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[19]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[18]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[1]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_awaddr_reg[0]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[31]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[30]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[29]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[28]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[27]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[26]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[25]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[24]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[23]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[22]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[21]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[20]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[19]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[18]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[17]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[16]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[15]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[14]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[13]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[12]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[11]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[10]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[9]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[8]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[7]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[6]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[5]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ipu_op_status_reg[4]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/w_addr_reg[31]) is unused and will be removed from module vi_sys_IPU_0_0.
INFO: [Synth 8-3332] Sequential element (inst/w_init_reg) is unused and will be removed from module vi_sys_IPU_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:34 . Memory (MB): peak = 894.016 ; gain = 548.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|IPU         | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|IPU         | (PCIN>>17)+A2*B2 | 17     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:34 ; elapsed = 00:02:47 . Memory (MB): peak = 908.656 ; gain = 563.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:02:47 . Memory (MB): peak = 910.219 ; gain = 565.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:34 ; elapsed = 00:02:47 . Memory (MB): peak = 941.035 ; gain = 595.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:35 ; elapsed = 00:02:48 . Memory (MB): peak = 941.035 ; gain = 595.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:35 ; elapsed = 00:02:48 . Memory (MB): peak = 941.035 ; gain = 595.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:35 ; elapsed = 00:02:49 . Memory (MB): peak = 941.035 ; gain = 595.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:35 ; elapsed = 00:02:49 . Memory (MB): peak = 941.035 ; gain = 595.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:35 ; elapsed = 00:02:49 . Memory (MB): peak = 941.035 ; gain = 595.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:35 ; elapsed = 00:02:49 . Memory (MB): peak = 941.035 ; gain = 595.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   129|
|2     |DSP48E1    |     2|
|3     |LUT1       |    36|
|4     |LUT2       |   232|
|5     |LUT3       |    75|
|6     |LUT4       |   133|
|7     |LUT5       |    69|
|8     |LUT6       |   403|
|9     |MUXF7      |   108|
|10    |MUXF8      |    54|
|11    |RAMB36E1   |    48|
|12    |RAMB36E1_1 |     5|
|13    |RAMB36E1_2 |     5|
|14    |FDRE       |   589|
|15    |FDSE       |     4|
|16    |LD         |    32|
|17    |LDC        |    32|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------+------------------------------------------+------+
|      |Instance                                         |Module                                    |Cells |
+------+-------------------------------------------------+------------------------------------------+------+
|1     |top                                              |                                          |  1956|
|2     |  inst                                           |IPU                                       |  1956|
|3     |    bram                                         |blk_mem_gen_0                             |   478|
|4     |      U0                                         |blk_mem_gen_v8_4_1                        |   478|
|5     |        inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                  |   478|
|6     |          \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                           |   478|
|7     |            \valid.cstr                          |blk_mem_gen_generic_cstr                  |   478|
|8     |              \bindec_a.bindec_inst_a            |bindec                                    |    11|
|9     |              \bindec_b.bindec_inst_b            |bindec_0                                  |    11|
|10    |              \has_mux_a.A                       |blk_mem_gen_mux                           |   194|
|11    |              \has_mux_b.B                       |blk_mem_gen_mux__parameterized0           |   194|
|12    |              \ramloop[0].ram.r                  |blk_mem_gen_prim_width                    |     3|
|13    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                  |     3|
|14    |              \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9    |     1|
|15    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9  |     1|
|16    |              \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10   |     1|
|17    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|18    |              \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11   |     1|
|19    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|20    |              \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12   |     1|
|21    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|22    |              \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13   |     1|
|23    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|24    |              \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14   |     1|
|25    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized14 |     1|
|26    |              \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15   |     1|
|27    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized15 |     1|
|28    |              \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16   |     1|
|29    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized16 |     1|
|30    |              \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17   |     1|
|31    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized17 |     1|
|32    |              \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18   |     1|
|33    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized18 |     1|
|34    |              \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0    |     1|
|35    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|36    |              \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19   |     1|
|37    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized19 |     1|
|38    |              \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20   |     1|
|39    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized20 |     1|
|40    |              \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21   |     1|
|41    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized21 |     1|
|42    |              \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22   |     1|
|43    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized22 |     1|
|44    |              \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23   |     1|
|45    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized23 |     1|
|46    |              \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24   |     1|
|47    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized24 |     1|
|48    |              \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25   |     1|
|49    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized25 |     1|
|50    |              \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26   |     1|
|51    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized26 |     1|
|52    |              \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27   |     1|
|53    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized27 |     1|
|54    |              \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28   |     1|
|55    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized28 |     1|
|56    |              \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1    |     1|
|57    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|58    |              \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29   |     1|
|59    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized29 |     1|
|60    |              \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30   |     1|
|61    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized30 |     1|
|62    |              \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31   |     1|
|63    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized31 |     1|
|64    |              \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32   |     1|
|65    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized32 |     1|
|66    |              \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33   |     1|
|67    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized33 |     1|
|68    |              \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34   |     3|
|69    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized34 |     3|
|70    |              \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35   |     1|
|71    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized35 |     1|
|72    |              \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36   |     1|
|73    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized36 |     1|
|74    |              \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37   |     1|
|75    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized37 |     1|
|76    |              \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38   |     1|
|77    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized38 |     1|
|78    |              \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2    |     1|
|79    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2  |     1|
|80    |              \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39   |     1|
|81    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized39 |     1|
|82    |              \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40   |     3|
|83    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized40 |     3|
|84    |              \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41   |     1|
|85    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized41 |     1|
|86    |              \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42   |     1|
|87    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized42 |     1|
|88    |              \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43   |     1|
|89    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized43 |     1|
|90    |              \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44   |     1|
|91    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized44 |     1|
|92    |              \ramloop[46].ram.r                 |blk_mem_gen_prim_width__parameterized45   |     1|
|93    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized45 |     1|
|94    |              \ramloop[47].ram.r                 |blk_mem_gen_prim_width__parameterized46   |     3|
|95    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized46 |     3|
|96    |              \ramloop[48].ram.r                 |blk_mem_gen_prim_width__parameterized47   |     2|
|97    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized47 |     2|
|98    |              \ramloop[49].ram.r                 |blk_mem_gen_prim_width__parameterized48   |     2|
|99    |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized48 |     2|
|100   |              \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3    |     3|
|101   |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3  |     3|
|102   |              \ramloop[50].ram.r                 |blk_mem_gen_prim_width__parameterized49   |     2|
|103   |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized49 |     2|
|104   |              \ramloop[51].ram.r                 |blk_mem_gen_prim_width__parameterized50   |     2|
|105   |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized50 |     2|
|106   |              \ramloop[52].ram.r                 |blk_mem_gen_prim_width__parameterized51   |     2|
|107   |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized51 |     2|
|108   |              \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4    |     1|
|109   |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|110   |              \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5    |     1|
|111   |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|112   |              \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6    |     1|
|113   |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6  |     1|
|114   |              \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7    |     1|
|115   |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7  |     1|
|116   |              \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8    |     1|
|117   |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8  |     1|
|118   |    mem_intf                                     |axi_m_mem                                 |   130|
+------+-------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:35 ; elapsed = 00:02:49 . Memory (MB): peak = 941.035 ; gain = 595.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 165 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:02:33 . Memory (MB): peak = 941.035 ; gain = 430.383
Synthesis Optimization Complete : Time (s): cpu = 00:02:36 ; elapsed = 00:02:49 . Memory (MB): peak = 941.035 ; gain = 595.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 415 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 32 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  LD => LDCE: 32 instances
  LDC => LDCE (inverted pins: G): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
311 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:02:52 . Memory (MB): peak = 941.035 ; gain = 607.285
INFO: [Common 17-1381] The checkpoint 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/MB_Validation/MB_Validation.runs/vi_sys_IPU_0_0_synth_1/vi_sys_IPU_0_0.dcp' has been generated.
