Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Processador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Processador.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Processador"
Output Format                      : NGC
Target Device                      : xc7a100t-2-csg324

---- Source Options
Top Module Name                    : Processador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\ROM.vhd" into library work
Parsing entity <ROM>.
Parsing architecture <Behavioral> of entity <rom>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\RegistoDeFlags.vhd" into library work
Parsing entity <RegistoDeFlags>.
Parsing architecture <Behavioral> of entity <registodeflags>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\RegistoB.vhd" into library work
Parsing entity <RegistoB>.
Parsing architecture <Behavioral> of entity <registob>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\RegistoA.vhd" into library work
Parsing entity <RegistoA>.
Parsing architecture <Behavioral> of entity <registoa>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\PC.vhd" into library work
Parsing entity <PC>.
Parsing architecture <Behavioral> of entity <pc>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\Mux_PC.vhd" into library work
Parsing entity <Mux_PC>.
Parsing architecture <Behavioral> of entity <mux_pc>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\MultiplexerDosRegistos.vhd" into library work
Parsing entity <MUX_R>.
Parsing architecture <Behavioral> of entity <mux_r>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\GestorDePerifericos.vhd" into library work
Parsing entity <GestorDePerifericos>.
Parsing architecture <Behavioral> of entity <gestordeperifericos>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\nunoo\Documents\XilinxProjects\P1\Processador.vhd" into library work
Parsing entity <Processador>.
Parsing architecture <Struct> of entity <processador>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Processador> (architecture <Struct>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\nunoo\Documents\XilinxProjects\P1\Processador.vhd" Line 107: Using initial value '.' for operando1nor since it is never assigned

Elaborating entity <GestorDePerifericos> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX_R> (architecture <Behavioral>) from library <work>.

Elaborating entity <RegistoA> (architecture <Behavioral>) from library <work>.

Elaborating entity <RegistoB> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <RegistoDeFlags> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux_PC> (architecture <Behavioral>) from library <work>.

Elaborating entity <PC> (architecture <Behavioral>) from library <work>.

Elaborating entity <ROM> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Processador>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\Processador.vhd".
    Summary:
	no macro.
Unit <Processador> synthesized.

Synthesizing Unit <GestorDePerifericos>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\GestorDePerifericos.vhd".
    Found 8-bit register for signal <POUT>.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Latch(s).
Unit <GestorDePerifericos> synthesized.

Synthesizing Unit <MUX_R>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\MultiplexerDosRegistos.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <Dados_R> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_R> synthesized.

Synthesizing Unit <RegistoA>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\RegistoA.vhd".
    Found 8-bit register for signal <Operando1>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <RegistoA> synthesized.

Synthesizing Unit <RegistoB>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\RegistoB.vhd".
    Found 8-bit register for signal <Operando2>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <RegistoB> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\ALU.vhd".
    Found 8-bit adder for signal <Operando1[7]_Operando2[7]_add_0_OUT> created at line 20.
    Found 8-bit subtractor for signal <GND_18_o_GND_18_o_sub_2_OUT<7:0>> created at line 21.
    Found 1-bit 6-to-1 multiplexer for signal <SEL_ALU[2]_X_18_o_Mux_14_o> created at line 19.
    Found 1-bit 6-to-1 multiplexer for signal <SEL_ALU[2]_X_18_o_Mux_16_o> created at line 19.
    Found 1-bit 6-to-1 multiplexer for signal <SEL_ALU[2]_X_18_o_Mux_18_o> created at line 19.
    Found 1-bit 6-to-1 multiplexer for signal <SEL_ALU[2]_X_18_o_Mux_20_o> created at line 19.
    Found 1-bit 6-to-1 multiplexer for signal <SEL_ALU[2]_X_18_o_Mux_22_o> created at line 19.
    Found 1-bit 6-to-1 multiplexer for signal <SEL_ALU[2]_X_18_o_Mux_24_o> created at line 19.
    Found 1-bit 6-to-1 multiplexer for signal <SEL_ALU[2]_X_18_o_Mux_26_o> created at line 19.
    Found 1-bit 6-to-1 multiplexer for signal <SEL_ALU[2]_X_18_o_Mux_28_o> created at line 19.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <E_FLAG<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <E_FLAG<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <E_FLAG<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <E_FLAG<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <E_FLAG<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator greater for signal <Operando1[7]_Operando2[7]_LessThan_7_o> created at line 27
    Found 8-bit comparator equal for signal <Operando1[7]_Operando2[7]_equal_9_o> created at line 30
    Found 8-bit comparator greater for signal <Operando2[7]_Operando1[7]_LessThan_11_o> created at line 33
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 Latch(s).
	inferred   3 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <RegistoDeFlags>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\RegistoDeFlags.vhd".
    Found 1-bit register for signal <S_FLAG>.
    Found 1-bit 5-to-1 multiplexer for signal <SEL_FLAG[2]_X_32_o_Mux_0_o> created at line 19.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <RegistoDeFlags> synthesized.

Synthesizing Unit <Mux_PC>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\Mux_PC.vhd".
    Found 1-bit 7-to-1 multiplexer for signal <ESCR_PC> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_PC> synthesized.

Synthesizing Unit <PC>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\PC.vhd".
    Found 8-bit register for signal <Endereco>.
    Found 8-bit adder for signal <Constante[7]_GND_34_o_add_0_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <ROM>.
    Related source file is "C:\Users\nunoo\Documents\XilinxProjects\P1\ROM.vhd".
    Found 32x15-bit Read Only RAM for signal <_n0045>
    Summary:
	inferred   1 RAM(s).
Unit <ROM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x15-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 5
 1-bit register                                        : 1
 8-bit register                                        : 4
# Latches                                              : 21
 1-bit latch                                           : 21
# Comparators                                          : 3
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 5-to-1 multiplexer                              : 1
 1-bit 6-to-1 multiplexer                              : 8
 1-bit 7-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ROM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0045> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcode>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x15-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 33
 Flip-Flops                                            : 33
# Comparators                                          : 3
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 5-to-1 multiplexer                              : 1
 1-bit 6-to-1 multiplexer                              : 8
 1-bit 7-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <GestorDePerifericos> ...

Optimizing unit <Processador> ...

Optimizing unit <PC> ...

Optimizing unit <RegistoA> ...

Optimizing unit <RegistoB> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Processador, actual ratio is 0.
FlipFlop RegA/Operando1_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop RegA/Operando1_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop RegA/Operando1_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop RegA/Operando1_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop RegA/Operando1_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop RegA/Operando1_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop RegA/Operando1_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop RegA/Operando1_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Processador.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 162
#      GND                         : 1
#      LUT2                        : 21
#      LUT3                        : 11
#      LUT4                        : 4
#      LUT5                        : 36
#      LUT6                        : 56
#      MUXCY                       : 14
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 62
#      FDCE                        : 8
#      FDE                         : 33
#      LD                          : 13
#      LD_1                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 33
#      OBUF                        : 25

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              46  out of  126800     0%  
 Number of Slice LUTs:                  128  out of  63400     0%  
    Number used as Logic:               128  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    138
   Number with an unused Flip Flop:      92  out of    138    66%  
   Number with an unused LUT:            10  out of    138     7%  
   Number of fully used LUT-FF pairs:    36  out of    138    26%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    210    28%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+------------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)        | Load  |
-----------------------------------------------------------------------------+------------------------------+-------+
clk                                                                          | BUFGP                        | 41    |
ESCR_P(ROMD/Mram__n004531:O)                                                 | NONE(*)(gestorPer/Dados_IN_0)| 8     |
ALUR/SEL_ALU[2]_PWR_20_o_Mux_31_o(ALUR/Mmux_SEL_ALU[2]_PWR_20_o_Mux_31_o16:O)| NONE(*)(ALUR/E_FLAG_0)       | 5     |
ALUR/SEL_ALU[2]_PWR_12_o_Mux_15_o(ALUR/SEL_ALU[2]_PWR_12_o_Mux_15_o1:O)      | NONE(*)(ALUR/Resultado_0)    | 8     |
-----------------------------------------------------------------------------+------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.144ns (Maximum Frequency: 466.516MHz)
   Minimum input arrival time before clock: 3.076ns
   Maximum output required time after clock: 0.754ns
   Maximum combinational path delay: 1.355ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.144ns (frequency: 466.516MHz)
  Total number of paths / destination ports: 120 / 24
-------------------------------------------------------------------------
Delay:               2.144ns (Levels of Logic = 3)
  Source:            RegA/Operando1_5 (FF)
  Destination:       PC1/Endereco_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: RegA/Operando1_5 to PC1/Endereco_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             15   0.398   0.417  RegA/Operando1_5 (RegA/Operando1_5)
     MUXF7:S->O            3   0.377   0.369  PC1/ESCR_PC_inv5_SW2 (N31)
     LUT5:I4->O            1   0.105   0.357  PC1/ESCR_PC_inv6_rstpot_SW13 (N51)
     LUT6:I5->O            1   0.105   0.000  PC1/Endereco_2_dpot (PC1/Endereco_2_dpot)
     FDCE:D                    0.015          PC1/Endereco_2
    ----------------------------------------
    Total                      2.144ns (1.000ns logic, 1.144ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 682 / 82
-------------------------------------------------------------------------
Offset:              3.076ns (Levels of Logic = 5)
  Source:            Constante<0> (PAD)
  Destination:       PC1/Endereco_7 (FF)
  Destination Clock: clk rising

  Data Path: Constante<0> to PC1/Endereco_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.660  Constante_0_IBUF (Constante_0_IBUF)
     LUT3:I0->O           10   0.105   0.407  PC1/Constante[7]_GND_34_o_add_0_OUT<3>11 (PC1/Constante[7]_GND_34_o_add_0_OUT<3>_bdd0)
     LUT6:I5->O            3   0.105   0.792  PC1/Constante[7]_GND_34_o_add_0_OUT<7>1 (PC1/Constante[7]_GND_34_o_add_0_OUT<7>)
     LUT5:I0->O            1   0.105   0.780  PC1/ESCR_PC_inv6_rstpot_SW3 (N38)
     LUT6:I1->O            1   0.105   0.000  PC1/Endereco_7_dpot (PC1/Endereco_7_dpot)
     FDCE:D                    0.015          PC1/Endereco_7
    ----------------------------------------
    Total                      3.076ns (0.436ns logic, 2.640ns route)
                                       (14.2% logic, 85.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ESCR_P'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.340ns (Levels of Logic = 1)
  Source:            PIN<0> (PAD)
  Destination:       gestorPer/Dados_IN_0 (LATCH)
  Destination Clock: ESCR_P rising

  Data Path: PIN<0> to gestorPer/Dados_IN_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.339  PIN_0_IBUF (PIN_0_IBUF)
     LD_1:D                   -0.015          gestorPer/Dados_IN_0
    ----------------------------------------
    Total                      0.340ns (0.001ns logic, 0.339ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ALUR/SEL_ALU[2]_PWR_12_o_Mux_15_o'
  Total number of paths / destination ports: 160 / 8
-------------------------------------------------------------------------
Offset:              2.426ns (Levels of Logic = 4)
  Source:            opcode<4> (PAD)
  Destination:       ALUR/Resultado_4 (LATCH)
  Destination Clock: ALUR/SEL_ALU[2]_PWR_12_o_Mux_15_o falling

  Data Path: opcode<4> to ALUR/Resultado_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.001   0.910  opcode_4_IBUF (opcode_4_IBUF)
     LUT5:I0->O           10   0.105   0.843  ROMD/Mram__n0045112 (ROMD/Mram__n00451)
     LUT6:I0->O            1   0.105   0.357  ALUR/Mmux_SEL_ALU[2]_X_18_o_Mux_20_o11 (ALUR/Mmux_SEL_ALU[2]_X_18_o_Mux_20_o1)
     LUT5:I4->O            1   0.105   0.000  ALUR/Mmux_SEL_ALU[2]_X_18_o_Mux_20_o12 (ALUR/SEL_ALU[2]_X_18_o_Mux_20_o)
     LD:D                     -0.015          ALUR/Resultado_4
    ----------------------------------------
    Total                      2.426ns (0.316ns logic, 2.110ns route)
                                       (13.0% logic, 87.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              0.754ns (Levels of Logic = 1)
  Source:            PC1/Endereco_7 (FF)
  Destination:       Endereco<7> (PAD)
  Source Clock:      clk rising

  Data Path: PC1/Endereco_7 to Endereco<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.398   0.356  PC1/Endereco_7 (PC1/Endereco_7)
     OBUF:I->O                 0.000          Endereco_7_OBUF (Endereco<7>)
    ----------------------------------------
    Total                      0.754ns (0.398ns logic, 0.356ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Delay:               1.355ns (Levels of Logic = 3)
  Source:            opcode<2> (PAD)
  Destination:       WR (PAD)

  Data Path: opcode<2> to WR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   0.001   0.910  opcode_2_IBUF (opcode_2_IBUF)
     LUT5:I0->O            1   0.105   0.339  ROMD/Mram__n004571 (WR_OBUF)
     OBUF:I->O                 0.000          WR_OBUF (WR)
    ----------------------------------------
    Total                      1.355ns (0.106ns logic, 1.249ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ALUR/SEL_ALU[2]_PWR_12_o_Mux_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.971|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ALUR/SEL_ALU[2]_PWR_20_o_Mux_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.763|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
ALUR/SEL_ALU[2]_PWR_12_o_Mux_15_o|         |    1.559|         |         |
ALUR/SEL_ALU[2]_PWR_20_o_Mux_31_o|         |    2.008|         |         |
ESCR_P                           |    1.464|         |         |         |
clk                              |    2.144|         |         |         |
---------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.42 secs
 
--> 

Total memory usage is 4618808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    2 (   0 filtered)

