// Seed: 1670306920
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout tri1 id_1;
  assign id_1 = id_3;
  assign id_1 = -1 - id_3;
  assign module_1.id_1 = 0;
  logic id_4;
  wire  id_5;
  wire  id_6;
endmodule
module module_1 (
    input  uwire id_0
    , id_5,
    input  uwire id_1,
    output wire  id_2,
    input  uwire id_3
);
  logic id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4 = id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4
  );
endmodule
