Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SPI2.v" in library work
Compiling verilog file "display.v" in library work
Module <SPI2> compiled
Compiling verilog file "Digipot_ctrl.v" in library work
Module <display> compiled
Compiling verilog file "Dac_ctrl.v" in library work
Module <Digipot_ctrl> compiled
Compiling verilog file "Control.v" in library work
Module <Dac_ctrl> compiled
Compiling verilog file "Clk_div.v" in library work
Module <Control> compiled
Compiling verilog file "Top.v" in library work
Module <Clk_div> compiled
Module <Top> compiled
No errors in compilation
Analysis of file <"Top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Top> in library <work>.

Analyzing hierarchy for module <Clk_div> in library <work>.

Analyzing hierarchy for module <display> in library <work>.

Analyzing hierarchy for module <Control> in library <work>.

Analyzing hierarchy for module <Digipot_ctrl> in library <work>.

Analyzing hierarchy for module <Dac_ctrl> in library <work>.

Analyzing hierarchy for module <SPI2> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Top>.
Module <Top> is correct for synthesis.
 
Analyzing module <Clk_div> in library <work>.
Module <Clk_div> is correct for synthesis.
 
Analyzing module <display> in library <work>.
Module <display> is correct for synthesis.
 
Analyzing module <Control> in library <work>.
Module <Control> is correct for synthesis.
 
Analyzing module <Digipot_ctrl> in library <work>.
WARNING:Xst:905 - "Digipot_ctrl.v" line 52: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mux>, <cs>
Module <Digipot_ctrl> is correct for synthesis.
 
Analyzing module <Dac_ctrl> in library <work>.
Module <Dac_ctrl> is correct for synthesis.
 
Analyzing module <SPI2> in library <work>.
Module <SPI2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Clk_div>.
    Related source file is "Clk_div.v".
    Found 1-bit register for signal <clk_out>.
    Found 1-bit register for signal <clk_m>.
    Found 16-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <Clk_div> synthesized.


Synthesizing Unit <display>.
    Related source file is "display.v".
    Found 4-bit register for signal <an>.
    Found 7-bit register for signal <seg>.
    Found 1-of-4 decoder for signal <an$mux0000> created at line 39.
    Found 2-bit up counter for signal <cont_ss>.
    Found 7-bit 4-to-1 multiplexer for signal <seg$mux0000> created at line 39.
    Summary:
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   7 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <display> synthesized.


Synthesizing Unit <Control>.
    Related source file is "Control.v".
    Found 4x7-bit ROM for signal <seg$mux0000> created at line 58.
    Found 8-bit register for signal <data_out>.
    Found 8-bit register for signal <dato_dpot>.
    Found 16-bit register for signal <dato_dac>.
    Found 1-bit register for signal <ctrl_dac>.
    Found 1-bit register for signal <ctrl_dpot>.
    Found 7-bit register for signal <seg>.
    Found 2-bit register for signal <mux_dpot>.
    Found 8-bit up counter for signal <count>.
    Found 8-bit comparator lessequal for signal <count$cmp_le0000> created at line 95.
    Found 8-bit adder for signal <count$mux0000>.
    Found 8-bit comparator greatequal for signal <ctrl_dac$cmp_ge0000> created at line 92.
    Found 8-bit comparator greater for signal <ctrl_dac$cmp_gt0000> created at line 86.
    Found 8-bit comparator less for signal <ctrl_dac$cmp_lt0000> created at line 92.
    Found 8-bit comparator greatequal for signal <ctrl_dpot$cmp_ge0000> created at line 101.
    Found 8-bit comparator greater for signal <ctrl_dpot$cmp_gt0000> created at line 95.
    Found 8-bit comparator less for signal <ctrl_dpot$cmp_lt0000> created at line 101.
    Found 16-bit subtractor for signal <dato_dac$addsub0000> created at line 71.
    Found 8-bit subtractor for signal <dato_dpot$addsub0000> created at line 74.
    Found 1-bit register for signal <estado>.
    Found 2-bit subtractor for signal <mux_dpot$addsub0000> created at line 76.
    Found 16-bit adder for signal <old_dato_dac_6$addsub0000> created at line 70.
    Found 8-bit adder for signal <old_dato_dpot_8$addsub0000> created at line 73.
    Found 2-bit adder for signal <old_mux_dpot_9$addsub0000> created at line 75.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  44 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <Control> synthesized.


Synthesizing Unit <Digipot_ctrl>.
    Related source file is "Digipot_ctrl.v".
    Found 1-bit 4-to-1 multiplexer for signal <cs1>.
    Found 1-bit 4-to-1 multiplexer for signal <cs2>.
    Found 1-bit 4-to-1 multiplexer for signal <cs3>.
    Found 1-bit register for signal <sdi>.
    Found 8-bit register for signal <count>.
    Found 8-bit comparator greatequal for signal <count$cmp_ge0000> created at line 74.
    Found 8-bit up counter for signal <count2>.
    Found 8-bit comparator greatequal for signal <count2$cmp_ge0000> created at line 99.
    Found 1-bit register for signal <cs>.
    Found 8-bit comparator greatequal for signal <cs$cmp_ge0000> created at line 72.
    Found 8-bit comparator less for signal <cs$cmp_lt0000> created at line 68.
    Found 8-bit adder for signal <old_count2_12$add0000> created at line 98.
    Summary:
	inferred   1 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <Digipot_ctrl> synthesized.


Synthesizing Unit <Dac_ctrl>.
    Related source file is "Dac_ctrl.v".
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sdi>.
    Found 8-bit register for signal <count_clk>.
    Found 8-bit comparator greatequal for signal <count_clk$cmp_ge0000> created at line 51.
    Found 8-bit up counter for signal <count_data>.
    Found 8-bit comparator greatequal for signal <count_data$cmp_ge0000> created at line 84.
    Found 8-bit adder for signal <old_count_data_15$add0000> created at line 83.
    Found 8-bit comparator greatequal for signal <sync$cmp_ge0000> created at line 46.
    Found 8-bit comparator lessequal for signal <sync$cmp_le0000> created at line 42.
    Summary:
	inferred   1 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <Dac_ctrl> synthesized.


Synthesizing Unit <SPI2>.
    Related source file is "SPI2.v".
    Found 8-bit register for signal <data_in>.
    Found 3-bit register for signal <CSr>.
    Found 8-bit register for signal <data>.
    Found 8-bit register for signal <i>.
    Found 8-bit adder for signal <i$addsub0000> created at line 89.
    Found 3-bit register for signal <SCKr>.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <SPI2> synthesized.


Synthesizing Unit <Top>.
    Related source file is "Top.v".
WARNING:Xst:646 - Signal <clk_12M> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <MUX_REF1>.
    Found 1-bit register for signal <MUX_REF2>.
    Found 1-bit register for signal <MUX_REF3>.
    Found 1-bit 4-to-1 multiplexer for signal <MUX_REF1$mux0000> created at line 101.
    Found 1-bit 4-to-1 multiplexer for signal <MUX_REF2$mux0000> created at line 101.
    Found 1-bit 4-to-1 multiplexer for signal <MUX_REF3$mux0000> created at line 101.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x7-bit ROM                                           : 1
# Adders/Subtractors                                   : 13
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 2-bit adder                                           : 2
 2-bit subtractor                                      : 1
 8-bit adder                                           : 7
 8-bit subtractor                                      : 1
# Counters                                             : 5
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 8-bit up counter                                      : 3
# Registers                                            : 26
 1-bit register                                        : 12
 16-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 2
 4-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 7
# Comparators                                          : 15
 8-bit comparator greatequal                           : 8
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 3
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 7
 1-bit 4-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <data_out_4> has a constant value of 0 in block <instance_name>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_out_5> has a constant value of 0 in block <instance_name>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_out_7> has a constant value of 0 in block <instance_name>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Control>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_seg_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <Control> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x7-bit ROM                                           : 1
# Adders/Subtractors                                   : 13
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 2-bit adder                                           : 2
 2-bit subtractor                                      : 1
 8-bit adder                                           : 7
 8-bit subtractor                                      : 1
# Counters                                             : 5
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 8-bit up counter                                      : 3
# Registers                                            : 110
 Flip-Flops                                            : 110
# Comparators                                          : 15
 8-bit comparator greatequal                           : 8
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 3
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 7
 1-bit 4-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <data_out_4> has a constant value of 0 in block <Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_5> has a constant value of 0 in block <Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_7> has a constant value of 0 in block <Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mod1/clk_out> of sequential type is unconnected in block <Top>.
WARNING:Xst:1293 - FF/Latch <seg_1> has a constant value of 0 in block <Control>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <seg_0> in Unit <Control> is equivalent to the following FF/Latch, which will be removed : <seg_3> 

Optimizing unit <Top> ...

Optimizing unit <display> ...

Optimizing unit <Control> ...

Optimizing unit <Digipot_ctrl> ...
WARNING:Xst:1293 - FF/Latch <count_6> has a constant value of 0 in block <Digipot_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_7> has a constant value of 0 in block <Digipot_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_6> has a constant value of 0 in block <Digipot_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_7> has a constant value of 0 in block <Digipot_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_6> has a constant value of 0 in block <Digipot_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_7> has a constant value of 0 in block <Digipot_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_6> has a constant value of 0 in block <Digipot_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_7> has a constant value of 0 in block <Digipot_ctrl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Dac_ctrl> ...
WARNING:Xst:1293 - FF/Latch <count_clk_7> has a constant value of 0 in block <Dac_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_clk_7> has a constant value of 0 in block <Dac_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_clk_7> has a constant value of 0 in block <Dac_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_clk_7> has a constant value of 0 in block <Dac_ctrl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <SPI2> ...
WARNING:Xst:1293 - FF/Latch <shows/seg_1> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <shows/seg_3> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <shows/seg_0> 
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 3.

Final Macro Processing ...

Processing Unit <Top> :
	Found 2-bit shift register for signal <mod7/CSr_1>.
	Found 2-bit shift register for signal <mod7/SCKr_1>.
Unit <Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 137
 Flip-Flops                                            : 137
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 44

Cell Usage :
# BELS                             : 425
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 30
#      LUT2                        : 31
#      LUT2_L                      : 2
#      LUT3                        : 63
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 103
#      LUT4_D                      : 10
#      LUT4_L                      : 23
#      MUXCY                       : 66
#      MUXF5                       : 15
#      VCC                         : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 139
#      FD                          : 56
#      FDE                         : 26
#      FDR                         : 39
#      FDRE                        : 8
#      FDRS                        : 2
#      FDS                         : 6
#      FDSE                        : 2
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 43
#      IBUF                        : 4
#      OBUF                        : 39
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      144  out of   4656     3%  
 Number of Slice Flip Flops:            136  out of   9312     1%  
 Number of 4 input LUTs:                272  out of   9312     2%  
    Number used as logic:               270
    Number used as Shift registers:       2
 Number of IOs:                          44
 Number of bonded IOBs:                  44  out of    232    18%  
    IOB Flip Flops:                       3
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)             | Load  |
-----------------------------------+-----------------------------------+-------+
clk                                | BUFGP                             | 80    |
mod1/clk_m                         | NONE(shows/cont_ss_1)             | 11    |
tx_send1(mod7/tx_send1:O)          | BUFG(*)(instance_name/dato_dpot_7)| 32    |
mod2/count_1                       | NONE(mod2/count2_7)               | 9     |
mod5/count_clk_1                   | NONE(mod5/count_data_7)           | 9     |
-----------------------------------+-----------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.886ns (Maximum Frequency: 126.807MHz)
   Minimum input arrival time before clock: 2.936ns
   Maximum output required time after clock: 6.123ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.638ns (frequency: 130.924MHz)
  Total number of paths / destination ports: 1248 / 130
-------------------------------------------------------------------------
Delay:               7.638ns (Levels of Logic = 12)
  Source:            instance_name/count_2 (FF)
  Destination:       instance_name/count_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: instance_name/count_2 to instance_name/count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.591   0.844  instance_name/count_2 (instance_name/count_2)
     LUT4_L:I0->LO         1   0.704   0.135  instance_name/ctrl_dac_cmp_gt00001 (instance_name/ctrl_dac_cmp_gt00001)
     LUT3:I2->O            3   0.704   0.535  instance_name/count_not00011_SW0 (N29)
     LUT4_D:I3->O          7   0.704   0.787  instance_name/count_not00011 (instance_name/count_and0000)
     LUT2:I1->O            1   0.704   0.000  instance_name/Mcount_count_lut<0> (instance_name/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.464   0.000  instance_name/Mcount_count_cy<0> (instance_name/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Mcount_count_cy<1> (instance_name/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Mcount_count_cy<2> (instance_name/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Mcount_count_cy<3> (instance_name/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Mcount_count_cy<4> (instance_name/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Mcount_count_cy<5> (instance_name/Mcount_count_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  instance_name/Mcount_count_cy<6> (instance_name/Mcount_count_cy<6>)
     XORCY:CI->O           1   0.804   0.000  instance_name/Mcount_count_xor<7> (instance_name/Mcount_count7)
     FDRE:D                    0.308          instance_name/count_7
    ----------------------------------------
    Total                      7.638ns (5.337ns logic, 2.301ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mod1/clk_m'
  Clock period: 3.683ns (frequency: 271.518MHz)
  Total number of paths / destination ports: 21 / 13
-------------------------------------------------------------------------
Delay:               3.683ns (Levels of Logic = 1)
  Source:            shows/cont_ss_1 (FF)
  Destination:       shows/seg_6 (FF)
  Source Clock:      mod1/clk_m rising
  Destination Clock: mod1/clk_m rising

  Data Path: shows/cont_ss_1 to shows/seg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.591   0.808  shows/cont_ss_1 (shows/cont_ss_1)
     LUT2:I0->O            6   0.704   0.669  shows/Mdecod_an_mux000031 (shows/an_mux0000<0>)
     FDR:R                     0.911          shows/seg_6
    ----------------------------------------
    Total                      3.683ns (2.206ns logic, 1.477ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tx_send1'
  Clock period: 7.886ns (frequency: 126.807MHz)
  Total number of paths / destination ports: 1233 / 32
-------------------------------------------------------------------------
Delay:               7.886ns (Levels of Logic = 20)
  Source:            instance_name/dato_dac_0 (FF)
  Destination:       instance_name/dato_dac_15 (FF)
  Source Clock:      tx_send1 rising
  Destination Clock: tx_send1 rising

  Data Path: instance_name/dato_dac_0 to instance_name/dato_dac_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.591   0.666  instance_name/dato_dac_0 (instance_name/dato_dac_0)
     LUT2:I1->O            1   0.704   0.000  instance_name/Madd_old_dato_dac_6_addsub0000_lut<0> (instance_name/Madd_old_dato_dac_6_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  instance_name/Madd_old_dato_dac_6_addsub0000_cy<0> (instance_name/Madd_old_dato_dac_6_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Madd_old_dato_dac_6_addsub0000_cy<1> (instance_name/Madd_old_dato_dac_6_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Madd_old_dato_dac_6_addsub0000_cy<2> (instance_name/Madd_old_dato_dac_6_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Madd_old_dato_dac_6_addsub0000_cy<3> (instance_name/Madd_old_dato_dac_6_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Madd_old_dato_dac_6_addsub0000_cy<4> (instance_name/Madd_old_dato_dac_6_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Madd_old_dato_dac_6_addsub0000_cy<5> (instance_name/Madd_old_dato_dac_6_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Madd_old_dato_dac_6_addsub0000_cy<6> (instance_name/Madd_old_dato_dac_6_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Madd_old_dato_dac_6_addsub0000_cy<7> (instance_name/Madd_old_dato_dac_6_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Madd_old_dato_dac_6_addsub0000_cy<8> (instance_name/Madd_old_dato_dac_6_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Madd_old_dato_dac_6_addsub0000_cy<9> (instance_name/Madd_old_dato_dac_6_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Madd_old_dato_dac_6_addsub0000_cy<10> (instance_name/Madd_old_dato_dac_6_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Madd_old_dato_dac_6_addsub0000_cy<11> (instance_name/Madd_old_dato_dac_6_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Madd_old_dato_dac_6_addsub0000_cy<12> (instance_name/Madd_old_dato_dac_6_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Madd_old_dato_dac_6_addsub0000_cy<13> (instance_name/Madd_old_dato_dac_6_addsub0000_cy<13>)
     XORCY:CI->O           2   0.804   0.451  instance_name/Madd_old_dato_dac_6_addsub0000_xor<14> (instance_name/old_dato_dac_6_addsub0000<14>)
     LUT4:I3->O            1   0.704   0.000  instance_name/Msub_dato_dac_addsub0000_lut<14> (instance_name/Msub_dato_dac_addsub0000_lut<14>)
     MUXCY:S->O            0   0.464   0.000  instance_name/Msub_dato_dac_addsub0000_cy<14> (instance_name/Msub_dato_dac_addsub0000_cy<14>)
     XORCY:CI->O           1   0.804   0.455  instance_name/Msub_dato_dac_addsub0000_xor<15> (instance_name/dato_dac_addsub0000<15>)
     LUT3:I2->O            1   0.704   0.000  instance_name/dato_dac_mux0000<15>1 (instance_name/dato_dac_mux0000<15>)
     FD:D                      0.308          instance_name/dato_dac_15
    ----------------------------------------
    Total                      7.886ns (6.314ns logic, 1.572ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mod2/count_1'
  Clock period: 4.928ns (frequency: 202.922MHz)
  Total number of paths / destination ports: 160 / 17
-------------------------------------------------------------------------
Delay:               4.928ns (Levels of Logic = 2)
  Source:            mod2/count2_3 (FF)
  Destination:       mod2/count2_7 (FF)
  Source Clock:      mod2/count_1 rising
  Destination Clock: mod2/count_1 rising

  Data Path: mod2/count2_3 to mod2/count2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.762  mod2/count2_3 (mod2/count2_3)
     LUT4:I0->O            1   0.704   0.499  mod2/count2_cmp_ge0000124 (mod2/count2_cmp_ge0000124)
     LUT4:I1->O            8   0.704   0.757  mod2/count2_cmp_ge0000166 (mod2/count2_cmp_ge0000)
     FDR:R                     0.911          mod2/count2_0
    ----------------------------------------
    Total                      4.928ns (2.910ns logic, 2.018ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mod5/count_clk_1'
  Clock period: 6.574ns (frequency: 152.114MHz)
  Total number of paths / destination ports: 171 / 17
-------------------------------------------------------------------------
Delay:               6.574ns (Levels of Logic = 4)
  Source:            mod5/count_data_1 (FF)
  Destination:       mod5/count_data_7 (FF)
  Source Clock:      mod5/count_clk_1 rising
  Destination Clock: mod5/count_clk_1 rising

  Data Path: mod5/count_data_1 to mod5/count_data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.591   0.836  mod5/count_data_1 (mod5/count_data_1)
     LUT2_L:I1->LO         1   0.704   0.104  mod5/count_data_or000046 (mod5/count_data_or000046)
     LUT4:I3->O            1   0.704   0.455  mod5/count_data_or000054 (mod5/count_data_or000054)
     LUT3_L:I2->LO         1   0.704   0.104  mod5/count_data_or000070_SW0 (N39)
     LUT4:I3->O            8   0.704   0.757  mod5/count_data_or000070 (mod5/count_data_or0000)
     FDR:R                     0.911          mod5/count_data_0
    ----------------------------------------
    Total                      6.574ns (4.318ns logic, 2.256ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.936ns (Levels of Logic = 2)
  Source:            sw (PAD)
  Destination:       MUX_REF1 (FF)
  Destination Clock: clk rising

  Data Path: sw to MUX_REF1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  sw_IBUF (sw_IBUF)
     LUT2:I0->O            1   0.704   0.000  Mmux_MUX_REF1_mux0000111 (Mmux_MUX_REF1_mux000011)
     FDR:D                     0.308          MUX_REF1
    ----------------------------------------
    Total                      2.936ns (2.230ns logic, 0.706ns route)
                                       (76.0% logic, 24.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              5.597ns (Levels of Logic = 2)
  Source:            mod2/cs (FF)
  Destination:       CS_REF1 (PAD)
  Source Clock:      clk rising

  Data Path: mod2/cs to CS_REF1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             3   0.591   0.610  mod2/cs (mod2/cs)
     LUT3:I1->O            1   0.704   0.420  mod2/Mmux_cs311 (CS_REF3_OBUF)
     OBUF:I->O                 3.272          CS_REF3_OBUF (CS_REF3)
    ----------------------------------------
    Total                      5.597ns (4.567ns logic, 1.030ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mod2/count_1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            mod2/sdi (FF)
  Destination:       SDI_REF (PAD)
  Source Clock:      mod2/count_1 rising

  Data Path: mod2/sdi to SDI_REF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  mod2/sdi (mod2/sdi)
     OBUF:I->O                 3.272          SDI_REF_OBUF (SDI_REF)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mod5/count_clk_1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            mod5/sdi (FF)
  Destination:       SDI_DAC (PAD)
  Source Clock:      mod5/count_clk_1 rising

  Data Path: mod5/sdi to SDI_DAC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  mod5/sdi (mod5/sdi)
     OBUF:I->O                 3.272          SDI_DAC_OBUF (SDI_DAC)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tx_send1'
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Offset:              6.123ns (Levels of Logic = 2)
  Source:            instance_name/mux_dpot_0 (FF)
  Destination:       CS_REF2 (PAD)
  Source Clock:      tx_send1 rising

  Data Path: instance_name/mux_dpot_0 to CS_REF2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.591   1.136  instance_name/mux_dpot_0 (instance_name/mux_dpot_0)
     LUT3:I0->O            1   0.704   0.420  mod2/Mmux_cs211 (CS_REF2_OBUF)
     OBUF:I->O                 3.272          CS_REF2_OBUF (CS_REF2)
    ----------------------------------------
    Total                      6.123ns (4.567ns logic, 1.556ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mod1/clk_m'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            shows/seg_3 (FF)
  Destination:       seg<3> (PAD)
  Source Clock:      mod1/clk_m rising

  Data Path: shows/seg_3 to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  shows/seg_3 (shows/seg_3)
     OBUF:I->O                 3.272          seg_0_OBUF (seg<0>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.52 secs
 
--> 

Total memory usage is 262676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    5 (   0 filtered)

