$date
	Thu Oct 15 07:29:55 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ t $end
$scope module tff_0 $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' t $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
0'
1&
0%
0$
1#
0"
x!
$end
#2
0(
0!
1"
1%
#4
0"
0%
1$
1'
0#
0&
#6
1(
1!
1"
1%
#8
0"
0%
0$
0'
#10
1"
1%
#12
0"
0%
1$
1'
#14
0(
0!
1"
1%
#16
0"
0%
#18
1(
1!
1"
1%
#20
0"
0%
