// Programs
0;CONFIG0.RES0.INSTANCE0;APLHA;

// Variables
0;FB;CONFIG0.RES0.INSTANCE0;CONFIG0.RES0.INSTANCE0;APLHA;
1;VAR;CONFIG0.RES0.INSTANCE0.PWR_PLANT_SWITCH;CONFIG0.RES0.INSTANCE0.PWR_PLANT_SWITCH;BOOL;
2;VAR;CONFIG0.RES0.INSTANCE0.PWR_PLANT;CONFIG0.RES0.INSTANCE0.PWR_PLANT;BOOL;
3;VAR;CONFIG0.RES0.INSTANCE0.PWR_GEN;CONFIG0.RES0.INSTANCE0.PWR_GEN;BOOL;
4;VAR;CONFIG0.RES0.INSTANCE0.PWR_BUILDINGS_ON;CONFIG0.RES0.INSTANCE0.PWR_BUILDINGS_ON;BOOL;
5;VAR;CONFIG0.RES0.INSTANCE0.PWR_BUILDINGS_OFF;CONFIG0.RES0.INSTANCE0.PWR_BUILDINGS_OFF;BOOL;
6;VAR;CONFIG0.RES0.INSTANCE0.PWR_HOSPITAL_ON;CONFIG0.RES0.INSTANCE0.PWR_HOSPITAL_ON;BOOL;
7;VAR;CONFIG0.RES0.INSTANCE0.PWR_HOSPITAL_OFF;CONFIG0.RES0.INSTANCE0.PWR_HOSPITAL_OFF;BOOL;
8;VAR;CONFIG0.RES0.INSTANCE0.ALARM;CONFIG0.RES0.INSTANCE0.ALARM;BOOL;
9;VAR;CONFIG0.RES0.INSTANCE0.ALARM_START;CONFIG0.RES0.INSTANCE0.ALARM_START;BOOL;
10;VAR;CONFIG0.RES0.INSTANCE0.ALARM_RESET;CONFIG0.RES0.INSTANCE0.ALARM_RESET;BOOL;
11;FB;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0;TP_WITH_RESET;
12;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.EN;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.EN;BOOL;
13;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.ENO;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.ENO;BOOL;
14;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.IN;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.IN;BOOL;
15;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.PT;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.PT;TIME;
16;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.RESET;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.RESET;BOOL;
17;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.Q;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.Q;BOOL;
18;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.ET;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.ET;TIME;
19;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.STATE;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.STATE;SINT;
20;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.PREV_IN;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.PREV_IN;BOOL;
21;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.CURRENT_TIME;TIME;
22;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.START_TIME;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.START_TIME;TIME;
23;FB;CONFIG0.RES0.INSTANCE0.TP0;CONFIG0.RES0.INSTANCE0.TP0;TP;
24;VAR;CONFIG0.RES0.INSTANCE0.TP0.EN;CONFIG0.RES0.INSTANCE0.TP0.EN;BOOL;
25;VAR;CONFIG0.RES0.INSTANCE0.TP0.ENO;CONFIG0.RES0.INSTANCE0.TP0.ENO;BOOL;
26;VAR;CONFIG0.RES0.INSTANCE0.TP0.IN;CONFIG0.RES0.INSTANCE0.TP0.IN;BOOL;
27;VAR;CONFIG0.RES0.INSTANCE0.TP0.PT;CONFIG0.RES0.INSTANCE0.TP0.PT;TIME;
28;VAR;CONFIG0.RES0.INSTANCE0.TP0.Q;CONFIG0.RES0.INSTANCE0.TP0.Q;BOOL;
29;VAR;CONFIG0.RES0.INSTANCE0.TP0.ET;CONFIG0.RES0.INSTANCE0.TP0.ET;TIME;
30;VAR;CONFIG0.RES0.INSTANCE0.TP0.STATE;CONFIG0.RES0.INSTANCE0.TP0.STATE;SINT;
31;VAR;CONFIG0.RES0.INSTANCE0.TP0.PREV_IN;CONFIG0.RES0.INSTANCE0.TP0.PREV_IN;BOOL;
32;VAR;CONFIG0.RES0.INSTANCE0.TP0.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TP0.CURRENT_TIME;TIME;
33;VAR;CONFIG0.RES0.INSTANCE0.TP0.START_TIME;CONFIG0.RES0.INSTANCE0.TP0.START_TIME;TIME;
34;VAR;CONFIG0.RES0.INSTANCE0.INPUT_VALUE_GEN;CONFIG0.RES0.INSTANCE0.INPUT_VALUE_GEN;INT;
35;VAR;CONFIG0.RES0.INSTANCE0.INPUT_VALUE_PWR;CONFIG0.RES0.INSTANCE0.INPUT_VALUE_PWR;INT;
36;VAR;CONFIG0.RES0.INSTANCE0.THRESHOLD_MIN_GEN;CONFIG0.RES0.INSTANCE0.THRESHOLD_MIN_GEN;INT;
37;VAR;CONFIG0.RES0.INSTANCE0.THRESHOLD_MIN_PWR;CONFIG0.RES0.INSTANCE0.THRESHOLD_MIN_PWR;INT;
38;VAR;CONFIG0.RES0.INSTANCE0.THRESHOLD_MIN_OUTPUT_GEN;CONFIG0.RES0.INSTANCE0.THRESHOLD_MIN_OUTPUT_GEN;BOOL;
39;VAR;CONFIG0.RES0.INSTANCE0.THRESHOLD_MIN_OUTPUT_PWR;CONFIG0.RES0.INSTANCE0.THRESHOLD_MIN_OUTPUT_PWR;BOOL;
40;FB;CONFIG0.RES0.INSTANCE0.CTU0;CONFIG0.RES0.INSTANCE0.CTU0;CTU;
41;VAR;CONFIG0.RES0.INSTANCE0.CTU0.EN;CONFIG0.RES0.INSTANCE0.CTU0.EN;BOOL;
42;VAR;CONFIG0.RES0.INSTANCE0.CTU0.ENO;CONFIG0.RES0.INSTANCE0.CTU0.ENO;BOOL;
43;VAR;CONFIG0.RES0.INSTANCE0.CTU0.CU;CONFIG0.RES0.INSTANCE0.CTU0.CU;BOOL;
44;VAR;CONFIG0.RES0.INSTANCE0.CTU0.R;CONFIG0.RES0.INSTANCE0.CTU0.R;BOOL;
45;VAR;CONFIG0.RES0.INSTANCE0.CTU0.PV;CONFIG0.RES0.INSTANCE0.CTU0.PV;INT;
46;VAR;CONFIG0.RES0.INSTANCE0.CTU0.Q;CONFIG0.RES0.INSTANCE0.CTU0.Q;BOOL;
47;VAR;CONFIG0.RES0.INSTANCE0.CTU0.CV;CONFIG0.RES0.INSTANCE0.CTU0.CV;INT;
48;FB;CONFIG0.RES0.INSTANCE0.CTU0.CU_T;CONFIG0.RES0.INSTANCE0.CTU0.CU_T;R_TRIG;
49;VAR;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.EN;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.EN;BOOL;
50;VAR;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.ENO;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.ENO;BOOL;
51;VAR;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.CLK;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.CLK;BOOL;
52;VAR;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.Q;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.Q;BOOL;
53;VAR;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.M;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.M;BOOL;
54;VAR;CONFIG0.RES0.INSTANCE0.TEMP_UP;CONFIG0.RES0.INSTANCE0.TEMP_UP;BOOL;
55;VAR;CONFIG0.RES0.INSTANCE0.TEMP_DOWN;CONFIG0.RES0.INSTANCE0.TEMP_DOWN;BOOL;
56;VAR;CONFIG0.RES0.INSTANCE0.MAX_TEMP;CONFIG0.RES0.INSTANCE0.MAX_TEMP;INT;
57;VAR;CONFIG0.RES0.INSTANCE0.CURRENT_TEMP;CONFIG0.RES0.INSTANCE0.CURRENT_TEMP;INT;
58;VAR;CONFIG0.RES0.INSTANCE0.TEMP_PULSE;CONFIG0.RES0.INSTANCE0.TEMP_PULSE;BOOL;
59;FB;CONFIG0.RES0.INSTANCE0.TP2;CONFIG0.RES0.INSTANCE0.TP2;TP;
60;VAR;CONFIG0.RES0.INSTANCE0.TP2.EN;CONFIG0.RES0.INSTANCE0.TP2.EN;BOOL;
61;VAR;CONFIG0.RES0.INSTANCE0.TP2.ENO;CONFIG0.RES0.INSTANCE0.TP2.ENO;BOOL;
62;VAR;CONFIG0.RES0.INSTANCE0.TP2.IN;CONFIG0.RES0.INSTANCE0.TP2.IN;BOOL;
63;VAR;CONFIG0.RES0.INSTANCE0.TP2.PT;CONFIG0.RES0.INSTANCE0.TP2.PT;TIME;
64;VAR;CONFIG0.RES0.INSTANCE0.TP2.Q;CONFIG0.RES0.INSTANCE0.TP2.Q;BOOL;
65;VAR;CONFIG0.RES0.INSTANCE0.TP2.ET;CONFIG0.RES0.INSTANCE0.TP2.ET;TIME;
66;VAR;CONFIG0.RES0.INSTANCE0.TP2.STATE;CONFIG0.RES0.INSTANCE0.TP2.STATE;SINT;
67;VAR;CONFIG0.RES0.INSTANCE0.TP2.PREV_IN;CONFIG0.RES0.INSTANCE0.TP2.PREV_IN;BOOL;
68;VAR;CONFIG0.RES0.INSTANCE0.TP2.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TP2.CURRENT_TIME;TIME;
69;VAR;CONFIG0.RES0.INSTANCE0.TP2.START_TIME;CONFIG0.RES0.INSTANCE0.TP2.START_TIME;TIME;
70;FB;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1;TP_WITH_RESET;
71;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.EN;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.EN;BOOL;
72;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.ENO;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.ENO;BOOL;
73;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.IN;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.IN;BOOL;
74;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.PT;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.PT;TIME;
75;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.RESET;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.RESET;BOOL;
76;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.Q;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.Q;BOOL;
77;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.ET;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.ET;TIME;
78;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.STATE;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.STATE;SINT;
79;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.PREV_IN;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.PREV_IN;BOOL;
80;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.CURRENT_TIME;TIME;
81;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.START_TIME;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.START_TIME;TIME;
82;VAR;CONFIG0.RES0.INSTANCE0.TEMP_THRESHOLD;CONFIG0.RES0.INSTANCE0.TEMP_THRESHOLD;INT;
83;VAR;CONFIG0.RES0.INSTANCE0.TEMP_ALARM;CONFIG0.RES0.INSTANCE0.TEMP_ALARM;BOOL;
84;VAR;CONFIG0.RES0.INSTANCE0.MAX_TEMP_ALARM;CONFIG0.RES0.INSTANCE0.MAX_TEMP_ALARM;BOOL;
85;VAR;CONFIG0.RES0.INSTANCE0.GEN_FULL;CONFIG0.RES0.INSTANCE0.GEN_FULL;INT;
86;VAR;CONFIG0.RES0.INSTANCE0.FUEL_VALUE;CONFIG0.RES0.INSTANCE0.FUEL_VALUE;INT;
87;VAR;CONFIG0.RES0.INSTANCE0.GEN_EMPTY;CONFIG0.RES0.INSTANCE0.GEN_EMPTY;BOOL;
88;VAR;CONFIG0.RES0.INSTANCE0.GEN_EMPTY_PULSE;CONFIG0.RES0.INSTANCE0.GEN_EMPTY_PULSE;BOOL;
89;FB;CONFIG0.RES0.INSTANCE0.CTD0;CONFIG0.RES0.INSTANCE0.CTD0;CTD;
90;VAR;CONFIG0.RES0.INSTANCE0.CTD0.EN;CONFIG0.RES0.INSTANCE0.CTD0.EN;BOOL;
91;VAR;CONFIG0.RES0.INSTANCE0.CTD0.ENO;CONFIG0.RES0.INSTANCE0.CTD0.ENO;BOOL;
92;VAR;CONFIG0.RES0.INSTANCE0.CTD0.CD;CONFIG0.RES0.INSTANCE0.CTD0.CD;BOOL;
93;VAR;CONFIG0.RES0.INSTANCE0.CTD0.LD;CONFIG0.RES0.INSTANCE0.CTD0.LD;BOOL;
94;VAR;CONFIG0.RES0.INSTANCE0.CTD0.PV;CONFIG0.RES0.INSTANCE0.CTD0.PV;INT;
95;VAR;CONFIG0.RES0.INSTANCE0.CTD0.Q;CONFIG0.RES0.INSTANCE0.CTD0.Q;BOOL;
96;VAR;CONFIG0.RES0.INSTANCE0.CTD0.CV;CONFIG0.RES0.INSTANCE0.CTD0.CV;INT;
97;FB;CONFIG0.RES0.INSTANCE0.CTD0.CD_T;CONFIG0.RES0.INSTANCE0.CTD0.CD_T;R_TRIG;
98;VAR;CONFIG0.RES0.INSTANCE0.CTD0.CD_T.EN;CONFIG0.RES0.INSTANCE0.CTD0.CD_T.EN;BOOL;
99;VAR;CONFIG0.RES0.INSTANCE0.CTD0.CD_T.ENO;CONFIG0.RES0.INSTANCE0.CTD0.CD_T.ENO;BOOL;
100;VAR;CONFIG0.RES0.INSTANCE0.CTD0.CD_T.CLK;CONFIG0.RES0.INSTANCE0.CTD0.CD_T.CLK;BOOL;
101;VAR;CONFIG0.RES0.INSTANCE0.CTD0.CD_T.Q;CONFIG0.RES0.INSTANCE0.CTD0.CD_T.Q;BOOL;
102;VAR;CONFIG0.RES0.INSTANCE0.CTD0.CD_T.M;CONFIG0.RES0.INSTANCE0.CTD0.CD_T.M;BOOL;
103;FB;CONFIG0.RES0.INSTANCE0.TP1;CONFIG0.RES0.INSTANCE0.TP1;TP;
104;VAR;CONFIG0.RES0.INSTANCE0.TP1.EN;CONFIG0.RES0.INSTANCE0.TP1.EN;BOOL;
105;VAR;CONFIG0.RES0.INSTANCE0.TP1.ENO;CONFIG0.RES0.INSTANCE0.TP1.ENO;BOOL;
106;VAR;CONFIG0.RES0.INSTANCE0.TP1.IN;CONFIG0.RES0.INSTANCE0.TP1.IN;BOOL;
107;VAR;CONFIG0.RES0.INSTANCE0.TP1.PT;CONFIG0.RES0.INSTANCE0.TP1.PT;TIME;
108;VAR;CONFIG0.RES0.INSTANCE0.TP1.Q;CONFIG0.RES0.INSTANCE0.TP1.Q;BOOL;
109;VAR;CONFIG0.RES0.INSTANCE0.TP1.ET;CONFIG0.RES0.INSTANCE0.TP1.ET;TIME;
110;VAR;CONFIG0.RES0.INSTANCE0.TP1.STATE;CONFIG0.RES0.INSTANCE0.TP1.STATE;SINT;
111;VAR;CONFIG0.RES0.INSTANCE0.TP1.PREV_IN;CONFIG0.RES0.INSTANCE0.TP1.PREV_IN;BOOL;
112;VAR;CONFIG0.RES0.INSTANCE0.TP1.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TP1.CURRENT_TIME;TIME;
113;VAR;CONFIG0.RES0.INSTANCE0.TP1.START_TIME;CONFIG0.RES0.INSTANCE0.TP1.START_TIME;TIME;
114;FB;CONFIG0.RES0.INSTANCE0.TP3;CONFIG0.RES0.INSTANCE0.TP3;TP;
115;VAR;CONFIG0.RES0.INSTANCE0.TP3.EN;CONFIG0.RES0.INSTANCE0.TP3.EN;BOOL;
116;VAR;CONFIG0.RES0.INSTANCE0.TP3.ENO;CONFIG0.RES0.INSTANCE0.TP3.ENO;BOOL;
117;VAR;CONFIG0.RES0.INSTANCE0.TP3.IN;CONFIG0.RES0.INSTANCE0.TP3.IN;BOOL;
118;VAR;CONFIG0.RES0.INSTANCE0.TP3.PT;CONFIG0.RES0.INSTANCE0.TP3.PT;TIME;
119;VAR;CONFIG0.RES0.INSTANCE0.TP3.Q;CONFIG0.RES0.INSTANCE0.TP3.Q;BOOL;
120;VAR;CONFIG0.RES0.INSTANCE0.TP3.ET;CONFIG0.RES0.INSTANCE0.TP3.ET;TIME;
121;VAR;CONFIG0.RES0.INSTANCE0.TP3.STATE;CONFIG0.RES0.INSTANCE0.TP3.STATE;SINT;
122;VAR;CONFIG0.RES0.INSTANCE0.TP3.PREV_IN;CONFIG0.RES0.INSTANCE0.TP3.PREV_IN;BOOL;
123;VAR;CONFIG0.RES0.INSTANCE0.TP3.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TP3.CURRENT_TIME;TIME;
124;VAR;CONFIG0.RES0.INSTANCE0.TP3.START_TIME;CONFIG0.RES0.INSTANCE0.TP3.START_TIME;TIME;
125;VAR;CONFIG0.RES0.INSTANCE0.FUEL_RESET;CONFIG0.RES0.INSTANCE0.FUEL_RESET;BOOL;
126;VAR;CONFIG0.RES0.INSTANCE0.MAX_PWR_PLANT;CONFIG0.RES0.INSTANCE0.MAX_PWR_PLANT;INT;
127;VAR;CONFIG0.RES0.INSTANCE0.VAPE_SMOKE;CONFIG0.RES0.INSTANCE0.VAPE_SMOKE;BOOL;
128;FB;CONFIG0.RES0.INSTANCE0.TON0;CONFIG0.RES0.INSTANCE0.TON0;TON;
129;VAR;CONFIG0.RES0.INSTANCE0.TON0.EN;CONFIG0.RES0.INSTANCE0.TON0.EN;BOOL;
130;VAR;CONFIG0.RES0.INSTANCE0.TON0.ENO;CONFIG0.RES0.INSTANCE0.TON0.ENO;BOOL;
131;VAR;CONFIG0.RES0.INSTANCE0.TON0.IN;CONFIG0.RES0.INSTANCE0.TON0.IN;BOOL;
132;VAR;CONFIG0.RES0.INSTANCE0.TON0.PT;CONFIG0.RES0.INSTANCE0.TON0.PT;TIME;
133;VAR;CONFIG0.RES0.INSTANCE0.TON0.Q;CONFIG0.RES0.INSTANCE0.TON0.Q;BOOL;
134;VAR;CONFIG0.RES0.INSTANCE0.TON0.ET;CONFIG0.RES0.INSTANCE0.TON0.ET;TIME;
135;VAR;CONFIG0.RES0.INSTANCE0.TON0.STATE;CONFIG0.RES0.INSTANCE0.TON0.STATE;SINT;
136;VAR;CONFIG0.RES0.INSTANCE0.TON0.PREV_IN;CONFIG0.RES0.INSTANCE0.TON0.PREV_IN;BOOL;
137;VAR;CONFIG0.RES0.INSTANCE0.TON0.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TON0.CURRENT_TIME;TIME;
138;VAR;CONFIG0.RES0.INSTANCE0.TON0.START_TIME;CONFIG0.RES0.INSTANCE0.TON0.START_TIME;TIME;
139;VAR;CONFIG0.RES0.INSTANCE0.PWR_PLANT_BROKE;CONFIG0.RES0.INSTANCE0.PWR_PLANT_BROKE;BOOL;
140;FB;CONFIG0.RES0.INSTANCE0.R_TRIG1;CONFIG0.RES0.INSTANCE0.R_TRIG1;R_TRIG;
141;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.EN;CONFIG0.RES0.INSTANCE0.R_TRIG1.EN;BOOL;
142;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.ENO;CONFIG0.RES0.INSTANCE0.R_TRIG1.ENO;BOOL;
143;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.CLK;CONFIG0.RES0.INSTANCE0.R_TRIG1.CLK;BOOL;
144;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.Q;CONFIG0.RES0.INSTANCE0.R_TRIG1.Q;BOOL;
145;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.M;CONFIG0.RES0.INSTANCE0.R_TRIG1.M;BOOL;
146;FB;CONFIG0.RES0.INSTANCE0.R_TRIG2;CONFIG0.RES0.INSTANCE0.R_TRIG2;R_TRIG;
147;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG2.EN;CONFIG0.RES0.INSTANCE0.R_TRIG2.EN;BOOL;
148;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG2.ENO;CONFIG0.RES0.INSTANCE0.R_TRIG2.ENO;BOOL;
149;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG2.CLK;CONFIG0.RES0.INSTANCE0.R_TRIG2.CLK;BOOL;
150;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG2.Q;CONFIG0.RES0.INSTANCE0.R_TRIG2.Q;BOOL;
151;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG2.M;CONFIG0.RES0.INSTANCE0.R_TRIG2.M;BOOL;
152;VAR;CONFIG0.RES0.INSTANCE0._TMP_GT5_OUT;CONFIG0.RES0.INSTANCE0._TMP_GT5_OUT;BOOL;
153;VAR;CONFIG0.RES0.INSTANCE0._TMP_GT92_OUT;CONFIG0.RES0.INSTANCE0._TMP_GT92_OUT;BOOL;
154;VAR;CONFIG0.RES0.INSTANCE0._TMP_GT12_OUT;CONFIG0.RES0.INSTANCE0._TMP_GT12_OUT;BOOL;
155;VAR;CONFIG0.RES0.INSTANCE0._TMP_GT22_OUT;CONFIG0.RES0.INSTANCE0._TMP_GT22_OUT;BOOL;


// Ticktime
20000000
