#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 25 16:16:02 2022
# Process ID: 26852
# Current directory: F:/FKNV/height_ds_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15216 F:\FKNV\height_ds_test\height_ds_test.xpr
# Log file: F:/FKNV/height_ds_test/vivado.log
# Journal file: F:/FKNV/height_ds_test\vivado.jou
# Running On: CY-20210824MCYK, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 16805 MB
#-----------------------------------------------------------
start_gui
open_project F:/FKNV/height_ds_test/height_ds_test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at F:/XILINX2021.2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/XILINX2021.2/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1453.707 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: height_d
INFO: [Device 21-403] Loading part xc7z020clg400-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1963.941 ; gain = 340.906
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'height_d' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
WARNING: [Synth 8-153] case item 12'b0000xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:25]
WARNING: [Synth 8-153] case item 12'b0001xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:25]
WARNING: [Synth 8-153] case item 12'b001xxxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:25]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (1#1) [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'P' does not match port width (36) of module 'mult_gen_0' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:38]
INFO: [Synth 8-6155] done synthesizing module 'height_d' (2#1) [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2020.105 ; gain = 397.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.004 ; gain = 419.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.004 ; gain = 419.969
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/FKNV/height_ds_test/height_ds_test.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'height_get'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2076.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2102.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2156.695 ; gain = 533.660
11 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2156.695 ; gain = 702.988
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'refresh_design' was cancelled
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2242.094 ; gain = 52.051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'height_d' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
WARNING: [Synth 8-153] case item 12'b0000xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:25]
WARNING: [Synth 8-153] case item 12'b0001xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:25]
WARNING: [Synth 8-153] case item 12'b001xxxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:25]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (1#1) [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'P' does not match port width (36) of module 'mult_gen_0' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:38]
INFO: [Synth 8-6155] done synthesizing module 'height_d' (2#1) [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2278.680 ; gain = 88.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2301.582 ; gain = 111.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2301.582 ; gain = 111.539
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/FKNV/height_ds_test/height_ds_test.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'height_get'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2321.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2321.508 ; gain = 131.465
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2321.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'height_d' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
WARNING: [Synth 8-153] case item 12'b0000xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:25]
WARNING: [Synth 8-153] case item 12'b0001xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:25]
WARNING: [Synth 8-153] case item 12'b001xxxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:25]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (1#1) [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'P' does not match port width (36) of module 'mult_gen_0' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:38]
INFO: [Synth 8-6155] done synthesizing module 'height_d' (2#1) [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2321.508 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2321.508 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2321.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/FKNV/height_ds_test/height_ds_test.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'height_get'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2337.332 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2337.332 ; gain = 15.824
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2337.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'height_d' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
WARNING: [Synth 8-153] case item 12'b0000xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:25]
WARNING: [Synth 8-153] case item 12'b0001xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:25]
WARNING: [Synth 8-153] case item 12'b001xxxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:25]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (1#1) [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'P' does not match port width (36) of module 'mult_gen_0' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:38]
INFO: [Synth 8-6155] done synthesizing module 'height_d' (2#1) [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2337.332 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2337.332 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2337.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/FKNV/height_ds_test/height_ds_test.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'height_get'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2351.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2351.426 ; gain = 14.094
launch_runs synth_1 -jobs 12
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Apr 25 19:09:17 2022] Launched synth_1...
Run output will be captured here: F:/FKNV/height_ds_test/height_ds_test.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'f:/FKNV/height_ds_test/height_ds_test.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'height_get'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2351.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
INFO: [Project 1-1160] Copying file F:/FKNV/height_ds_test/height_ds_test.runs/synth_1/height_d.dcp to F:/FKNV/height_ds_test/height_ds_test.srcs/utils_1/imports/synth_1 and adding it to utils fileset
current_design rtl_1
close_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: height_d
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.660 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'height_d' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
WARNING: [Synth 8-153] case item 12'b0000xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:30]
WARNING: [Synth 8-153] case item 12'b0001xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:30]
WARNING: [Synth 8-153] case item 12'b001xxxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:30]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (1#1) [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'P' does not match port width (36) of module 'mult_gen_0' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'not_bmp_height_reg' and it is trimmed from '36' to '24' bits. [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:17]
INFO: [Synth 8-6155] done synthesizing module 'height_d' (2#1) [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2882.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2882.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2882.660 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/FKNV/height_ds_test/height_ds_test.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'height_get'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2882.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2882.660 ; gain = 0.000
10 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2882.660 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.660 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'height_d' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
WARNING: [Synth 8-153] case item 12'b0000xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:37]
WARNING: [Synth 8-153] case item 12'b0001xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:37]
WARNING: [Synth 8-153] case item 12'b001xxxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:37]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (1#1) [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'P' does not match port width (36) of module 'mult_gen_0' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'not_bmp_height_reg' and it is trimmed from '36' to '24' bits. [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:24]
INFO: [Synth 8-6155] done synthesizing module 'height_d' (2#1) [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2882.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2891.621 ; gain = 8.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2891.621 ; gain = 8.961
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/FKNV/height_ds_test/height_ds_test.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'height_get'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2911.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2911.582 ; gain = 28.922
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2911.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'height_d' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
WARNING: [Synth 8-153] case item 12'b0000xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:37]
WARNING: [Synth 8-153] case item 12'b0001xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:37]
WARNING: [Synth 8-153] case item 12'b001xxxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:37]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (1#1) [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'P' does not match port width (36) of module 'mult_gen_0' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'not_bmp_height_reg' and it is trimmed from '36' to '24' bits. [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:24]
INFO: [Synth 8-6155] done synthesizing module 'height_d' (2#1) [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2911.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2911.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2911.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/FKNV/height_ds_test/height_ds_test.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'height_get'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2911.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2911.582 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2911.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'height_d' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
WARNING: [Synth 8-153] case item 12'b0000xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:37]
WARNING: [Synth 8-153] case item 12'b0001xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:37]
WARNING: [Synth 8-153] case item 12'b001xxxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:37]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (1#1) [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'P' does not match port width (36) of module 'mult_gen_0' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'not_bmp_height_reg' and it is trimmed from '36' to '24' bits. [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:24]
INFO: [Synth 8-6155] done synthesizing module 'height_d' (2#1) [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2911.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2911.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2911.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/FKNV/height_ds_test/height_ds_test.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'height_get'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2927.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2927.699 ; gain = 16.117
file mkdir F:/FKNV/height_ds_test/height_ds_test.srcs/constrs_1
file mkdir F:/FKNV/height_ds_test/height_ds_test.srcs/constrs_1/new
close [ open F:/FKNV/height_ds_test/height_ds_test.srcs/constrs_1/new/height_ds_test.xdc w ]
add_files -fileset constrs_1 F:/FKNV/height_ds_test/height_ds_test.srcs/constrs_1/new/height_ds_test.xdc
launch_runs synth_1 -jobs 12
[Mon Apr 25 19:31:14 2022] Launched synth_1...
Run output will be captured here: F:/FKNV/height_ds_test/height_ds_test.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'f:/FKNV/height_ds_test/height_ds_test.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'height_get'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2931.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/FKNV/height_ds_test/height_ds_test.srcs/constrs_1/new/height_ds_test.xdc]
Finished Parsing XDC File [F:/FKNV/height_ds_test/height_ds_test.srcs/constrs_1/new/height_ds_test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2931.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: height_d
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2977.680 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'height_d' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
WARNING: [Synth 8-153] case item 12'b0000xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:37]
WARNING: [Synth 8-153] case item 12'b0001xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:37]
WARNING: [Synth 8-153] case item 12'b001xxxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:37]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (1#1) [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'P' does not match port width (36) of module 'mult_gen_0' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'not_bmp_height_reg' and it is trimmed from '36' to '24' bits. [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:24]
INFO: [Synth 8-6155] done synthesizing module 'height_d' (2#1) [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2977.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2977.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2977.680 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/FKNV/height_ds_test/height_ds_test.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'height_get'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2977.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/FKNV/height_ds_test/height_ds_test.srcs/constrs_1/new/height_ds_test.xdc]
Finished Parsing XDC File [F:/FKNV/height_ds_test/height_ds_test.srcs/constrs_1/new/height_ds_test.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2977.680 ; gain = 0.000
10 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2977.680 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'f:/FKNV/height_ds_test/height_ds_test.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'height_get'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2977.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/FKNV/height_ds_test/height_ds_test.srcs/constrs_1/new/height_ds_test.xdc]
Finished Parsing XDC File [F:/FKNV/height_ds_test/height_ds_test.srcs/constrs_1/new/height_ds_test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

export_ip_user_files -of_objects  [get_files F:/FKNV/height_ds_test/height_ds_test.srcs/constrs_1/new/height_ds_test.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 F:/FKNV/height_ds_test/height_ds_test.srcs/constrs_1/new/height_ds_test.xdc
file delete -force F:/FKNV/height_ds_test/height_ds_test.srcs/constrs_1/new/height_ds_test.xdc
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'f:/FKNV/height_ds_test/height_ds_test.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'height_get'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2999.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2999.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file F:/FKNV/height_ds_test/height_ds_test.srcs/utils_1/imports/synth_1/height_d.dcp with file F:/FKNV/height_ds_test/height_ds_test.runs/synth_1/height_d.dcp
launch_runs synth_1 -jobs 12
[Mon Apr 25 19:35:16 2022] Launched synth_1...
Run output will be captured here: F:/FKNV/height_ds_test/height_ds_test.runs/synth_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: height_d
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3000.957 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'height_d' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
WARNING: [Synth 8-153] case item 12'b0000xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:37]
WARNING: [Synth 8-153] case item 12'b0001xxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:37]
WARNING: [Synth 8-153] case item 12'b001xxxxxxxxx will never be executed [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:37]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (1#1) [F:/FKNV/height_ds_test/.Xil/Vivado-26852-CY-20210824MCYK/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'P' does not match port width (36) of module 'mult_gen_0' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'not_bmp_height_reg' and it is trimmed from '36' to '24' bits. [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:24]
INFO: [Synth 8-6155] done synthesizing module 'height_d' (2#1) [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3000.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3000.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3000.957 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/FKNV/height_ds_test/height_ds_test.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'height_get'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3000.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3000.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3000.957 ; gain = 0.000
10 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3000.957 ; gain = 0.000
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file F:/FKNV/height_ds_test/height_ds_test.srcs/utils_1/imports/synth_1/height_d.dcp with file F:/FKNV/height_ds_test/height_ds_test.runs/synth_1/height_d.dcp
launch_runs synth_1 -jobs 12
[Mon Apr 25 19:37:37 2022] Launched synth_1...
Run output will be captured here: F:/FKNV/height_ds_test/height_ds_test.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'f:/FKNV/height_ds_test/height_ds_test.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'height_get'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3000.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3000.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close [ open F:/FKNV/height_ds_test/height_ds_test.srcs/constrs_1/new/height_ds_test.xdc w ]
add_files -fileset constrs_1 F:/FKNV/height_ds_test/height_ds_test.srcs/constrs_1/new/height_ds_test.xdc
close_design
file mkdir F:/FKNV/height_ds_test/height_ds_test.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/FKNV/height_ds_test/height_ds_test.srcs/sim_1/new/height_ds_tb.v w ]
add_files -fileset sim_1 F:/FKNV/height_ds_test/height_ds_test.srcs/sim_1/new/height_ds_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'height_ds_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FKNV/height_ds_test/height_ds_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/XILINX2021.2/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/XILINX2021.2/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'F:/FKNV/height_ds_test/height_ds_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'height_ds_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FKNV/height_ds_test/height_ds_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj height_ds_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module height_d
INFO: [VRFC 10-2458] undeclared symbol not_d, assumed default net type wire [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FKNV/height_ds_test/height_ds_test.srcs/sim_1/new/height_ds_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module height_ds_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FKNV/height_ds_test/height_ds_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj height_ds_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FKNV/height_ds_test/height_ds_test.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_0'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FKNV/height_ds_test/height_ds_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot height_ds_tb_behav xil_defaultlib.height_ds_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/XILINX2021.2/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot height_ds_tb_behav xil_defaultlib.height_ds_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8389] size mismatch in mixed language port association, VHDL port 'p' [F:/FKNV/height_ds_test/height_ds_test.srcs/sources_1/new/height_d.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_17.dsp_pkg
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17 [\mult_gen_v12_0_17(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.height_d
Compiling module xil_defaultlib.height_ds_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot height_ds_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3000.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/FKNV/height_ds_test/height_ds_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "height_ds_tb_behav -key {Behavioral:sim_1:Functional:height_ds_tb} -tclbatch {height_ds_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source height_ds_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'height_ds_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 3000.957 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 25 19:52:13 2022...
