<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP3: muju/externals/freertos/portable/GCC/RISC-V/chip_specific_extensions/Pulpino_Vega_RV32M1RM/freertos_risc_v_chip_specific_extensions.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TP3
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_67e79311aa0cacfaa5b2685e4afe64af.html">muju</a></li><li class="navelem"><a class="el" href="dir_05ce73a3381df79db5ec1287846eaba2.html">externals</a></li><li class="navelem"><a class="el" href="dir_bf94159bc86ef15882825ee81b1307d0.html">freertos</a></li><li class="navelem"><a class="el" href="dir_65a6813d0a826a2546accb9bf6e6d5d0.html">portable</a></li><li class="navelem"><a class="el" href="dir_35fb817c7887fb4a47d3b60036daacd5.html">GCC</a></li><li class="navelem"><a class="el" href="dir_f143f82cd5bb4b9c61e347693d774592.html">RISC-V</a></li><li class="navelem"><a class="el" href="dir_8a1047fbabad871d9f0f91d79f1f7da2.html">chip_specific_extensions</a></li><li class="navelem"><a class="el" href="dir_db1983cd0d06a6cc4b4316920e669435.html">Pulpino_Vega_RV32M1RM</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">freertos_risc_v_chip_specific_extensions.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a8cece78107fce74b824d801a23758568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a8cece78107fce74b824d801a23758568">portasmHAS_MTIME</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8cece78107fce74b824d801a23758568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca86d2a4cd93ebad389e2c767566c1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a>&#160;&#160;&#160;0x7b0</td></tr>
<tr class="separator:aca86d2a4cd93ebad389e2c767566c1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96e11c57269fbc8069e0641ca417212b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a96e11c57269fbc8069e0641ca417212b">lpend0</a>&#160;&#160;&#160;0x7b1</td></tr>
<tr class="separator:a96e11c57269fbc8069e0641ca417212b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa007274da0f58aa628b6ac0d0803fd15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aa007274da0f58aa628b6ac0d0803fd15">lpcount0</a>&#160;&#160;&#160;0x7b2</td></tr>
<tr class="separator:aa007274da0f58aa628b6ac0d0803fd15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad41d103016ebc35ee8f647189529c06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aad41d103016ebc35ee8f647189529c06">lpstart1</a>&#160;&#160;&#160;0x7b4</td></tr>
<tr class="separator:aad41d103016ebc35ee8f647189529c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9afba459d3e301336a97efdd8fa2a886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a9afba459d3e301336a97efdd8fa2a886">lpend1</a>&#160;&#160;&#160;0x7b5</td></tr>
<tr class="separator:a9afba459d3e301336a97efdd8fa2a886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50b8029109ee00fac343444fcbbc5869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a50b8029109ee00fac343444fcbbc5869">lpcount1</a>&#160;&#160;&#160;0x7b6</td></tr>
<tr class="separator:a50b8029109ee00fac343444fcbbc5869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41b22fc6ecbacfe77be96505ed7bb8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a>&#160;&#160;&#160;6 /* Must be even number on 32-bit cores. */</td></tr>
<tr class="separator:a41b22fc6ecbacfe77be96505ed7bb8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ae2c10d5d25714392e6892219afc14223"><td class="memItemLeft" align="right" valign="top">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *portWORD_SIZE csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> (<a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a>) sw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ad44aa7602aa1fa67e481934d0c585915">t1</a></td></tr>
<tr class="separator:ae2c10d5d25714392e6892219afc14223"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a14be8bfd31329e2be76c29d1a6e027fc"><td class="memItemLeft" align="right" valign="top">macro portasmSAVE_ADDITIONAL_REGISTERS addi&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a></td></tr>
<tr class="separator:a14be8bfd31329e2be76c29d1a6e027fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36c71cd554fa9d6248534841af6e2d68"><td class="memItemLeft" align="right" valign="top">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a36c71cd554fa9d6248534841af6e2d68">t0</a></td></tr>
<tr class="separator:a36c71cd554fa9d6248534841af6e2d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad44aa7602aa1fa67e481934d0c585915"><td class="memItemLeft" align="right" valign="top">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ad44aa7602aa1fa67e481934d0c585915">t1</a></td></tr>
<tr class="separator:ad44aa7602aa1fa67e481934d0c585915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada0a1ad9560e3bf0f37c72787b1dbc1f"><td class="memItemLeft" align="right" valign="top">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ada0a1ad9560e3bf0f37c72787b1dbc1f">t2</a></td></tr>
<tr class="separator:ada0a1ad9560e3bf0f37c72787b1dbc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ecf22387b8d8149e64dbfd1b7a2329c"><td class="memItemLeft" align="right" valign="top">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a4ecf22387b8d8149e64dbfd1b7a2329c">t3</a></td></tr>
<tr class="separator:a4ecf22387b8d8149e64dbfd1b7a2329c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38765a1c86685ab362c5e7047efa0c08"><td class="memItemLeft" align="right" valign="top">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a38765a1c86685ab362c5e7047efa0c08">t4</a></td></tr>
<tr class="separator:a38765a1c86685ab362c5e7047efa0c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07ed03e4fd915e4251ea4ad726857657"><td class="memItemLeft" align="right" valign="top">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a07ed03e4fd915e4251ea4ad726857657">t5</a></td></tr>
<tr class="separator:a07ed03e4fd915e4251ea4ad726857657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e9c94679c53e464a3bee961dd42914"><td class="memItemLeft" align="right" valign="top">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr lpend0 csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a36c71cd554fa9d6248534841af6e2d68">t0</a> csrw&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a></td></tr>
<tr class="separator:a74e9c94679c53e464a3bee961dd42914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d8dbb2695c4a3ad3749e446a2daa07"><td class="memItemLeft" align="right" valign="top">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr lpcount0 csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a36c71cd554fa9d6248534841af6e2d68">t0</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ad44aa7602aa1fa67e481934d0c585915">t1</a> csrw&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a></td></tr>
<tr class="separator:ac7d8dbb2695c4a3ad3749e446a2daa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c226e32fcf965262f4ef918a69fc822"><td class="memItemLeft" align="right" valign="top">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr lpstart1 csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a36c71cd554fa9d6248534841af6e2d68">t0</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ad44aa7602aa1fa67e481934d0c585915">t1</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ada0a1ad9560e3bf0f37c72787b1dbc1f">t2</a> csrw&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a></td></tr>
<tr class="separator:a0c226e32fcf965262f4ef918a69fc822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a069f6df796b5c79a7981c0b40685ce84"><td class="memItemLeft" align="right" valign="top">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr lpend1 csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a36c71cd554fa9d6248534841af6e2d68">t0</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ad44aa7602aa1fa67e481934d0c585915">t1</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ada0a1ad9560e3bf0f37c72787b1dbc1f">t2</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a4ecf22387b8d8149e64dbfd1b7a2329c">t3</a> csrw&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a></td></tr>
<tr class="separator:a069f6df796b5c79a7981c0b40685ce84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b8e489f77c6831f918a2f5dae1cfd00"><td class="memItemLeft" align="right" valign="top">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr lpcount1 sw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a36c71cd554fa9d6248534841af6e2d68">t0</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ad44aa7602aa1fa67e481934d0c585915">t1</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ada0a1ad9560e3bf0f37c72787b1dbc1f">t2</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a4ecf22387b8d8149e64dbfd1b7a2329c">t3</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a38765a1c86685ab362c5e7047efa0c08">t4</a> csrw&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a></td></tr>
<tr class="separator:a7b8e489f77c6831f918a2f5dae1cfd00"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aa007274da0f58aa628b6ac0d0803fd15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa007274da0f58aa628b6ac0d0803fd15">&#9670;&nbsp;</a></span>lpcount0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define lpcount0&#160;&#160;&#160;0x7b2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00067">67</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a50b8029109ee00fac343444fcbbc5869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50b8029109ee00fac343444fcbbc5869">&#9670;&nbsp;</a></span>lpcount1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define lpcount1&#160;&#160;&#160;0x7b6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00070">70</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a96e11c57269fbc8069e0641ca417212b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96e11c57269fbc8069e0641ca417212b">&#9670;&nbsp;</a></span>lpend0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define lpend0&#160;&#160;&#160;0x7b1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00066">66</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a9afba459d3e301336a97efdd8fa2a886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9afba459d3e301336a97efdd8fa2a886">&#9670;&nbsp;</a></span>lpend1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define lpend1&#160;&#160;&#160;0x7b5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00069">69</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="aca86d2a4cd93ebad389e2c767566c1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca86d2a4cd93ebad389e2c767566c1aa">&#9670;&nbsp;</a></span>lpstart0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define lpstart0&#160;&#160;&#160;0x7b0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00065">65</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="aad41d103016ebc35ee8f647189529c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad41d103016ebc35ee8f647189529c06">&#9670;&nbsp;</a></span>lpstart1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define lpstart1&#160;&#160;&#160;0x7b4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00068">68</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a41b22fc6ecbacfe77be96505ed7bb8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41b22fc6ecbacfe77be96505ed7bb8d6">&#9670;&nbsp;</a></span>portasmADDITIONAL_CONTEXT_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portasmADDITIONAL_CONTEXT_SIZE&#160;&#160;&#160;6 /* Must be even number on 32-bit cores. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00073">73</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a8cece78107fce74b824d801a23758568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cece78107fce74b824d801a23758568">&#9670;&nbsp;</a></span>portasmHAS_MTIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portasmHAS_MTIME&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00062">62</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ae2c10d5d25714392e6892219afc14223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2c10d5d25714392e6892219afc14223">&#9670;&nbsp;</a></span>portWORD_SIZE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *portWORD_SIZE csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw * portWORD_SIZE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ac7d8dbb2695c4a3ad3749e446a2daa07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d8dbb2695c4a3ad3749e446a2daa07">&#9670;&nbsp;</a></span>lpcount0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a>* <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr lpcount0 csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a36c71cd554fa9d6248534841af6e2d68">t0</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ad44aa7602aa1fa67e481934d0c585915">t1</a> csrw lpcount0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00101">101</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a7b8e489f77c6831f918a2f5dae1cfd00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b8e489f77c6831f918a2f5dae1cfd00">&#9670;&nbsp;</a></span>lpcount1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a>* <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr lpcount1 sw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a36c71cd554fa9d6248534841af6e2d68">t0</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ad44aa7602aa1fa67e481934d0c585915">t1</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ada0a1ad9560e3bf0f37c72787b1dbc1f">t2</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a4ecf22387b8d8149e64dbfd1b7a2329c">t3</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a38765a1c86685ab362c5e7047efa0c08">t4</a> csrw lpcount1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00101">101</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a74e9c94679c53e464a3bee961dd42914"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e9c94679c53e464a3bee961dd42914">&#9670;&nbsp;</a></span>lpend0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a>* <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr lpend0 csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a36c71cd554fa9d6248534841af6e2d68">t0</a> csrw lpend0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00101">101</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a069f6df796b5c79a7981c0b40685ce84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a069f6df796b5c79a7981c0b40685ce84">&#9670;&nbsp;</a></span>lpend1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a>* <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr lpend1 csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a36c71cd554fa9d6248534841af6e2d68">t0</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ad44aa7602aa1fa67e481934d0c585915">t1</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ada0a1ad9560e3bf0f37c72787b1dbc1f">t2</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a4ecf22387b8d8149e64dbfd1b7a2329c">t3</a> csrw lpend1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00101">101</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a0c226e32fcf965262f4ef918a69fc822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c226e32fcf965262f4ef918a69fc822">&#9670;&nbsp;</a></span>lpstart1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a>* <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr lpstart1 csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a36c71cd554fa9d6248534841af6e2d68">t0</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ad44aa7602aa1fa67e481934d0c585915">t1</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ada0a1ad9560e3bf0f37c72787b1dbc1f">t2</a> csrw lpstart1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00101">101</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a14be8bfd31329e2be76c29d1a6e027fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14be8bfd31329e2be76c29d1a6e027fc">&#9670;&nbsp;</a></span>sp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a36c71cd554fa9d6248534841af6e2d68">t0</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ad44aa7602aa1fa67e481934d0c585915">t1</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ada0a1ad9560e3bf0f37c72787b1dbc1f">t2</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a4ecf22387b8d8149e64dbfd1b7a2329c">t3</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a38765a1c86685ab362c5e7047efa0c08">t4</a> csrw <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a07ed03e4fd915e4251ea4ad726857657">t5</a> addi sp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00077">77</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a36c71cd554fa9d6248534841af6e2d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36c71cd554fa9d6248534841af6e2d68">&#9670;&nbsp;</a></span>t0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> *<a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a7b8e489f77c6831f918a2f5dae1cfd00">lpcount1</a> sw t0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00077">77</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="ad44aa7602aa1fa67e481934d0c585915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad44aa7602aa1fa67e481934d0c585915">&#9670;&nbsp;</a></span>t1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a>* <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr t1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00077">77</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="ada0a1ad9560e3bf0f37c72787b1dbc1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada0a1ad9560e3bf0f37c72787b1dbc1f">&#9670;&nbsp;</a></span>t2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a>* <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr t2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00077">77</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a4ecf22387b8d8149e64dbfd1b7a2329c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ecf22387b8d8149e64dbfd1b7a2329c">&#9670;&nbsp;</a></span>t3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a>* <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr t3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00077">77</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a38765a1c86685ab362c5e7047efa0c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38765a1c86685ab362c5e7047efa0c08">&#9670;&nbsp;</a></span>t4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a>* <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr t4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00077">77</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
<a id="a07ed03e4fd915e4251ea4ad726857657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07ed03e4fd915e4251ea4ad726857657">&#9670;&nbsp;</a></span>t5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">macro portasmSAVE_ADDITIONAL_REGISTERS addi <a class="el" href="_r_v32_i___c_l_i_n_t__no__extensions_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a>* <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a74e9c94679c53e464a3bee961dd42914">lpend0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ac7d8dbb2695c4a3ad3749e446a2daa07">lpcount0</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">lpstart1</a> csrr <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a069f6df796b5c79a7981c0b40685ce84">lpend1</a> csrr t5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00077">77</a> of file <a class="el" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html">freertos_risc_v_chip_specific_extensions.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
