{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617574934748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617574934753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 04 15:22:14 2021 " "Processing started: Sun Apr 04 15:22:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617574934753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617574934753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617574934753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1617574935911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_subsystem_w_histogram.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_subsystem_w_histogram.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_subsystem_w_histogram " "Found entity 1: audio_subsystem_w_histogram" {  } { { "audio_subsystem_w_histogram.qxp" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/audio_subsystem_w_histogram.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574943516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574943516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_subsystem_no_histogram.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_subsystem_no_histogram.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_subsystem_no_histogram " "Found entity 1: audio_subsystem_no_histogram" {  } { { "audio_subsystem_no_histogram.qxp" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/audio_subsystem_no_histogram.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574943556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574943556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574943713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574943713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveform_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveform_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 waveform_gen-rtl " "Found design unit 1: waveform_gen-rtl" {  } { { "waveform_gen.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/waveform_gen.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944052 ""} { "Info" "ISGN_ENTITY_NAME" "1 waveform_gen " "Found entity 1: waveform_gen" {  } { { "waveform_gen.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/waveform_gen.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincos_lut-rtl " "Found design unit 1: sincos_lut-rtl" {  } { { "sincos_lut.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sincos_lut.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944056 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincos_lut " "Found entity 1: sincos_lut" {  } { { "sincos_lut.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sincos_lut.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram1.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram1 " "Found entity 1: sdram1" {  } { { "sdram1.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plot_graph.v 1 1 " "Found 1 design units, including 1 entities, in source file plot_graph.v" { { "Info" "ISGN_ENTITY_NAME" "1 plot_graph " "Found entity 1: plot_graph" {  } { { "plot_graph.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/plot_graph.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944059 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "frecGen.v " "Can't analyze file -- file frecGen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1617574944062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffxii_lb_cursor2.v 1 1 " "Found 1 design units, including 1 entities, in source file ffxii_lb_cursor2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFXII_LB_Cursor2 " "Found entity 1: FFXII_LB_Cursor2" {  } { { "FFXII_LB_Cursor2.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/FFXII_LB_Cursor2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffxii_lb_cursor.v 1 1 " "Found 1 design units, including 1 entities, in source file ffxii_lb_cursor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFXII_LB_Cursor " "Found entity 1: FFXII_LB_Cursor" {  } { { "FFXII_LB_Cursor.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/FFXII_LB_Cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cursor.v 1 1 " "Found 1 design units, including 1 entities, in source file cursor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cursor " "Found entity 1: Cursor" {  } { { "Cursor.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/Cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hack_ltm_sincronization.v 1 1 " "Found 1 design units, including 1 entities, in source file hack_ltm_sincronization.v" { { "Info" "ISGN_ENTITY_NAME" "1 hack_ltm_sincronization " "Found entity 1: hack_ltm_sincronization" {  } { { "hack_ltm_sincronization.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/hack_ltm_sincronization.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scancodetoevent.v 1 1 " "Found 1 design units, including 1 entities, in source file scancodetoevent.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScanCodeToEvent " "Found entity 1: ScanCodeToEvent" {  } { { "ScanCodeToEvent.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/ScanCodeToEvent.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_scancodereader.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_scancodereader.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_ScanCodeReader " "Found entity 1: PS2_ScanCodeReader" {  } { { "PS2_ScanCodeReader.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/PS2_ScanCodeReader.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Controller " "Found entity 1: Keyboard_Controller" {  } { { "Keyboard_Controller.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/Keyboard_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS " "Found entity 1: DE1_SoC_QSYS" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_irq_mapper " "Found entity 1: DE1_SoC_QSYS_irq_mapper" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944129 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_015.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944154 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944154 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944154 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944154 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944168 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944173 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_013 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_013" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944175 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_009 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_009" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944177 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_003 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_003" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944179 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_002 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944181 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944183 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_vga " "Found entity 1: DE1_SoC_QSYS_vga" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vga_vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vga_vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_vga_vga_clk " "Found entity 1: DE1_SoC_QSYS_vga_vga_clk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr " "Found entity 1: alt_vipvfr131_vfr" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_controller " "Found entity 1: alt_vipvfr131_vfr_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_controller.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr131_vfr_control_packet_encoder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc " "Found entity 1: alt_vipvfr131_prc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_core " "Found entity 1: alt_vipvfr131_prc_core" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944206 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr131_prc_read_master alt_vipvfr131_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574944207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_read_master " "Found entity 1: alt_vipvfr131_prc_read_master" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_package " "Found design unit 1: alt_vipvfr131_common_package" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944216 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr131_common_package-body " "Found design unit 2: alt_vipvfr131_common_package-body" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" 3662 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944219 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_master " "Found entity 1: alt_vipvfr131_common_avalon_mm_master" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_unpack_data " "Found entity 1: alt_vipvfr131_common_unpack_data" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_slave " "Found entity 1: alt_vipvfr131_common_avalon_mm_slave" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_stream_output " "Found entity 1: alt_vipvfr131_common_stream_output" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944228 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_pulling_width_adapter " "Found entity 1: alt_vipvfr131_common_pulling_width_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_general_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944229 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_general_fifo " "Found entity 1: alt_vipvfr131_common_general_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944231 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944233 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_gray_clock_crosser " "Found entity 1: alt_vipvfr131_common_gray_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944234 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr131_common_std_logic_vector_delay" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944235 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_one_bit_delay " "Found entity 1: alt_vipvfr131_common_one_bit_delay" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944237 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_logic_fifo " "Found entity 1: alt_vipvfr131_common_logic_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944238 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_ram_fifo " "Found entity 1: alt_vipvfr131_common_ram_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944247 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1617574944249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574944255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944260 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(61) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1617574944261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_timer " "Found entity 1: DE1_SoC_QSYS_timer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sysid_qsys " "Found entity 1: DE1_SoC_QSYS_sysid_qsys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_signal_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_signal_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_signal_selector " "Found entity 1: DE1_SoC_QSYS_signal_selector" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_signal_selector.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_signal_selector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sdram_input_efifo_module " "Found entity 1: DE1_SoC_QSYS_sdram_input_efifo_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944272 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_sdram " "Found entity 2: DE1_SoC_QSYS_sdram" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944272 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_SoC_QSYS_sdram_test_component.v(234) " "Verilog HDL warning at DE1_SoC_QSYS_sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1617574944274 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_SoC_QSYS_sdram_test_component.v(235) " "Verilog HDL warning at DE1_SoC_QSYS_sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1617574944274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sdram_test_component_ram_module " "Found entity 1: DE1_SoC_QSYS_sdram_test_component_ram_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944275 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_sdram_test_component " "Found entity 2: DE1_SoC_QSYS_sdram_test_component" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_pll " "Found entity 1: DE1_SoC_QSYS_pll" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mouse_pos.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mouse_pos.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mouse_pos " "Found entity 1: DE1_SoC_QSYS_mouse_pos" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mouse_pos.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mouse_pos.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_modulation_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_modulation_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_modulation_selector " "Found entity 1: DE1_SoC_QSYS_modulation_selector" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_modulation_selector.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_modulation_selector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_keyboard_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_keyboard_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_keyboard_keys " "Found entity 1: DE1_SoC_QSYS_keyboard_keys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_keyboard_keys.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_keyboard_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_key " "Found entity 1: DE1_SoC_QSYS_key" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_key.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE1_SoC_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944287 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE1_SoC_QSYS_jtag_uart_scfifo_w" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944287 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE1_SoC_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944287 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE1_SoC_QSYS_jtag_uart_scfifo_r" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944287 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_jtag_uart " "Found entity 5: DE1_SoC_QSYS_jtag_uart" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_div_freq " "Found entity 1: DE1_SoC_QSYS_div_freq" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_div_freq.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_div_freq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_ic_data_module " "Found entity 1: DE1_SoC_QSYS_cpu_ic_data_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_cpu_ic_tag_module " "Found entity 2: DE1_SoC_QSYS_cpu_ic_tag_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_cpu_bht_module " "Found entity 3: DE1_SoC_QSYS_cpu_bht_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_cpu_register_bank_a_module " "Found entity 4: DE1_SoC_QSYS_cpu_register_bank_a_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_cpu_register_bank_b_module " "Found entity 5: DE1_SoC_QSYS_cpu_register_bank_b_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE1_SoC_QSYS_cpu_dc_tag_module " "Found entity 6: DE1_SoC_QSYS_cpu_dc_tag_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE1_SoC_QSYS_cpu_dc_data_module " "Found entity 7: DE1_SoC_QSYS_cpu_dc_data_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE1_SoC_QSYS_cpu_dc_victim_module " "Found entity 8: DE1_SoC_QSYS_cpu_dc_victim_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE1_SoC_QSYS_cpu_nios2_oci_debug " "Found entity 9: DE1_SoC_QSYS_cpu_nios2_oci_debug" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE1_SoC_QSYS_cpu_ociram_sp_ram_module " "Found entity 10: DE1_SoC_QSYS_cpu_ociram_sp_ram_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE1_SoC_QSYS_cpu_nios2_ocimem " "Found entity 11: DE1_SoC_QSYS_cpu_nios2_ocimem" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE1_SoC_QSYS_cpu_nios2_avalon_reg " "Found entity 12: DE1_SoC_QSYS_cpu_nios2_avalon_reg" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE1_SoC_QSYS_cpu_nios2_oci_break " "Found entity 13: DE1_SoC_QSYS_cpu_nios2_oci_break" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE1_SoC_QSYS_cpu_nios2_oci_xbrk " "Found entity 14: DE1_SoC_QSYS_cpu_nios2_oci_xbrk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE1_SoC_QSYS_cpu_nios2_oci_dbrk " "Found entity 15: DE1_SoC_QSYS_cpu_nios2_oci_dbrk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE1_SoC_QSYS_cpu_nios2_oci_itrace " "Found entity 16: DE1_SoC_QSYS_cpu_nios2_oci_itrace" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE1_SoC_QSYS_cpu_nios2_oci_td_mode " "Found entity 17: DE1_SoC_QSYS_cpu_nios2_oci_td_mode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE1_SoC_QSYS_cpu_nios2_oci_dtrace " "Found entity 18: DE1_SoC_QSYS_cpu_nios2_oci_dtrace" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 19: DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 20: DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc " "Found entity 21: DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE1_SoC_QSYS_cpu_nios2_oci_fifo " "Found entity 22: DE1_SoC_QSYS_cpu_nios2_oci_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE1_SoC_QSYS_cpu_nios2_oci_pib " "Found entity 23: DE1_SoC_QSYS_cpu_nios2_oci_pib" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE1_SoC_QSYS_cpu_nios2_oci_im " "Found entity 24: DE1_SoC_QSYS_cpu_nios2_oci_im" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE1_SoC_QSYS_cpu_nios2_performance_monitors " "Found entity 25: DE1_SoC_QSYS_cpu_nios2_performance_monitors" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE1_SoC_QSYS_cpu_nios2_oci " "Found entity 26: DE1_SoC_QSYS_cpu_nios2_oci" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE1_SoC_QSYS_cpu " "Found entity 27: DE1_SoC_QSYS_cpu" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk " "Found entity 1: DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_jtag_debug_module_tck " "Found entity 1: DE1_SoC_QSYS_cpu_jtag_debug_module_tck" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper " "Found entity 1: DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_mult_cell " "Found entity 1: DE1_SoC_QSYS_cpu_mult_cell" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_oci_test_bench " "Found entity 1: DE1_SoC_QSYS_cpu_oci_test_bench" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_oci_test_bench.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_test_bench " "Found entity 1: DE1_SoC_QSYS_cpu_test_bench" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_test_bench.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_sel " "Found entity 1: DE1_SoC_QSYS_audio_sel" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_sel.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_sel.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio " "Found entity 1: DE1_SoC_QSYS_audio" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_fifo_used.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_fifo_used.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_fifo_used " "Found entity 1: DE1_SoC_QSYS_audio_fifo_used" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_fifo_used.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_fifo_used.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_out_pause.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_out_pause.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_OUT_PAUSE " "Found entity 1: DE1_SoC_QSYS_audio_OUT_PAUSE" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_OUT_PAUSE.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_OUT_PAUSE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_empty.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_empty.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_EMPTY " "Found entity 1: DE1_SoC_QSYS_audio_EMPTY" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_EMPTY.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_EMPTY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_data_fregen.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_data_fregen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_DATA_FREGEN " "Found entity 1: DE1_SoC_QSYS_audio_DATA_FREGEN" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_DATA_FREGEN.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_DATA_FREGEN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_register_async_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_register_async_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FDC " "Found entity 1: FDC" {  } { { "Nbit_register_async_reset.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/Nbit_register_async_reset.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slow_to_fast.sv 2 2 " "Found 2 design units, including 2 entities, in source file slow_to_fast.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slow_to_fast " "Found entity 1: slow_to_fast" {  } { { "slow_to_fast.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/slow_to_fast.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944888 ""} { "Info" "ISGN_ENTITY_NAME" "2 FDC_en " "Found entity 2: FDC_en" {  } { { "slow_to_fast.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/slow_to_fast.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_register_async_reset_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_register_async_reset_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FDC_in " "Found entity 1: FDC_in" {  } { { "Nbit_register_async_reset_in.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/Nbit_register_async_reset_in.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_block " "Found entity 1: LFSR_block" {  } { { "LFSR.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/LFSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574944890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574944890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr131_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574944916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr131_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574944916 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(2120) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(2120): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1617574944987 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(2122) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(2122): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1617574944987 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(2278) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(2278): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2278 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1617574944987 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(3102) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(3102): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3102 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1617574944990 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(316) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(316): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1617574944998 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(326) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(326): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1617574944998 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(336) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(336): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1617574944998 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(680) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(680): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1617574944999 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vipitc131_common_frame_counter alt_vipitc131_common_frame_counter.v(37) " "Verilog HDL Parameter Declaration warning at alt_vipitc131_common_frame_counter.v(37): Parameter Declaration in module \"alt_vipitc131_common_frame_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1617574945009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_R vga_R dds_and_nios_lab.v(163) " "Verilog HDL Declaration information at dds_and_nios_lab.v(163): object \"VGA_R\" differs only in case from object \"vga_R\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574945168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_G vga_G dds_and_nios_lab.v(161) " "Verilog HDL Declaration information at dds_and_nios_lab.v(161): object \"VGA_G\" differs only in case from object \"vga_G\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 161 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574945168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_B vga_B dds_and_nios_lab.v(158) " "Verilog HDL Declaration information at dds_and_nios_lab.v(158): object \"VGA_B\" differs only in case from object \"vga_B\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1617574945168 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dds_and_nios_lab.v 1 1 " "Using design file dds_and_nios_lab.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dds_and_nios_lab " "Found entity 1: dds_and_nios_lab" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574945170 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617574945170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dds_and_nios_lab " "Elaborating entity \"dds_and_nios_lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1617574945178 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "graph_on3 dds_and_nios_lab.v(189) " "Verilog HDL warning at dds_and_nios_lab.v(189): object graph_on3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 189 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1617574945180 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_graph3 dds_and_nios_lab.v(190) " "Verilog HDL warning at dds_and_nios_lab.v(190): object R_graph3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 190 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1617574945180 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "G_graph3 dds_and_nios_lab.v(191) " "Verilog HDL warning at dds_and_nios_lab.v(191): object G_graph3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 191 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1617574945180 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "B_graph3 dds_and_nios_lab.v(192) " "Verilog HDL warning at dds_and_nios_lab.v(192): object B_graph3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 192 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1617574945180 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bar_on dds_and_nios_lab.v(203) " "Verilog HDL warning at dds_and_nios_lab.v(203): object bar_on used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 203 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1617574945180 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Left_channel dds_and_nios_lab.v(231) " "Verilog HDL warning at dds_and_nios_lab.v(231): object Left_channel used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 231 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1617574945181 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Right_channel dds_and_nios_lab.v(232) " "Verilog HDL warning at dds_and_nios_lab.v(232): object Right_channel used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 232 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1617574945181 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 dds_and_nios_lab.v(410) " "Verilog HDL assignment warning at dds_and_nios_lab.v(410): truncated value with size 32 to match size of target (12)" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617574945183 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_graph3 0 dds_and_nios_lab.v(190) " "Net \"R_graph3\" at dds_and_nios_lab.v(190) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 190 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617574945189 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "G_graph3 0 dds_and_nios_lab.v(191) " "Net \"G_graph3\" at dds_and_nios_lab.v(191) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 191 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617574945189 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "B_graph3 0 dds_and_nios_lab.v(192) " "Net \"B_graph3\" at dds_and_nios_lab.v(192) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 192 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617574945189 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Left_channel 0 dds_and_nios_lab.v(231) " "Net \"Left_channel\" at dds_and_nios_lab.v(231) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 231 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617574945189 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Right_channel\[7..0\] 0 dds_and_nios_lab.v(232) " "Net \"Right_channel\[7..0\]\" at dds_and_nios_lab.v(232) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 232 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617574945189 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph_on3 0 dds_and_nios_lab.v(189) " "Net \"graph_on3\" at dds_and_nios_lab.v(189) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 189 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617574945189 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bar_on 0 dds_and_nios_lab.v(203) " "Net \"bar_on\" at dds_and_nios_lab.v(203) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 203 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617574945189 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 dds_and_nios_lab.v(58) " "Output port \"HEX0\" at dds_and_nios_lab.v(58) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617574945189 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 dds_and_nios_lab.v(61) " "Output port \"HEX1\" at dds_and_nios_lab.v(61) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617574945189 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 dds_and_nios_lab.v(64) " "Output port \"HEX2\" at dds_and_nios_lab.v(64) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617574945189 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 dds_and_nios_lab.v(67) " "Output port \"HEX3\" at dds_and_nios_lab.v(67) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617574945189 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 dds_and_nios_lab.v(70) " "Output port \"HEX4\" at dds_and_nios_lab.v(70) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617574945190 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 dds_and_nios_lab.v(73) " "Output port \"HEX5\" at dds_and_nios_lab.v(73) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617574945190 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR dds_and_nios_lab.v(139) " "Output port \"LEDR\" at dds_and_nios_lab.v(139) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617574945190 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST dds_and_nios_lab.v(7) " "Output port \"ADC_CONVST\" at dds_and_nios_lab.v(7) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617574945190 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN dds_and_nios_lab.v(8) " "Output port \"ADC_DIN\" at dds_and_nios_lab.v(8) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617574945190 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK dds_and_nios_lab.v(10) " "Output port \"ADC_SCLK\" at dds_and_nios_lab.v(10) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617574945190 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT dds_and_nios_lab.v(16) " "Output port \"AUD_DACDAT\" at dds_and_nios_lab.v(16) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617574945190 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK dds_and_nios_lab.v(18) " "Output port \"AUD_XCK\" at dds_and_nios_lab.v(18) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617574945190 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL dds_and_nios_lab.v(46) " "Output port \"FAN_CTRL\" at dds_and_nios_lab.v(46) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617574945190 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK dds_and_nios_lab.v(49) " "Output port \"FPGA_I2C_SCLK\" at dds_and_nios_lab.v(49) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617574945190 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD dds_and_nios_lab.v(133) " "Output port \"IRDA_TXD\" at dds_and_nios_lab.v(133) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617574945190 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N dds_and_nios_lab.v(154) " "Output port \"TD_RESET_N\" at dds_and_nios_lab.v(154) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1617574945190 "|dds_and_nios_lab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS DE1_SoC_QSYS:U0 " "Elaborating entity \"DE1_SoC_QSYS\" for hierarchy \"DE1_SoC_QSYS:U0\"" {  } { { "dds_and_nios_lab.v" "U0" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574945210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio " "Elaborating entity \"DE1_SoC_QSYS_audio\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "audio" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574945271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_DATA_FREGEN DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_DATA_FREGEN:data_fregen " "Elaborating entity \"DE1_SoC_QSYS_audio_DATA_FREGEN\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_DATA_FREGEN:data_fregen\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" "data_fregen" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574945288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_EMPTY DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_EMPTY:empty " "Elaborating entity \"DE1_SoC_QSYS_audio_EMPTY\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_EMPTY:empty\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" "empty" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574945298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_OUT_PAUSE DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_OUT_PAUSE:out_pause " "Elaborating entity \"DE1_SoC_QSYS_audio_OUT_PAUSE\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_OUT_PAUSE:out_pause\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" "out_pause" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574945313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_fifo_used DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_fifo_used:fifo_used " "Elaborating entity \"DE1_SoC_QSYS_audio_fifo_used\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_fifo_used:fifo_used\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" "fifo_used" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574945330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_sel DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio_sel:audio_sel " "Elaborating entity \"DE1_SoC_QSYS_audio_sel\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio_sel:audio_sel\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "audio_sel" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574945347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu " "Elaborating entity \"DE1_SoC_QSYS_cpu\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "cpu" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574945364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_test_bench DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_test_bench:the_DE1_SoC_QSYS_cpu_test_bench " "Elaborating entity \"DE1_SoC_QSYS_cpu_test_bench\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_test_bench:the_DE1_SoC_QSYS_cpu_test_bench\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_test_bench" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 6120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574946322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_ic_data_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data " "Elaborating entity \"DE1_SoC_QSYS_cpu_ic_data_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_ic_data" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574946351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574946442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpp1 " "Found entity 1: altsyncram_lpp1" {  } { { "db/altsyncram_lpp1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_lpp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574946559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574946559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpp1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_lpp1:auto_generated " "Elaborating entity \"altsyncram_lpp1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_lpp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574946561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_ic_tag_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag " "Elaborating entity \"DE1_SoC_QSYS_cpu_ic_tag_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_ic_tag" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574946629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574946649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_blt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_blt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_blt1 " "Found entity 1: altsyncram_blt1" {  } { { "db/altsyncram_blt1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_blt1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574946760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574946760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_blt1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_blt1:auto_generated " "Elaborating entity \"altsyncram_blt1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_blt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574946763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_bht_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht " "Elaborating entity \"DE1_SoC_QSYS_cpu_bht_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_bht" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574946959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574946977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09t1 " "Found entity 1: altsyncram_09t1" {  } { { "db/altsyncram_09t1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_09t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574947091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574947091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_09t1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_09t1:auto_generated " "Elaborating entity \"altsyncram_09t1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_09t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574947094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_register_bank_a_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a " "Elaborating entity \"DE1_SoC_QSYS_cpu_register_bank_a_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_register_bank_a" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574947138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574947158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ns1 " "Found entity 1: altsyncram_0ns1" {  } { { "db/altsyncram_0ns1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_0ns1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574947264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574947264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ns1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0ns1:auto_generated " "Elaborating entity \"altsyncram_0ns1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0ns1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574947268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_register_bank_b_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b " "Elaborating entity \"DE1_SoC_QSYS_cpu_register_bank_b_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_register_bank_b" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574947477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574947494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ns1 " "Found entity 1: altsyncram_1ns1" {  } { { "db/altsyncram_1ns1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_1ns1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574947577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574947577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ns1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1ns1:auto_generated " "Elaborating entity \"altsyncram_1ns1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1ns1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574947580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_dc_tag_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag " "Elaborating entity \"DE1_SoC_QSYS_cpu_dc_tag_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_dc_tag" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574947771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574947790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0us1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0us1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0us1 " "Found entity 1: altsyncram_0us1" {  } { { "db/altsyncram_0us1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_0us1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574947885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574947885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0us1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_0us1:auto_generated " "Elaborating entity \"altsyncram_0us1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_0us1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574947887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_dc_data_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data " "Elaborating entity \"DE1_SoC_QSYS_cpu_dc_data_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_dc_data" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tvo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tvo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tvo1 " "Found entity 1: altsyncram_tvo1" {  } { { "db/altsyncram_tvo1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_tvo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574948137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574948137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tvo1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_tvo1:auto_generated " "Elaborating entity \"altsyncram_tvo1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_tvo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_dc_victim_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim " "Elaborating entity \"DE1_SoC_QSYS_cpu_dc_victim_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_dc_victim" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 8117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ap1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ap1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ap1 " "Found entity 1: altsyncram_4ap1" {  } { { "db/altsyncram_4ap1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_4ap1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574948311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574948311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ap1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_4ap1:auto_generated " "Elaborating entity \"altsyncram_4ap1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_4ap1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_mult_cell DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell " "Elaborating entity \"DE1_SoC_QSYS_cpu_mult_cell\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_mult_cell" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 9876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altera_mult_add_ujt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574948476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574948476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574948889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altera_mult_add_0kt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574949271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574949271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altera_mult_add_0kt2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 10165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_debug DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_debug\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_debug" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altera_std_synchronizer" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_ocimem DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_ocimem\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_ocimem" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_ociram_sp_ram_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram " "Elaborating entity \"DE1_SoC_QSYS_cpu_ociram_sp_ram_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_ociram_sp_ram" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a1l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a1l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a1l1 " "Found entity 1: altsyncram_a1l1" {  } { { "db/altsyncram_a1l1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_a1l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574949741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574949741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a1l1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated " "Elaborating entity \"altsyncram_a1l1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_avalon_reg DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_cpu_nios2_avalon_reg " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_avalon_reg\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_cpu_nios2_avalon_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_avalon_reg" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_break DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_break:the_DE1_SoC_QSYS_cpu_nios2_oci_break " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_break\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_break:the_DE1_SoC_QSYS_cpu_nios2_oci_break\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_break" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_xbrk DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_xbrk " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_xbrk\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_xbrk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_xbrk" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_dbrk DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_dbrk " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_dbrk\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_dbrk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_dbrk" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_itrace DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_cpu_nios2_oci_itrace " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_itrace\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_cpu_nios2_oci_itrace\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_itrace" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_dtrace DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_dtrace\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_td_mode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace\|DE1_SoC_QSYS_cpu_nios2_oci_td_mode:DE1_SoC_QSYS_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_td_mode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace\|DE1_SoC_QSYS_cpu_nios2_oci_td_mode:DE1_SoC_QSYS_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_fifo" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574949991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_oci_test_bench DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_oci_test_bench:the_DE1_SoC_QSYS_cpu_oci_test_bench " "Elaborating entity \"DE1_SoC_QSYS_cpu_oci_test_bench\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_oci_test_bench:the_DE1_SoC_QSYS_cpu_oci_test_bench\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_oci_test_bench" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950018 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "DE1_SoC_QSYS_cpu_oci_test_bench " "Entity \"DE1_SoC_QSYS_cpu_oci_test_bench\" contains only dangling pins" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_oci_test_bench" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2624 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1617574950019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_pib DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_pib:the_DE1_SoC_QSYS_cpu_nios2_oci_pib " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_pib\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_pib:the_DE1_SoC_QSYS_cpu_nios2_oci_pib\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_pib" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_im DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_im:the_DE1_SoC_QSYS_cpu_nios2_oci_im " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_im\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_im:the_DE1_SoC_QSYS_cpu_nios2_oci_im\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_im" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper " "Elaborating entity \"DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_jtag_debug_module_tck DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck " "Elaborating entity \"DE1_SoC_QSYS_cpu_jtag_debug_module_tck\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk " "Elaborating entity \"DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "DE1_SoC_QSYS_cpu_jtag_debug_module_phy" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_div_freq DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_div_freq:div_freq " "Elaborating entity \"DE1_SoC_QSYS_div_freq\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_div_freq:div_freq\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "div_freq" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "jtag_uart" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart_scfifo_w DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "the_DE1_SoC_QSYS_jtag_uart_scfifo_w" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "wfifo" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574950244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950246 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617574950246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s1f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s1f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s1f1 " "Found entity 1: scfifo_s1f1" {  } { { "db/scfifo_s1f1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/scfifo_s1f1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574950285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574950285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s1f1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated " "Elaborating entity \"scfifo_s1f1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_38f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_38f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_38f1 " "Found entity 1: a_dpfifo_38f1" {  } { { "db/a_dpfifo_38f1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/a_dpfifo_38f1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574950298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574950298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_38f1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo " "Elaborating entity \"a_dpfifo_38f1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\"" {  } { { "db/scfifo_s1f1.tdf" "dpfifo" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/scfifo_s1f1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574950314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574950314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_38f1.tdf" "fifo_state" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/a_dpfifo_38f1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574950358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574950358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_0se1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_0se1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_0se1 " "Found entity 1: dpram_0se1" {  } { { "db/dpram_0se1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/dpram_0se1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574950405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574950405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_0se1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|dpram_0se1:FIFOram " "Elaborating entity \"dpram_0se1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|dpram_0se1:FIFOram\"" {  } { { "db/a_dpfifo_38f1.tdf" "FIFOram" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/a_dpfifo_38f1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4822.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4822.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4822 " "Found entity 1: altsyncram_4822" {  } { { "db/altsyncram_4822.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_4822.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574950452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574950452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4822 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|dpram_0se1:FIFOram\|altsyncram_4822:altsyncram1 " "Elaborating entity \"altsyncram_4822\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|dpram_0se1:FIFOram\|altsyncram_4822:altsyncram1\"" {  } { { "db/dpram_0se1.tdf" "altsyncram1" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/dpram_0se1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574950499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574950499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_38f1.tdf" "rd_ptr_count" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/a_dpfifo_38f1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart_scfifo_r DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "the_DE1_SoC_QSYS_jtag_uart_scfifo_r" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574950612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950612 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617574950612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950629 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950648 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_key DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_key:key " "Elaborating entity \"DE1_SoC_QSYS_key\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_key:key\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "key" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_keyboard_keys DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_keyboard_keys:keyboard_keys " "Elaborating entity \"DE1_SoC_QSYS_keyboard_keys\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_keyboard_keys:keyboard_keys\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "keyboard_keys" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_modulation_selector DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_modulation_selector:modulation_selector " "Elaborating entity \"DE1_SoC_QSYS_modulation_selector\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_modulation_selector:modulation_selector\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "modulation_selector" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mouse_pos DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mouse_pos:mouse_pos " "Elaborating entity \"DE1_SoC_QSYS_mouse_pos\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mouse_pos:mouse_pos\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "mouse_pos" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_pll DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll " "Elaborating entity \"DE1_SoC_QSYS_pll\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "pll" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" "altera_pll_i" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950727 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1617574950750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574950763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 142.857142 MHz " "Parameter \"output_clock_frequency0\" = \"142.857142 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 142.857142 MHz " "Parameter \"output_clock_frequency1\" = \"142.857142 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3750 ps " "Parameter \"phase_shift1\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950769 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617574950769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sdram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_sdram:sdram " "Elaborating entity \"DE1_SoC_QSYS_sdram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_sdram:sdram\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "sdram" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sdram_input_efifo_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_sdram:sdram\|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module " "Elaborating entity \"DE1_SoC_QSYS_sdram_input_efifo_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_sdram:sdram\|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "the_DE1_SoC_QSYS_sdram_input_efifo_module" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_signal_selector DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_signal_selector:signal_selector " "Elaborating entity \"DE1_SoC_QSYS_signal_selector\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_signal_selector:signal_selector\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "signal_selector" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sysid_qsys DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"DE1_SoC_QSYS_sysid_qsys\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "sysid_qsys" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_timer DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_timer:timer " "Elaborating entity \"DE1_SoC_QSYS_timer\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_timer:timer\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "timer" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_vga DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga " "Elaborating entity \"DE1_SoC_QSYS_vga\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "vga" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "alt_vip_itc_0" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574950949 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574950970 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "enable_resync_sync" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_change_trigger_sync" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "control" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_banks" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "h_counter" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "v_counter" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "genlock_enable_sync" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "input_fifo" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574951179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 516 " "Parameter \"lpm_numwords\" = \"516\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951181 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617574951181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3o02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3o02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3o02 " "Found entity 1: dcfifo_3o02" {  } { { "db/dcfifo_3o02.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574951221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574951221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3o02 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated " "Elaborating entity \"dcfifo_3o02\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_pab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_pab " "Found entity 1: a_gray2bin_pab" {  } { { "db/a_gray2bin_pab.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/a_gray2bin_pab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574951238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574951238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_pab DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_pab\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_3o02.tdf" "rdptr_g_gray2bin" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/a_graycounter_ov6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574951283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574951283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_3o02.tdf" "rdptr_g1p" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/a_graycounter_kdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574951326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574951326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_3o02.tdf" "wrptr_g1p" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nsf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nsf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nsf1 " "Found entity 1: altsyncram_nsf1" {  } { { "db/altsyncram_nsf1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_nsf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574951372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574951372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nsf1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|altsyncram_nsf1:fifo_ram " "Elaborating entity \"altsyncram_nsf1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|altsyncram_nsf1:fifo_ram\"" {  } { { "db/dcfifo_3o02.tdf" "fifo_ram" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574951403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574951403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_3o02.tdf" "rdaclr" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574951416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574951416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_3o02.tdf" "rs_brp" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/alt_synch_pipe_0e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574951434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574951434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_0e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\"" {  } { { "db/dcfifo_3o02.tdf" "rs_dgwp" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574951449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574951449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_qe9:dffpipe15 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_qe9:dffpipe15\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe15" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/alt_synch_pipe_0e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/alt_synch_pipe_1e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574951465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574951465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_1e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\"" {  } { { "db/dcfifo_3o02.tdf" "ws_dgrp" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574951478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574951478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_re9:dffpipe18 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_re9:dffpipe18\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe18" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/alt_synch_pipe_1e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574951520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574951520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_3o02.tdf" "rdempty_eq_comp1_lsb" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/cmpr_tu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574951564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574951564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_3o02.tdf" "rdempty_eq_comp1_msb" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 101 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574951613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574951613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_3o02.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/dcfifo_3o02.tdf" 108 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "statemachine" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0 " "Elaborating entity \"alt_vipvfr131_vfr\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "alt_vip_vfr_0" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc " "Elaborating entity \"alt_vipvfr131_prc\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "prc" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574951968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_read_master DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr131_prc_read_master\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "read_master" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_bursting_master_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "master_fifo" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952281 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1617574952282 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1617574952282 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1617574952283 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1617574952283 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952284 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952284 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952284 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952284 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952284 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952284 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952284 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952285 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952285 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952285 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952285 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952285 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952285 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952285 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952285 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952285 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952286 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952286 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952286 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952286 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952286 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617574952286 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1617574952287 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1617574952287 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1617574952287 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617574952292 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952300 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952300 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952300 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952300 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952321 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr131_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952323 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "rdreq_delayer" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952364 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952365 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574952395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952396 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617574952396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1s12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1s12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1s12 " "Found entity 1: altsyncram_1s12" {  } { { "db/altsyncram_1s12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_1s12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574952442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574952442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1s12 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated " "Elaborating entity \"altsyncram_1s12\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952443 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_1s12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_1s12.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1617574952444 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952490 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_vipvfr131_common_general_fifo.vhd(264) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952492 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952510 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_gray_clock_crosser.vhd(70) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 70 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1617574952510 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:dual_clock_gen:wrcounter_to_rdclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:reads_this_write_cycle_delayer" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952535 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574952536 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574952563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 52 " "Parameter \"WIDTH_A\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 52 " "Parameter \"WIDTH_B\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952566 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617574952566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bo12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bo12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bo12 " "Found entity 1: altsyncram_bo12" {  } { { "db/altsyncram_bo12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_bo12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574952613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574952613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bo12 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated " "Elaborating entity \"altsyncram_bo12\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952614 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_bo12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_bo12.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1617574952615 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "usedw_calculator" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_logic_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_vipvfr131_common_logic_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "usedw_calculator" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_pulling_width_adapter DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr131_common_pulling_width_adapter\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "width_adaptor" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952712 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(86) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1617574952713 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(86) " "VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1617574952713 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(98) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1617574952713 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(102) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1617574952713 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(102) " "VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1617574952713 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(131) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 131 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1617574952713 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_core DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core " "Elaborating entity \"alt_vipvfr131_prc_core\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "prc_core" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952722 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(115) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(115): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617574952723 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(189) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(189): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617574952724 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(195) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(195): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617574952724 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(219) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(219): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617574952724 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(262) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(262): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617574952724 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(265) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(265): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617574952725 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(287) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(287): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617574952725 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "avalon_mm_control_slave" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952748 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617574952752 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617574952755 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952763 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952763 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952763 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_controller DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller " "Elaborating entity \"alt_vipvfr131_vfr_controller\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "controller" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "slave" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952798 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617574952804 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617574952807 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952841 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952841 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952841 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952841 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952841 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952841 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952841 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952841 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952841 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952841 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952841 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952841 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952841 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952841 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952841 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952842 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952842 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_control_packet_encoder DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr131_vfr_control_packet_encoder\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "encoder" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952884 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617574952886 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr131_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617574952886 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[8..7\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617574952890 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[5..4\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617574952890 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[2..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617574952890 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[8..7\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617574952890 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[5..4\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617574952890 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[2..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617574952890 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952892 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952892 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952892 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952892 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952892 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952892 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952892 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952892 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952892 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952892 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952893 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952893 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952893 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952893 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952893 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952893 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952893 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952893 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952893 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952893 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952893 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952893 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952894 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952894 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952894 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952894 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952894 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952894 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952894 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952894 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952894 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952894 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952894 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952894 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952894 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617574952894 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_stream_output DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr131_common_stream_output\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "outputter" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_vga_vga_clk DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk " "Elaborating entity \"DE1_SoC_QSYS_vga_vga_clk\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "vga_clk" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" "altera_pll_i" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952922 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1617574952935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574952943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 40.000000 MHz " "Parameter \"output_clock_frequency0\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952948 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617574952948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "rst_controller" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "mm_interconnect_0" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574952972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_data_master_translator" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574953869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574953883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_to_sdram_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_to_sdram_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "vga_to_sdram_translator" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574953895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574953914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574953931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_data_fregen_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_data_fregen_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "audio_data_fregen_s1_translator" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574953946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574953966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_translator" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574953987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "timer_s1_translator" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_to_nios_2_datamaster_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_to_nios_2_datamaster_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "vga_to_nios_2_datamaster_translator" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_data_master_agent" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_to_sdram_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_to_sdram_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "vga_to_sdram_agent" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_agent" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 5281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 5322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 5363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_default_decode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_001 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_001\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_001" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_002 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_002\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_002" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_003 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_003\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_003:router_003\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_003" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_003:router_003\|DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_003:router_003\|DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_009 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_009\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_009:router_009\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_009" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_009:router_009\|DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_009:router_009\|DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_013 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_013\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_013:router_013\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_013" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_013:router_013\|DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_013:router_013\|DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 8 to match size of target (3)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617574954684 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_demux_002" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 7913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_mux_006" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv" "arb" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_mux_010" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv" "arb" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010:rsp_demux_010 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010:rsp_demux_010\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux_010" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015:rsp_demux_015 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015:rsp_demux_015\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux_015" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016:rsp_demux_016 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016:rsp_demux_016\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux_016" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574954995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_mux_002" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574955296 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574955296 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "crosser" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "limiter_pipeline" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_irq_mapper DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE1_SoC_QSYS_irq_mapper\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "irq_mapper" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "irq_synchronizer" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574955800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955801 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617574955801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955803 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:U0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:U0\|altera_reset_controller:rst_controller_002\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "rst_controller_002" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955819 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generate_clk32.sv 1 1 " "Using design file generate_clk32.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 generate_clk32 " "Found entity 1: generate_clk32" {  } { { "generate_clk32.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/generate_clk32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574955843 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617574955843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_clk32 generate_clk32:clk_divide_1MHZ " "Elaborating entity \"generate_clk32\" for hierarchy \"generate_clk32:clk_divide_1MHZ\"" {  } { { "dds_and_nios_lab.v" "clk_divide_1MHZ" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_gen waveform_gen:wavegen " "Elaborating entity \"waveform_gen\" for hierarchy \"waveform_gen:wavegen\"" {  } { { "dds_and_nios_lab.v" "wavegen" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincos_lut waveform_gen:wavegen\|sincos_lut:lut " "Elaborating entity \"sincos_lut\" for hierarchy \"waveform_gen:wavegen\|sincos_lut:lut\"" {  } { { "waveform_gen.vhd" "lut" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/waveform_gen.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574955862 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4to1.sv 1 1 " "Using design file mux4to1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/mux4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574956021 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617574956021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:wave_sel " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:wave_sel\"" {  } { { "dds_and_nios_lab.v" "wave_sel" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574956022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_to_fast slow_to_fast:mod1 " "Elaborating entity \"slow_to_fast\" for hierarchy \"slow_to_fast:mod1\"" {  } { { "dds_and_nios_lab.v" "mod1" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574956028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDC slow_to_fast:mod1\|FDC:reg1 " "Elaborating entity \"FDC\" for hierarchy \"slow_to_fast:mod1\|FDC:reg1\"" {  } { { "slow_to_fast.sv" "reg1" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/slow_to_fast.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574956032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDC_en slow_to_fast:mod1\|FDC_en:reg3 " "Elaborating entity \"FDC_en\" for hierarchy \"slow_to_fast:mod1\|FDC_en:reg3\"" {  } { { "slow_to_fast.sv" "reg3" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/slow_to_fast.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574956036 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fast_to_slow.sv 1 1 " "Using design file fast_to_slow.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fast_to_slow " "Found entity 1: fast_to_slow" {  } { { "fast_to_slow.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574956050 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617574956050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fast_to_slow fast_to_slow:mod2 " "Elaborating entity \"fast_to_slow\" for hierarchy \"fast_to_slow:mod2\"" {  } { { "dds_and_nios_lab.v" "mod2" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574956052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDC fast_to_slow:mod2\|FDC:reg1 " "Elaborating entity \"FDC\" for hierarchy \"fast_to_slow:mod2\|FDC:reg1\"" {  } { { "fast_to_slow.sv" "reg1" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574956058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDC_en fast_to_slow:mod2\|FDC_en:reg3 " "Elaborating entity \"FDC_en\" for hierarchy \"fast_to_slow:mod2\|FDC_en:reg3\"" {  } { { "fast_to_slow.sv" "reg3" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574956063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_block LFSR_block:LSFR_module " "Elaborating entity \"LFSR_block\" for hierarchy \"LFSR_block:LSFR_module\"" {  } { { "dds_and_nios_lab.v" "LSFR_module" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574956073 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LFSR.sv(30) " "Verilog HDL Case Statement information at LFSR.sv(30): all case item expressions in this case statement are onehot" {  } { { "LFSR.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/LFSR.sv" 30 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1617574956073 "|dds_and_nios_lab|LFSR_block:LSFR_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDC_in LFSR_block:LSFR_module\|FDC_in:ff_1 " "Elaborating entity \"FDC_in\" for hierarchy \"LFSR_block:LSFR_module\|FDC_in:ff_1\"" {  } { { "LFSR.sv" "ff_1" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/LFSR.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574956078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Controller Keyboard_Controller:kc0 " "Elaborating entity \"Keyboard_Controller\" for hierarchy \"Keyboard_Controller:kc0\"" {  } { { "dds_and_nios_lab.v" "kc0" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574956084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_ScanCodeReader Keyboard_Controller:kc0\|PS2_ScanCodeReader:PS2_SCR " "Elaborating entity \"PS2_ScanCodeReader\" for hierarchy \"Keyboard_Controller:kc0\|PS2_ScanCodeReader:PS2_SCR\"" {  } { { "Keyboard_Controller.v" "PS2_SCR" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/Keyboard_Controller.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574956096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScanCodeToEvent Keyboard_Controller:kc0\|ScanCodeToEvent:scte " "Elaborating entity \"ScanCodeToEvent\" for hierarchy \"Keyboard_Controller:kc0\|ScanCodeToEvent:scte\"" {  } { { "Keyboard_Controller.v" "scte" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/Keyboard_Controller.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574956104 ""}
{ "Warning" "WSGN_SEARCH_FILE" "doublesync_no_reset.v 1 1 " "Using design file doublesync_no_reset.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync_no_reset " "Found entity 1: doublesync_no_reset" {  } { { "doublesync_no_reset.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/doublesync_no_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574956140 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617574956140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync_no_reset doublesync_no_reset:sync_reset_from_key " "Elaborating entity \"doublesync_no_reset\" for hierarchy \"doublesync_no_reset:sync_reset_from_key\"" {  } { { "dds_and_nios_lab.v" "sync_reset_from_key" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574956142 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_enable doublesync_no_reset.v(12) " "Verilog HDL or VHDL warning at doublesync_no_reset.v(12): object \"clock_enable\" assigned a value but never read" {  } { { "doublesync_no_reset.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/doublesync_no_reset.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617574956142 "|dds_and_nios_lab|doublesync_no_reset:sync_reset_from_key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hack_ltm_sincronization hack_ltm_sincronization:hack_ltm_sincronization_inst " "Elaborating entity \"hack_ltm_sincronization\" for hierarchy \"hack_ltm_sincronization:hack_ltm_sincronization_inst\"" {  } { { "dds_and_nios_lab.v" "hack_ltm_sincronization_inst" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574956148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cursor Cursor:Cursor_inst " "Elaborating entity \"Cursor\" for hierarchy \"Cursor:Cursor_inst\"" {  } { { "dds_and_nios_lab.v" "Cursor_inst" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574956159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 Cursor.v(75) " "Verilog HDL assignment warning at Cursor.v(75): truncated value with size 11 to match size of target (10)" {  } { { "Cursor.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/Cursor.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617574956278 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 Cursor.v(76) " "Verilog HDL assignment warning at Cursor.v(76): truncated value with size 11 to match size of target (10)" {  } { { "Cursor.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/Cursor.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617574956278 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Cursor.v(92) " "Verilog HDL assignment warning at Cursor.v(92): truncated value with size 32 to match size of target (21)" {  } { { "Cursor.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/Cursor.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617574956278 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Cursor.v(97) " "Verilog HDL assignment warning at Cursor.v(97): truncated value with size 32 to match size of target (21)" {  } { { "Cursor.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/Cursor.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617574956278 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Cursor.v(103) " "Verilog HDL assignment warning at Cursor.v(103): truncated value with size 32 to match size of target (21)" {  } { { "Cursor.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/Cursor.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617574956279 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Cursor.v(109) " "Verilog HDL assignment warning at Cursor.v(109): truncated value with size 32 to match size of target (21)" {  } { { "Cursor.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/Cursor.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617574956279 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFXII_LB_Cursor2 Cursor:Cursor_inst\|FFXII_LB_Cursor2:FFXII_LB_Cursor2_inst " "Elaborating entity \"FFXII_LB_Cursor2\" for hierarchy \"Cursor:Cursor_inst\|FFXII_LB_Cursor2:FFXII_LB_Cursor2_inst\"" {  } { { "Cursor.v" "FFXII_LB_Cursor2_inst" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/Cursor.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574956290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFXII_LB_Cursor Cursor:Cursor_inst\|FFXII_LB_Cursor:FFXII_LB_Cursor_inst " "Elaborating entity \"FFXII_LB_Cursor\" for hierarchy \"Cursor:Cursor_inst\|FFXII_LB_Cursor:FFXII_LB_Cursor_inst\"" {  } { { "Cursor.v" "FFXII_LB_Cursor_inst" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/Cursor.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574956663 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generate_arbitrary_divided_clk32.v 1 1 " "Using design file generate_arbitrary_divided_clk32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "generate_arbitrary_divided_clk32.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/generate_arbitrary_divided_clk32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574957052 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617574957052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_Arbitrary_Divided_Clk32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk " "Elaborating entity \"Generate_Arbitrary_Divided_Clk32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\"" {  } { { "dds_and_nios_lab.v" "Generate_LCD_scope_Clk" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk_div32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk " "Elaborating entity \"var_clk_div32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\"" {  } { { "generate_arbitrary_divided_clk32.v" "Div_Clk" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/generate_arbitrary_divided_clk32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plot_graph plot_graph:plot_graph1 " "Elaborating entity \"plot_graph\" for hierarchy \"plot_graph:plot_graph1\"" {  } { { "dds_and_nios_lab.v" "plot_graph1" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram1 plot_graph:plot_graph1\|sdram1:sdram1_inst " "Elaborating entity \"sdram1\" for hierarchy \"plot_graph:plot_graph1\|sdram1:sdram1_inst\"" {  } { { "plot_graph.v" "sdram1_inst" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/plot_graph.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\"" {  } { { "sdram1.v" "altsyncram_component" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdram1.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\"" {  } { { "sdram1.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdram1.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574957098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957099 ""}  } { { "sdram1.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdram1.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617574957099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lqv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lqv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lqv1 " "Found entity 1: altsyncram_lqv1" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_lqv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574957138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574957138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lqv1 plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated " "Elaborating entity \"altsyncram_lqv1\" for hierarchy \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574957139 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "d second 12 1 " "Port \"d\" on the entity instantiation of \"second\" is connected to a signal of width 12. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fast_to_slow.sv" "second" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1617574960278 "|dds_and_nios_lab|fast_to_slow:mod2|FDC:second"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q second 12 1 " "Port \"q\" on the entity instantiation of \"second\" is connected to a signal of width 12. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "fast_to_slow.sv" "second" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 47 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1617574960279 "|dds_and_nios_lab|fast_to_slow:mod2|FDC:second"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q first 12 1 " "Port \"q\" on the entity instantiation of \"first\" is connected to a signal of width 12. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "fast_to_slow.sv" "first" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1617574960279 "|dds_and_nios_lab|fast_to_slow:mod2|FDC:first"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "en reg3 12 1 " "Port \"en\" on the entity instantiation of \"reg3\" is connected to a signal of width 12. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "fast_to_slow.sv" "reg3" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1617574960279 "|dds_and_nios_lab|fast_to_slow:mod2|FDC_en:reg3"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[11\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[10\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[9\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[8\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[7\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[6\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[5\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[4\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[3\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[2\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[1\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[11\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[10\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[9\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[8\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[7\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[6\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[5\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[4\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[3\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[2\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[1\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960282 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff1_ff2\[11\] " "Net \"fast_to_slow:mod2\|ff1_ff2\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff1_ff2\[10\] " "Net \"fast_to_slow:mod2\|ff1_ff2\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff1_ff2\[9\] " "Net \"fast_to_slow:mod2\|ff1_ff2\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff1_ff2\[8\] " "Net \"fast_to_slow:mod2\|ff1_ff2\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff1_ff2\[7\] " "Net \"fast_to_slow:mod2\|ff1_ff2\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff1_ff2\[6\] " "Net \"fast_to_slow:mod2\|ff1_ff2\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff1_ff2\[5\] " "Net \"fast_to_slow:mod2\|ff1_ff2\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff1_ff2\[4\] " "Net \"fast_to_slow:mod2\|ff1_ff2\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff1_ff2\[3\] " "Net \"fast_to_slow:mod2\|ff1_ff2\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff1_ff2\[2\] " "Net \"fast_to_slow:mod2\|ff1_ff2\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff1_ff2\[1\] " "Net \"fast_to_slow:mod2\|ff1_ff2\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff2_reg3\[11\] " "Net \"fast_to_slow:mod2\|ff2_reg3\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff2_reg3\[10\] " "Net \"fast_to_slow:mod2\|ff2_reg3\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff2_reg3\[9\] " "Net \"fast_to_slow:mod2\|ff2_reg3\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff2_reg3\[8\] " "Net \"fast_to_slow:mod2\|ff2_reg3\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff2_reg3\[7\] " "Net \"fast_to_slow:mod2\|ff2_reg3\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff2_reg3\[6\] " "Net \"fast_to_slow:mod2\|ff2_reg3\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff2_reg3\[5\] " "Net \"fast_to_slow:mod2\|ff2_reg3\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff2_reg3\[4\] " "Net \"fast_to_slow:mod2\|ff2_reg3\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff2_reg3\[3\] " "Net \"fast_to_slow:mod2\|ff2_reg3\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff2_reg3\[2\] " "Net \"fast_to_slow:mod2\|ff2_reg3\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod2\|ff2_reg3\[1\] " "Net \"fast_to_slow:mod2\|ff2_reg3\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960286 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[11\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[10\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[9\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[8\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[7\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[6\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[5\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[4\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[3\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[2\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[1\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[11\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[10\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[9\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[8\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[7\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[6\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[5\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[4\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[3\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[2\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[1\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960289 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[11\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[10\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[9\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[8\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[7\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[6\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[5\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[4\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[3\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[2\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[1\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[11\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[10\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[9\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[8\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[7\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[6\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[5\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[4\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[3\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[2\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[1\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960292 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[11\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[10\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[9\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[8\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[7\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[6\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[5\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[4\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[3\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[2\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[1\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[11\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[10\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[9\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[8\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[7\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[6\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[5\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[4\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[3\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[2\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[1\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960296 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[11\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[10\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[9\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[8\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[7\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[6\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[5\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[4\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[3\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[2\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[1\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[11\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[10\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[9\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[8\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[7\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[6\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[5\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[4\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[3\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[2\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[1\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960300 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[11\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[10\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[9\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[8\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[7\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[6\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[5\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[4\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[3\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[2\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[1\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[11\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[10\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[9\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[8\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[7\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[6\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[5\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[4\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[3\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[2\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[1\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960304 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[11\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[10\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[9\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[8\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[7\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[6\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[5\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[4\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[3\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[2\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[1\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[11\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[10\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[9\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[8\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[7\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[6\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[5\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[4\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[3\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[2\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[1\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960307 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[11\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[10\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[9\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[8\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[7\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[6\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[5\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[4\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[3\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[2\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[1\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[11\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[10\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[9\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[8\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[7\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[6\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[5\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[4\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[3\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[2\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[1\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574960310 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE1_SoC_QSYS_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE1_SoC_QSYS_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_itrace" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3556 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1617574961155 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[11\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[10\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[9\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[8\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[7\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[6\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[5\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[4\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[3\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[2\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff1_ff2\[1\] " "Net \"fast_to_slow:mod3\|ff1_ff2\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff1_ff2\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[11\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[11\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[11\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[10\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[10\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[9\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[9\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[8\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[8\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[7\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[7\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[6\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[6\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[5\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[5\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[4\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[4\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[4\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[3\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[3\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[3\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[2\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[2\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[2\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fast_to_slow:mod3\|ff2_reg3\[1\] " "Net \"fast_to_slow:mod3\|ff2_reg3\[1\]\" is missing source, defaulting to GND" {  } { { "fast_to_slow.sv" "ff2_reg3\[1\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/fast_to_slow.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617574961239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v4e4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v4e4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v4e4 " "Found entity 1: altsyncram_v4e4" {  } { { "db/altsyncram_v4e4.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_v4e4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574962608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574962608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574962749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574962749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574962819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574962819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69i " "Found entity 1: cntr_69i" {  } { { "db/cntr_69i.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/cntr_69i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574962912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574962912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574962954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574962954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574963014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574963014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574963094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574963094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574963135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574963135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574963193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574963193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574963234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574963234 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574963374 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1617574963548 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1617574968706 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1617574968883 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1617574970193 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1617574970215 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1617574970258 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1617574970262 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1617574970263 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1617574970939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9c3b1213/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9c3b1213/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9c3b1213/alt_sld_fab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/ip/sld9c3b1213/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574971071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574971071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9c3b1213/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9c3b1213/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld9c3b1213/submodules/alt_sld_fab_ident.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/ip/sld9c3b1213/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574971073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574971073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9c3b1213/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9c3b1213/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld9c3b1213/submodules/alt_sld_fab_presplit.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/ip/sld9c3b1213/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574971080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574971080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9c3b1213/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9c3b1213/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9c3b1213/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/ip/sld9c3b1213/submodules/alt_sld_fab_sldfabric.vhd" 202 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574971112 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld9c3b1213/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/ip/sld9c3b1213/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574971112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574971112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9c3b1213/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9c3b1213/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld9c3b1213/submodules/alt_sld_fab_splitter.sv" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/ip/sld9c3b1213/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574971128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574971128 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[8\] " "Synthesized away node \"plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_lqv1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sdram1.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574972862 "|dds_and_nios_lab|plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[9\] " "Synthesized away node \"plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_lqv1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sdram1.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574972862 "|dds_and_nios_lab|plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[8\] " "Synthesized away node \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_lqv1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sdram1.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 613 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574972862 "|dds_and_nios_lab|plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[9\] " "Synthesized away node \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_lqv1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sdram1.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 613 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574972862 "|dds_and_nios_lab|plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[20\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_bo12.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574972862 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[21\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_bo12.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574972862 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[24\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_1s12.tdf" 810 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574972862 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[25\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_1s12.tdf" 842 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574972862 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[26\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_1s12.tdf" 874 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574972862 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[27\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_1s12.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574972862 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[28\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_1s12.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574972862 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[29\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_1s12.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574972862 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[30\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_1s12.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574972862 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[31\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_1s12.tdf" 1034 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574972862 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1617574972862 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1617574972862 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Quartus II" 0 -1 1617574972972 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "actual_selected_modulation\[4\] " "Synthesized away node \"actual_selected_modulation\[4\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 334 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 4 1617574980144 "|dds_and_nios_lab|actual_selected_modulation[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "actual_selected_signal\[4\] " "Synthesized away node \"actual_selected_signal\[4\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 335 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 4 1617574980144 "|dds_and_nios_lab|actual_selected_signal[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 4 1617574980144 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[0\] " "Synthesized away node \"plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_lqv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sdram1.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 4 1617574980144 "|dds_and_nios_lab|plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[0\] " "Synthesized away node \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_lqv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sdram1.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 613 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 4 1617574980144 "|dds_and_nios_lab|plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 4 1617574980144 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 4 1617574980144 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "waveform_gen:wavegen\|sincos_lut:lut\|Mux22_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"waveform_gen:wavegen\|sincos_lut:lut\|Mux22_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE dds_and_nios_lab.dds_and_nios_lab0.rtl.mif " "Parameter INIT_FILE set to dds_and_nios_lab.dds_and_nios_lab0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617574982076 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574982076 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1617574982076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574982111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982112 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617574982112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tvs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tvs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tvs1 " "Found entity 1: altsyncram_tvs1" {  } { { "db/altsyncram_tvs1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_tvs1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574982151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574982151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveform_gen:wavegen\|sincos_lut:lut\|altsyncram:Mux22_rtl_0 " "Elaborated megafunction instantiation \"waveform_gen:wavegen\|sincos_lut:lut\|altsyncram:Mux22_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574982180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveform_gen:wavegen\|sincos_lut:lut\|altsyncram:Mux22_rtl_0 " "Instantiated megafunction \"waveform_gen:wavegen\|sincos_lut:lut\|altsyncram:Mux22_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE dds_and_nios_lab.dds_and_nios_lab0.rtl.mif " "Parameter \"INIT_FILE\" = \"dds_and_nios_lab.dds_and_nios_lab0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617574982181 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617574982181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lmd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lmd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lmd1 " "Found entity 1: altsyncram_lmd1" {  } { { "db/altsyncram_lmd1.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_lmd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617574982220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617574982220 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1617574982902 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1617574982902 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1617574983026 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1617574983026 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1617574983026 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1617574983027 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1617574983027 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1617574983063 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 142 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1617574987183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 144 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1617574987183 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 2 1617574987183 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "Bidir \"FPGA_I2C_SDAT\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 50 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "Bidir \"PS2_CLK2\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 143 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "Bidir \"PS2_DAT2\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 145 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 7 1617574987747 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 7 1617574987747 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617574992807 "|dds_and_nios_lab|TD_RESET_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1617574992807 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[51\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_bo12.tdf" 1674 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574993393 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[50\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_bo12.tdf" 1642 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574993393 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[49\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_bo12.tdf" 1610 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574993393 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[48\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_bo12.tdf" 1578 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574993393 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[47\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_bo12.tdf" 1546 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574993393 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[46\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_bo12.tdf" 1514 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 428 0 0 } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 324 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617574993393 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a46"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1617574993393 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1617574993393 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "985 " "985 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1617575001489 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sampler " "Logic cell \"sampler\"" {  } { { "dds_and_nios_lab.v" "sampler" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575001573 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[5\] " "Logic cell \"actual_selected_modulation\[5\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 334 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575001573 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[5\] " "Logic cell \"actual_selected_signal\[5\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[5\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 335 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575001573 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[10\] " "Logic cell \"actual_selected_modulation\[10\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 334 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575001573 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[7\] " "Logic cell \"actual_selected_modulation\[7\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 334 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575001573 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[6\] " "Logic cell \"actual_selected_modulation\[6\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 334 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575001573 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[9\] " "Logic cell \"actual_selected_modulation\[9\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 334 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575001573 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[8\] " "Logic cell \"actual_selected_modulation\[8\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 334 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575001573 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[10\] " "Logic cell \"actual_selected_signal\[10\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[10\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 335 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575001573 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[7\] " "Logic cell \"actual_selected_signal\[7\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[7\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 335 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575001573 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[6\] " "Logic cell \"actual_selected_signal\[6\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[6\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 335 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575001573 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[9\] " "Logic cell \"actual_selected_signal\[9\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[9\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 335 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575001573 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[8\] " "Logic cell \"actual_selected_signal\[8\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[8\]" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 335 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575001573 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1617575001573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.map.smsg " "Generated suppressed messages file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1617575003325 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 81 91 0 0 10 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 81 of its 91 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 10 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1617575005787 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "19 0 4 0 0 " "Adding 19 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1617575006122 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575006122 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "8 " "Optimize away 8 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_not_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_not_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575006750 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|outclk_not " "Node: \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|outclk_not\"" {  } { { "var_clk_div32.qxp" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575006750 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Quartus II" 0 -1 1617575006750 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1617575006766 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1617575006766 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1617575006777 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1617575006777 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1617575006785 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1617575006785 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1617575006794 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1617575006794 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 151 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575007457 "|dds_and_nios_lab|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1617575007457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14356 " "Implemented 14356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1617575007499 ""} { "Info" "ICUT_CUT_TM_OPINS" "114 " "Implemented 114 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1617575007499 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1617575007499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13675 " "Implemented 13675 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1617575007499 ""} { "Info" "ICUT_CUT_TM_RAMS" "429 " "Implemented 429 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1617575007499 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1617575007499 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1617575007499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1617575007499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 574 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 574 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5379 " "Peak virtual memory: 5379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617575007781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 04 15:23:27 2021 " "Processing ended: Sun Apr 04 15:23:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617575007781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617575007781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:26 " "Total CPU time (on all processors): 00:03:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617575007781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617575007781 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617575009708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617575009713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 04 15:23:29 2021 " "Processing started: Sun Apr 04 15:23:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617575009713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1617575009713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1617575009714 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1617575009792 ""}
{ "Info" "0" "" "Project  = dds_and_nios_lab" {  } {  } 0 0 "Project  = dds_and_nios_lab" 0 0 "Fitter" 0 0 1617575009792 ""}
{ "Info" "0" "" "Revision = dds_and_nios_lab" {  } {  } 0 0 "Revision = dds_and_nios_lab" 0 0 "Fitter" 0 0 1617575009792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1617575010090 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dds_and_nios_lab 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"dds_and_nios_lab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1617575010183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617575010222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617575010222 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1617575010297 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1617575010297 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1617575010316 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1617575010326 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1617575010326 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1617575010335 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1617575010809 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1617575010827 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1617575011664 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1617575011668 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1617575011968 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1617575021637 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1617575022494 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1617575022494 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "6 s (6 global) " "Promoted 6 clocks (6 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 3337 global CLKCTRL_G5 " "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 3337 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1617575022499 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G6 " "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1617575022499 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 278 global CLKCTRL_G0 " "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 278 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1617575022499 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 511 global CLKCTRL_G4 " "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 511 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1617575022499 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 3989 global CLKCTRL_G7 " "CLOCK_50~inputCLKENA0 with 3989 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1617575022499 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 546 global CLKCTRL_G3 " "altera_internal_jtag~TCKUTAPCLKENA0 with 546 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1617575022499 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1617575022499 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1617575022499 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617575023253 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3o02 " "Entity dcfifo_3o02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1617575025201 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1617575025201 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1617575025412 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1617575025431 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1617575025432 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1617575025449 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 U0\|vga\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): U0\|vga\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025468 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025469 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025469 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025470 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025470 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025470 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025470 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025471 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025472 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025472 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025473 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025473 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025474 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025475 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025475 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025476 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025476 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025477 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025478 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025478 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025479 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025479 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025480 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025481 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025481 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025482 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025483 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025484 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025484 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025485 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025485 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025486 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025486 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025487 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025488 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025488 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025489 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025489 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025490 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025490 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025491 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025492 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025493 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025493 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025493 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1617575025493 ""}
{ "Info" "ISTA_SDC_FOUND" "dds_and_nios_lab.sdc " "Reading SDC File: 'dds_and_nios_lab.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1617575025496 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1617575025498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dds_and_nios_lab.sdc 21 *AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp* register " "Ignored filter at dds_and_nios_lab.sdc(21): *AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp* could not be matched with a register" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dds_and_nios_lab.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at dds_and_nios_lab.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name freqgen_audio_dac  -period 1000 \[get_registers \{*AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp*\}\]  " "create_clock -name freqgen_audio_dac  -period 1000 \[get_registers \{*AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp*\}\] " {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025498 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dds_and_nios_lab.sdc 22 *frecGen:frecGen_plots\|out_tmp* register " "Ignored filter at dds_and_nios_lab.sdc(22): *frecGen:frecGen_plots\|out_tmp* could not be matched with a register" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dds_and_nios_lab.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at dds_and_nios_lab.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name freqgen_plots -period 1000 \[get_registers \{*frecGen:frecGen_plots\|out_tmp*\}\] " "create_clock -name freqgen_plots -period 1000 \[get_registers \{*frecGen:frecGen_plots\|out_tmp*\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025499 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdc_scripts.tcl 10 freqgen_audio_dac clock " "Ignored filter at sdc_scripts.tcl(10): freqgen_audio_dac could not be matched with a clock" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025499 ""}
{ "Warning" "WSTA_COMMAND_FAILED" "remove_from_collection " "Command remove_from_collection failed" { { "Warning" "WSTA_COLLECTION_MANAGER_NO_FOUND_COLLECTION" "Positional argument collection_obj_2 freqgen_audio_dac ( clk ) " "Positional argument collection_obj_2 with value freqgen_audio_dac could not match any element of the following types: ( clk )" {  } {  } 0 332089 "%1!s! with value %2!s! could not match any element of the following types: %3!s!" 0 0 "Quartus II" 0 -1 1617575025500 ""}  } {  } 0 332055 "Command %1!s! failed" 0 0 "Fitter" 0 -1 1617575025500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdc_scripts.tcl 10 freqgen_audio_dac clock or keeper or register or port or pin or cell or partition " "Ignored filter at sdc_scripts.tcl(10): freqgen_audio_dac could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1617575025500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025501 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025501 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025501 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025502 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025502 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025502 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025502 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025503 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025503 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025503 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025504 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025504 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025504 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025504 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025505 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025505 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025505 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025505 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025505 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025505 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025506 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025506 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025506 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1617575025506 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575025506 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1617575025506 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575025506 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575025506 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1617575025506 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575025506 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 20 -duty_cycle 50.00 -name \{U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 20 -duty_cycle 50.00 -name \{U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025513 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 7 -duty_cycle 50.00 -name \{U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 7 -duty_cycle 50.00 -name \{U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025513 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 7 -phase -192.86 -duty_cycle 50.00 -name \{U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 7 -phase -192.86 -duty_cycle 50.00 -name \{U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025513 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025513 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025513 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025513 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1617575025513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1617575025513 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1617575025514 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1617575025514 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1617575025514 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name generate_clk32:clk_divide_1MHZ\|outclk generate_clk32:clk_divide_1MHZ\|outclk " "create_clock -period 39.000 -name generate_clk32:clk_divide_1MHZ\|outclk generate_clk32:clk_divide_1MHZ\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025523 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " "create_clock -period 39.000 -name hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025523 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 39.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025523 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name generate_clk32:clk_divide_200Hz\|outclk generate_clk32:clk_divide_200Hz\|outclk " "create_clock -period 39.000 -name generate_clk32:clk_divide_200Hz\|outclk generate_clk32:clk_divide_200Hz\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025523 ""}  } {  } 0 332105 "%1!s!" 0 0 "Fitter" 0 -1 1617575025523 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025607 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1617575025607 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1617575025818 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1617575025822 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 15 clocks " "Found 15 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025824 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025824 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025824 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025824 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025824 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025824 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025824 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "  39.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025824 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000 generate_clk32:clk_divide_1MHZ\|outclk " "  39.000 generate_clk32:clk_divide_1MHZ\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025824 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000 generate_clk32:clk_divide_200Hz\|outclk " "  39.000 generate_clk32:clk_divide_200Hz\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025824 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " "  39.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025824 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025824 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   7.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025824 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.000 U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   7.000 U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025824 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025824 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.125 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025824 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  25.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1617575025824 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1617575025824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1617575026140 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617575026161 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1617575026297 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1617575026297 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1617575026297 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1617575026297 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1617575026297 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1617575026297 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617575026298 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1617575026341 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1617575026342 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1617575026366 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1617575026963 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575027008 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1617575027008 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575027008 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575027008 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1617575027008 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575027008 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1617575027015 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1617575027015 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1617575027015 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1617575028334 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 EC " "Packed 26 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1617575028357 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 DSP block " "Packed 64 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1617575028357 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1617575028357 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1617575028357 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1617575028357 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1617575028357 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1617575028609 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1617575029692 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575029732 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1617575029732 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575029732 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575029732 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1617575029732 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575029732 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1617575029737 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1617575029737 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1617575029737 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1617575030952 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 188 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 188 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1617575040864 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1617575042652 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575042692 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1617575042692 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575042692 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575042692 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1617575042692 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575042692 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1617575042697 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1617575042697 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1617575042697 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:15 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:15" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1617575043491 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1617575044498 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1617575044567 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1617575044567 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1617575044587 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1617575046149 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575046189 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1617575046189 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575046189 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575046189 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1617575046189 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575046189 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1617575046194 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1617575046194 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1617575046194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1617575047495 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1617575047516 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1617575047516 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:37 " "Fitter preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617575048481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1617575052622 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1617575054569 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575054610 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1617575054610 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575054610 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575054610 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1617575054610 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575054610 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1617575054615 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1617575054615 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1617575054615 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1617575057373 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575057413 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1617575057413 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575057413 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575057413 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1617575057413 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575057413 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1617575057418 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1617575057418 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1617575057418 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1617575059047 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "4 " "Fitter has implemented the following 4 RAMs using MLAB locations, which will behave the same as dedicated RAM locations during power up" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\] " "Node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_bo12.tdf" 38 2 0 } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575084276 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\] " "Node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_bo12.tdf" 38 2 0 } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575084276 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\] " "Node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_bo12.tdf" 38 2 0 } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575084276 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\] " "Node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/db/altsyncram_bo12.tdf" 38 2 0 } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617575084276 ""}  } {  } 0 170054 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will behave the same as dedicated RAM locations during power up" 0 0 "Fitter" 0 -1 1617575084276 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "4 " "Fitter has implemented the following 4 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Quartus II" 0 -1 1617575084277 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1617575084277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:31 " "Fitter placement preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617575084277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1617575117008 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1617575131061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:47 " "Fitter placement operations ending: elapsed time is 00:00:47" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617575131062 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1617575136302 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575136343 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1617575136343 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575136343 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575136343 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1617575136343 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575136343 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1617575136348 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1617575136348 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1617575136348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1617575137019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.2% " "2e+03 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1617575151266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X11_Y11 X21_Y22 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22" {  } { { "loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22"} { { 12 { 0 ""} 11 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1617575154869 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1617575154869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:26 " "Fitter routing operations ending: elapsed time is 00:01:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617575225917 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "24.25 " "Total time spent on timing analysis during the Fitter is 24.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1617575235711 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617575235957 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617575238555 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617575238662 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617575241204 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1617575241864 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575241909 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1617575241909 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575241909 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575241909 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1617575241909 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1617575241909 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1617575241914 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1617575241914 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1617575241915 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:23 " "Fitter post-fit operations ending: elapsed time is 00:00:23" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617575258344 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1617575259125 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "80 " "Following 80 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 1110 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 1112 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 1088 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 1089 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 1091 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 1107 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 889 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 890 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 891 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 892 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 893 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 894 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 895 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 896 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 897 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 898 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 899 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 900 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 901 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 902 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 903 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 904 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 905 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 906 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 907 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 908 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 909 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 910 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 911 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 912 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 913 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 914 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 915 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 916 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 917 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 918 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 919 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 920 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 921 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 922 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 923 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 924 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 925 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 926 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 927 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 928 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 929 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 930 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 931 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 932 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 933 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 934 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 935 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 936 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 937 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 938 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 939 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 940 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 941 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 942 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 943 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 944 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 945 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 946 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 947 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 948 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 949 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 950 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 951 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 952 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 953 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 954 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 955 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 956 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 957 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 958 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 959 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 960 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 1111 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "dds_and_nios_lab.v" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/" { { 0 { 0 ""} 0 1113 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1617575259352 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1617575259352 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.fit.smsg " "Generated suppressed messages file E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1617575260575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 120 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8625 " "Peak virtual memory: 8625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617575264739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 04 15:27:44 2021 " "Processing ended: Sun Apr 04 15:27:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617575264739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:15 " "Elapsed time: 00:04:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617575264739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:54 " "Total CPU time (on all processors): 00:13:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617575264739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1617575264739 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1617575266702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617575266707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 04 15:27:46 2021 " "Processing started: Sun Apr 04 15:27:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617575266707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1617575266707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1617575266707 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1617575275758 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1617575275758 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1617575276104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617575278080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 04 15:27:58 2021 " "Processing ended: Sun Apr 04 15:27:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617575278080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617575278080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617575278080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1617575278080 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1617575278782 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1617575279838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617575279844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 04 15:27:59 2021 " "Processing started: Sun Apr 04 15:27:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617575279844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617575279844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dds_and_nios_lab -c dds_and_nios_lab " "Command: quartus_sta dds_and_nios_lab -c dds_and_nios_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617575279844 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1617575279924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1617575281276 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1617575281316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1617575281316 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3o02 " "Entity dcfifo_3o02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1617575283539 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1617575283539 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1617575283767 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1617575283789 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1617575283798 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Quartus II" 0 0 1617575283824 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 U0\|vga\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): U0\|vga\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283846 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283847 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283847 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283847 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283847 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283848 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283848 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283849 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283850 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283850 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283850 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283850 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283851 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283851 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283851 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283851 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283852 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283852 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283852 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283852 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283853 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283853 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283853 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283853 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283854 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283854 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283854 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283854 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283854 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283854 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283855 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283855 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283856 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283856 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283857 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283857 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283857 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283857 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283858 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283858 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283859 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283859 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283859 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283859 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283859 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283859 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283860 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283860 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283861 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283861 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283861 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283861 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283862 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283863 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283863 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283864 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283864 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283864 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283864 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283865 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283865 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283866 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283866 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1617575283867 ""}
{ "Info" "ISTA_SDC_FOUND" "dds_and_nios_lab.sdc " "Reading SDC File: 'dds_and_nios_lab.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1617575283872 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1617575283874 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dds_and_nios_lab.sdc 21 *AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp* register " "Ignored filter at dds_and_nios_lab.sdc(21): *AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp* could not be matched with a register" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dds_and_nios_lab.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at dds_and_nios_lab.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name freqgen_audio_dac  -period 1000 \[get_registers \{*AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp*\}\]  " "create_clock -name freqgen_audio_dac  -period 1000 \[get_registers \{*AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp*\}\] " {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283874 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283874 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dds_and_nios_lab.sdc 22 *frecGen:frecGen_plots\|out_tmp* register " "Ignored filter at dds_and_nios_lab.sdc(22): *frecGen:frecGen_plots\|out_tmp* could not be matched with a register" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dds_and_nios_lab.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at dds_and_nios_lab.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name freqgen_plots -period 1000 \[get_registers \{*frecGen:frecGen_plots\|out_tmp*\}\] " "create_clock -name freqgen_plots -period 1000 \[get_registers \{*frecGen:frecGen_plots\|out_tmp*\}\]" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283875 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/dds_and_nios_lab.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdc_scripts.tcl 10 freqgen_audio_dac clock " "Ignored filter at sdc_scripts.tcl(10): freqgen_audio_dac could not be matched with a clock" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283875 ""}
{ "Warning" "WSTA_COMMAND_FAILED" "remove_from_collection " "Command remove_from_collection failed" { { "Warning" "WSTA_COLLECTION_MANAGER_NO_FOUND_COLLECTION" "Positional argument collection_obj_2 freqgen_audio_dac ( clk ) " "Positional argument collection_obj_2 with value freqgen_audio_dac could not match any element of the following types: ( clk )" {  } {  } 0 332089 "%1!s! with value %2!s! could not match any element of the following types: %3!s!" 0 0 "Quartus II" 0 -1 1617575283876 ""}  } {  } 0 332055 "Command %1!s! failed" 0 0 "Quartus II" 0 -1 1617575283876 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdc_scripts.tcl 10 freqgen_audio_dac clock or keeper or register or port or pin or cell or partition " "Ignored filter at sdc_scripts.tcl(10): freqgen_audio_dac could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1617575283876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283877 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283877 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283877 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283877 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283878 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283878 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283878 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283878 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283879 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283879 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283879 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283880 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283880 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283880 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283880 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283881 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283881 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283881 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283881 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283882 ""}  } { { "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" "" { Text "E:/Courses/CPEN311/Ebi/Labs/lab5_cpen311/rtl/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1617575283882 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Quartus II" 0 0 1617575283882 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Quartus II" 0 0 1617575283882 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Quartus II" 0 0 1617575283882 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Quartus II" 0 0 1617575283882 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Quartus II" 0 0 1617575283882 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Quartus II" 0 0 1617575283882 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 40 -duty_cycle 50.00 -name \{U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 40 -duty_cycle 50.00 -name \{U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 7 -duty_cycle 50.00 -name \{U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 7 -duty_cycle 50.00 -name \{U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 7 -phase -192.86 -duty_cycle 50.00 -name \{U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 7 -phase -192.86 -duty_cycle 50.00 -name \{U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283887 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283887 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1617575283888 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Quartus II" 0 0 1617575283889 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Quartus II" 0 0 1617575283889 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Quartus II" 0 0 1617575283889 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name generate_clk32:clk_divide_1MHZ\|outclk generate_clk32:clk_divide_1MHZ\|outclk " "create_clock -period 39.000 -name generate_clk32:clk_divide_1MHZ\|outclk generate_clk32:clk_divide_1MHZ\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283897 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 39.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283897 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " "create_clock -period 39.000 -name hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283897 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name generate_clk32:clk_divide_200Hz\|outclk generate_clk32:clk_divide_200Hz\|outclk " "create_clock -period 39.000 -name generate_clk32:clk_divide_200Hz\|outclk generate_clk32:clk_divide_200Hz\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283897 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283897 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: U0\|cpu\|the_DE1_SoC_QSYS_cpu_nios2_oci\|the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: U0\|cpu\|the_DE1_SoC_QSYS_cpu_nios2_oci\|the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575283980 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1617575283980 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284167 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1617575284171 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1617575284204 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1617575284511 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1617575284511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.706 " "Worst-case setup slack is -7.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.706            -154.302 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   -7.706            -154.302 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.010            -301.278 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.010            -301.278 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.853             -38.803 generate_clk32:clk_divide_200Hz\|outclk  " "   -2.853             -38.803 generate_clk32:clk_divide_200Hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.839             -97.448 CLOCK_50  " "   -2.839             -97.448 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.256               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.737               0.000 altera_reserved_tck  " "    4.737               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.483               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.483               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.387               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "   30.387               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.231               0.000 generate_clk32:clk_divide_1MHZ\|outclk  " "   36.231               0.000 generate_clk32:clk_divide_1MHZ\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575284514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.547 " "Worst-case hold slack is -2.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.547             -44.178 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.547             -44.178 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.255              -1.902 CLOCK_50  " "   -0.255              -1.902 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 altera_reserved_tck  " "    0.217               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.239               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.363               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.680               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 generate_clk32:clk_divide_1MHZ\|outclk  " "    0.781               0.000 generate_clk32:clk_divide_1MHZ\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.864               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "    0.864               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.260               0.000 generate_clk32:clk_divide_200Hz\|outclk  " "    2.260               0.000 generate_clk32:clk_divide_200Hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575284585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.136 " "Worst-case recovery slack is -5.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.136             -15.388 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.136             -15.388 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.260               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.260               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.247               0.000 CLOCK_50  " "   14.247               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.541               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.541               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.633               0.000 altera_reserved_tck  " "   17.633               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575284608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.320 " "Worst-case removal slack is -0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.320              -0.901 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.320              -0.901 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.313               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.617               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 altera_reserved_tck  " "    0.666               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.820               0.000 CLOCK_50  " "    0.820               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575284635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.500               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.277               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.277               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.877               0.000 CLOCK_50  " "    8.877               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.263               0.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.263               0.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.397               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   18.397               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.775               0.000 altera_reserved_tck  " "   18.775               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.819               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "   18.819               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.856               0.000 generate_clk32:clk_divide_200Hz\|outclk  " "   18.856               0.000 generate_clk32:clk_divide_200Hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.900               0.000 generate_clk32:clk_divide_1MHZ\|outclk  " "   18.900               0.000 generate_clk32:clk_divide_1MHZ\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.148               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.148               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575284643 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 241 synchronizer chains. " "Report Metastability: Found 241 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284927 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1617575284927 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1617575284939 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1617575285004 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1617575289834 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: U0\|cpu\|the_DE1_SoC_QSYS_cpu_nios2_oci\|the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: U0\|cpu\|the_DE1_SoC_QSYS_cpu_nios2_oci\|the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290455 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1617575290455 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290507 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1617575290680 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1617575290680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.665 " "Worst-case setup slack is -7.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.665            -154.114 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   -7.665            -154.114 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.691            -277.815 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.691            -277.815 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.980             -40.569 generate_clk32:clk_divide_200Hz\|outclk  " "   -2.980             -40.569 generate_clk32:clk_divide_200Hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.563             -85.600 CLOCK_50  " "   -2.563             -85.600 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.411               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.231               0.000 altera_reserved_tck  " "    5.231               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.501               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.501               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.625               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "   30.625               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.206               0.000 generate_clk32:clk_divide_1MHZ\|outclk  " "   36.206               0.000 generate_clk32:clk_divide_1MHZ\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575290687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.580 " "Worst-case hold slack is -2.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.580             -54.406 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.580             -54.406 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459             -11.671 CLOCK_50  " "   -0.459             -11.671 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 altera_reserved_tck  " "    0.202               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.204               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.382               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.652               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.725               0.000 generate_clk32:clk_divide_1MHZ\|outclk  " "    0.725               0.000 generate_clk32:clk_divide_1MHZ\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "    0.889               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.396               0.000 generate_clk32:clk_divide_200Hz\|outclk  " "    2.396               0.000 generate_clk32:clk_divide_200Hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575290758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.605 " "Worst-case recovery slack is -4.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.605             -13.790 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.605             -13.790 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.492               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.492               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.489               0.000 CLOCK_50  " "   14.489               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.658               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.658               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.775               0.000 altera_reserved_tck  " "   17.775               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575290787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.660 " "Worst-case removal slack is -0.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.660              -1.934 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.660              -1.934 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.244               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.544               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 altera_reserved_tck  " "    0.621               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 CLOCK_50  " "    0.775               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575290815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.500               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.265               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.265               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.913               0.000 CLOCK_50  " "    8.913               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.249               0.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.249               0.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.445               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   18.445               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.732               0.000 altera_reserved_tck  " "   18.732               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.863               0.000 generate_clk32:clk_divide_200Hz\|outclk  " "   18.863               0.000 generate_clk32:clk_divide_200Hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.863               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "   18.863               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.891               0.000 generate_clk32:clk_divide_1MHZ\|outclk  " "   18.891               0.000 generate_clk32:clk_divide_1MHZ\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.162               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.162               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575290828 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 241 synchronizer chains. " "Report Metastability: Found 241 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290989 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1617575290989 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1617575291006 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1617575291369 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1617575295972 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296599 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296599 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296599 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296599 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: U0\|cpu\|the_DE1_SoC_QSYS_cpu_nios2_oci\|the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: U0\|cpu\|the_DE1_SoC_QSYS_cpu_nios2_oci\|the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296599 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296599 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296599 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296599 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296599 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296599 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296599 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296599 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296599 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1617575296599 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296651 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1617575296714 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1617575296714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.559 " "Worst-case setup slack is -4.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.559            -226.868 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.559            -226.868 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.940             -77.124 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   -3.940             -77.124 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.895             -63.070 CLOCK_50  " "   -1.895             -63.070 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.176             -15.848 generate_clk32:clk_divide_200Hz\|outclk  " "   -1.176             -15.848 generate_clk32:clk_divide_200Hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.982               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.982               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.398               0.000 altera_reserved_tck  " "    7.398               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.143               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.143               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.307               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "   33.307               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.360               0.000 generate_clk32:clk_divide_1MHZ\|outclk  " "   37.360               0.000 generate_clk32:clk_divide_1MHZ\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575296727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.240 " "Worst-case hold slack is -1.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.240             -17.916 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.240             -17.916 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.140              -1.219 CLOCK_50  " "   -0.140              -1.219 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 altera_reserved_tck  " "    0.133               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.156               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.179               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.313               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 generate_clk32:clk_divide_1MHZ\|outclk  " "    0.333               0.000 generate_clk32:clk_divide_1MHZ\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "    0.488               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.080               0.000 generate_clk32:clk_divide_200Hz\|outclk  " "    1.080               0.000 generate_clk32:clk_divide_200Hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575296807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.461 " "Worst-case recovery slack is -3.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.461             -10.360 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.461             -10.360 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.759               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.759               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.080               0.000 CLOCK_50  " "   16.080               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.457               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.457               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.944               0.000 altera_reserved_tck  " "   18.944               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575296840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.113 " "Worst-case removal slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.113               0.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.195               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 altera_reserved_tck  " "    0.349               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.389               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 CLOCK_50  " "    0.455               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575296880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.500               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.392               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.392               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.479               0.000 CLOCK_50  " "    8.479               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.382               0.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.382               0.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.306               0.000 altera_reserved_tck  " "   18.306               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.362               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   18.362               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.075               0.000 generate_clk32:clk_divide_200Hz\|outclk  " "   19.075               0.000 generate_clk32:clk_divide_200Hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.114               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "   19.114               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.142               0.000 generate_clk32:clk_divide_1MHZ\|outclk  " "   19.142               0.000 generate_clk32:clk_divide_1MHZ\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.523               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.523               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575296907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575296907 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 241 synchronizer chains. " "Report Metastability: Found 241 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1617575297076 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1617575297076 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1617575297100 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298632 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298632 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298632 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298632 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: U0\|cpu\|the_DE1_SoC_QSYS_cpu_nios2_oci\|the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: U0\|cpu\|the_DE1_SoC_QSYS_cpu_nios2_oci\|the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298632 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298632 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298632 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298632 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298632 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298632 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298632 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298632 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298632 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1617575298632 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298684 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1617575298744 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1617575298744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.771 " "Worst-case setup slack is -3.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.771             -74.265 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   -3.771             -74.265 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.604            -178.403 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.604            -178.403 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.369             -44.540 CLOCK_50  " "   -1.369             -44.540 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.150             -15.515 generate_clk32:clk_divide_200Hz\|outclk  " "   -1.150             -15.515 generate_clk32:clk_divide_200Hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.369               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.369               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.685               0.000 altera_reserved_tck  " "    8.685               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.198               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.198               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.935               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "   33.935               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.450               0.000 generate_clk32:clk_divide_1MHZ\|outclk  " "   37.450               0.000 generate_clk32:clk_divide_1MHZ\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575298763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.322 " "Worst-case hold slack is -1.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.322             -20.492 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.322             -20.492 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.276              -6.063 CLOCK_50  " "   -0.276              -6.063 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 altera_reserved_tck  " "    0.122               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.125               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.168               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.280               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 generate_clk32:clk_divide_1MHZ\|outclk  " "    0.300               0.000 generate_clk32:clk_divide_1MHZ\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "    0.457               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.071               0.000 generate_clk32:clk_divide_200Hz\|outclk  " "    1.071               0.000 generate_clk32:clk_divide_200Hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575298841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.658 " "Worst-case recovery slack is -2.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.658              -7.967 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.658              -7.967 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.167               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.167               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.553               0.000 CLOCK_50  " "   16.553               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.628               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.628               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.196               0.000 altera_reserved_tck  " "   19.196               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575298883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.279 " "Worst-case removal slack is -0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.279              -0.830 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.279              -0.830 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.145               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 altera_reserved_tck  " "    0.319               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.329               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 CLOCK_50  " "    0.409               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575298922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.500               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.391               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.391               0.000 U0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.436               0.000 CLOCK_50  " "    8.436               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.384               0.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.384               0.000 U0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.251               0.000 altera_reserved_tck  " "   18.251               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.419               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   18.419               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.094               0.000 generate_clk32:clk_divide_200Hz\|outclk  " "   19.094               0.000 generate_clk32:clk_divide_200Hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.113               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "   19.113               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.142               0.000 generate_clk32:clk_divide_1MHZ\|outclk  " "   19.142               0.000 generate_clk32:clk_divide_1MHZ\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.529               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.529               0.000 U0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617575298948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617575298948 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 241 synchronizer chains. " "Report Metastability: Found 241 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1617575299114 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1617575299114 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1617575302538 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1617575302539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 112 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5935 " "Peak virtual memory: 5935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617575303135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 04 15:28:23 2021 " "Processing ended: Sun Apr 04 15:28:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617575303135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617575303135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617575303135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617575303135 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 807 s " "Quartus II Full Compilation was successful. 0 errors, 807 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617575304371 ""}
