
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Workers/Schematic/schematic/loop7segmentClockWise/pa.fromHdl.tcl
# create_project -name preTest -dir "D:/Workers/Schematic/schematic/loop7segmentClockWise/planAhead_run_3" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "main2.ucf" [current_fileset -constrset]
Adding file 'D:/Workers/Schematic/schematic/loop7segmentClockWise/main2.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {to_1_2_10_100_1000Hz.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {loopSeg.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {encoder.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {counter011.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {main2.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top main2 $srcset
# add_files [list {main2.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/Workers/Schematic/schematic/loop7segmentClockWise/to_1_2_10_100_1000Hz.vf" into library work
Analyzing Verilog file "D:/Workers/Schematic/schematic/loop7segmentClockWise/counter011.vf" into library work
Analyzing Verilog file "D:/Workers/Schematic/schematic/loop7segmentClockWise/main2.vf" into library work
Loading clock regions from D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/ProgramData/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Workers/Schematic/schematic/loop7segmentClockWise/main2.ucf]
Finished Parsing UCF File [D:/Workers/Schematic/schematic/loop7segmentClockWise/main2.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 74cce942
open_rtl_design: Time (s): elapsed = 00:00:18 . Memory (MB): peak = 547.168 ; gain = 112.875
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Nov 23 11:41:43 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
