{"children":[{"children":[{"data":[469340,938680,2768,1047,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[28084,38336,104,0,0],"details":[{"text":"Global interconnect for 20 global loads and 12 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 20 global loads and 12 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":34}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:34 (ch_top_in)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":35}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:35 (ch_bottom_in)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":36}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:36 (ch_left_in)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":37}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:37 (ch_right_in)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":41}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:41 (ch_top_out)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":42}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:42 (ch_bottom_out)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":43}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:43 (ch_left_out)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":44}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:44 (ch_right_out)","type":"resource"},{"data":[11,518,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":48}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:48 (ch_lu_col_out)","type":"resource"},{"data":[11,518,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":49}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:49 (ch_lu_row_out)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":50}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:50 (ch_top_col_in)","type":"resource"},{"data":[11,518,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":51}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:51 (ch_top_row_out)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":52}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:52 (ch_left_row_in)","type":"resource"},{"data":[11,518,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":53}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:53 (ch_left_col_out)","type":"resource"}],"data":[194,9832,0,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[694,1153,3,0,34],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 19 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'c' (hpl_torus_IEC_replicated_intel.cl:883)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:856 (a_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:857 (top_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:858 (left_buffer)","type":"resource"},{"children":[{"count":4,"data":[1572,25500,6,0,264],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[1636,25500,6,0,264],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,23,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"867"}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"867"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"867"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"867"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"867"}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":867}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:867","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"862"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"862"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"862"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"862"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"862"}]],"name":"7-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":862}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:862","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"863"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"863"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"863"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"863"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":863}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:863","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"864"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"864"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"864"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":864}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:864","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"871"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"871"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"871"}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":871}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:871","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"875"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"875"}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":875}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:875","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"931"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"931"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"931"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"931"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"931"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"931"}]],"name":"7-bit Select","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":931}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:931","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"932"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"932"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"932"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"932"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":932}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:932","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"933"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"933"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"933"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":933}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:933","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[93,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"936"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"936"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"936"}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"936"}]],"name":"Store","type":"resource"}],"data":[635,2747,17,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":936}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:936","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"883"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"883"}]],"name":"19-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":883}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:883","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"896"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":896}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:896","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"904"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":904}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:904","replace_name":"true","type":"resource"},{"children":[{"count":1024,"data":[0,0,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"915"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"915"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":915}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:915","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"924"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":924}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:924","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9792,43960,1607,515,343],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":856}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm0","total_kernel_resources":[9792,43960,1607,515,343],"total_percent":[2.04684,0.892275,1.17777,13.7104,8.94097],"type":"function"},{"children":[{"data":[694,1153,3,0,34],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 19 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'c' (hpl_torus_IEC_replicated_intel.cl:985)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:958 (a_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:959 (top_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:960 (left_buffer)","type":"resource"},{"children":[{"count":4,"data":[1572,25500,6,0,264],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[1636,25500,6,0,264],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,23,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"969"}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"969"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"969"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"969"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"969"}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":969}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:969","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"964"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"964"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"964"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"964"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"964"}]],"name":"7-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":964}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:964","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"965"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"965"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"965"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"965"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":965}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:965","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"966"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"966"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"966"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":966}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:966","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"973"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"973"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"973"}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":973}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:973","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"977"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"977"}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":977}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:977","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1033"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1033"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1033"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1033"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1033"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1033"}]],"name":"7-bit Select","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1033}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1033","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1034"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1034"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1034"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1034"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1034}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1034","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1035"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1035"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1035"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1035}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1035","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[93,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1038"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1038"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1038"}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1038"}]],"name":"Store","type":"resource"}],"data":[635,2747,17,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1038}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1038","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"985"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"985"}]],"name":"19-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":985}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:985","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"998"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":998}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:998","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1006"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1006}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1006","replace_name":"true","type":"resource"},{"children":[{"count":1024,"data":[0,0,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1017"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1017"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1017}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1017","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1026"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1026}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1026","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9792,43960,1607,515,343],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":958}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm1","total_kernel_resources":[9792,43960,1607,515,343],"total_percent":[2.04684,0.892275,1.17777,13.7104,8.94097],"type":"function"},{"children":[{"data":[694,1153,3,0,34],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 19 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'c' (hpl_torus_IEC_replicated_intel.cl:1087)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:1060 (a_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:1061 (top_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:1062 (left_buffer)","type":"resource"},{"children":[{"count":4,"data":[1572,25500,6,0,264],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[1636,25500,6,0,264],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,23,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1071"}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1071"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1071"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1071"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1071"}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1071}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1071","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1066"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1066"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1066"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1066"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1066"}]],"name":"7-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1066}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1066","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1067"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1067"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1067"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1067"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1067}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1067","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1068"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1068"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1068"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1068}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1068","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1075"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1075"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1075"}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1075}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1075","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1079"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1079"}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1079}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1079","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1135"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1135"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1135"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1135"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1135"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1135"}]],"name":"7-bit Select","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1135}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1135","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1136"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1136"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1136"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1136"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1136}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1136","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1137"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1137"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1137"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1137}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1137","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[93,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1140"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1140"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1140"}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1140"}]],"name":"Store","type":"resource"}],"data":[635,2747,17,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1140}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1140","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1087"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1087"}]],"name":"19-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1087}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1087","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1100"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1100}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1100","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1108"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1108}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1108","replace_name":"true","type":"resource"},{"children":[{"count":1024,"data":[0,0,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1119"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1119"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1119}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1119","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1128"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1128}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1128","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9792,43960,1607,515,343],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":1060}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm2","total_kernel_resources":[9792,43960,1607,515,343],"total_percent":[2.04684,0.892275,1.17777,13.7104,8.94097],"type":"function"},{"children":[{"data":[694,1153,3,0,34],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 19 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'c' (hpl_torus_IEC_replicated_intel.cl:1189)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:1162 (a_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:1163 (top_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:1164 (left_buffer)","type":"resource"},{"children":[{"count":4,"data":[1572,25500,6,0,264],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[1636,25500,6,0,264],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,23,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1173"}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1173"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1173"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1173"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1173"}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1173}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1173","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1168"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1168"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1168"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1168"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1168"}]],"name":"7-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1168}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1168","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1169"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1169"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1169"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1169"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1169}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1169","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1170"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1170"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1170"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1170}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1170","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1177"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1177"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1177"}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1177}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1177","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1181"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1181"}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1181}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1181","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1237"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1237"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1237"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1237"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1237"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1237"}]],"name":"7-bit Select","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1237}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1237","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1238"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1238"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1238"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1238"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1238}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1238","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1239"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1239"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1239"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1239}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1239","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[93,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1242"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1242"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1242"}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1242"}]],"name":"Store","type":"resource"}],"data":[635,2747,17,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1242}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1242","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1189"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1189"}]],"name":"19-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1189}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1189","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1202"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1202}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1202","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1210"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1210}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1210","replace_name":"true","type":"resource"},{"children":[{"count":1024,"data":[0,0,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1221"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1221"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1221}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1221","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1230"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1230}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1230","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9792,43960,1607,515,343],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":1162}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm3","total_kernel_resources":[9792,43960,1607,515,343],"total_percent":[2.04684,0.892275,1.17777,13.7104,8.94097],"type":"function"},{"children":[{"data":[694,1153,3,0,34],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 19 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'c' (hpl_torus_IEC_replicated_intel.cl:1291)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:1264 (a_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:1265 (top_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:1266 (left_buffer)","type":"resource"},{"children":[{"count":4,"data":[1572,25500,6,0,264],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[1636,25500,6,0,264],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,23,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1275"}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1275"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1275"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1275"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1275"}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1275}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1275","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1270"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1270"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1270"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1270"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1270"}]],"name":"7-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1270}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1270","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1271"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1271"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1271"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1271"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1271}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1271","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1272"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1272"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1272"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1272}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1272","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1279"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1279"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1279"}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1279}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1279","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1283"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1283"}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1283}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1283","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1339"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1339"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1339"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1339"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1339"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1339"}]],"name":"7-bit Select","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1339}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1339","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1340"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1340"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1340"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1340"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1340}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1340","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1341"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1341"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1341"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1341}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1341","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[93,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1344"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1344"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1344"}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1344"}]],"name":"Store","type":"resource"}],"data":[635,2747,17,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1344}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1344","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1291"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1291"}]],"name":"19-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1291}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1291","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1304"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1304}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1304","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1312"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1312}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1312","replace_name":"true","type":"resource"},{"children":[{"count":1024,"data":[0,0,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1323"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1323"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1323}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1323","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1332"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1332}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1332","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9792,43960,1607,515,343],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":1264}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm4","total_kernel_resources":[9792,43960,1607,515,343],"total_percent":[2.04684,0.892275,1.17777,13.7104,8.94097],"type":"function"},{"children":[{"data":[1106,1987,0,0,68],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 7 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'col' (hpl_torus_IEC_replicated_intel.cl:761)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 13 reads and 5 writes. ","type":"text"},{"text":"Banked on bits 6, 7 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"512 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"4 (banked on bits 6, 7)","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:735 (a_buffer)","type":"resource"},{"data":[0,0,7,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"64 words","Bank width":"256 bits","Implemented size":"2048 bytes","Memory Usage":"7 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","type":"table"},{"text":"Stall-free,\n2048B requested,\n2048B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:758 (current_lu_row)","type":"resource"},{"data":[0,0,7,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"64 words","Bank width":"256 bits","Implemented size":"2048 bytes","Memory Usage":"7 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","type":"table"},{"text":"Stall-free,\n2048B requested,\n2048B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:759 (current_col)","type":"resource"},{"children":[{"count":7,"data":[363,3177,7,0,42],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[428,3177,7,0,42],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"782"}]],"name":"State","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"782"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"782"}]],"name":"1-bit And","type":"resource"}],"data":[12,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":782}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:782","type":"resource"},{"children":[{"count":"1","data":[0,23,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"744"}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"744"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"744"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"744"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"744"}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":744}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:744","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"739"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"739"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"739"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"739"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"739"}]],"name":"7-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":739}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:739","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"740"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"740"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"740"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"740"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":740}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:740","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"741"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"741"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"741"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":741}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:741","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0,64,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"753"}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"753"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"753"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[51,65,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":753}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:753","type":"resource"},{"children":[{"count":"1","data":[0,62,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"755"}]],"name":"State","type":"resource"},{"count":1,"data":[30,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"755"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[30,62,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":755}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:755","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"761"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"761"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"761"}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[4,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":761}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:761","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[208,328,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"766"}]],"name":"Load","type":"resource"}],"data":[208,328,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":766}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:766","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"774"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":774}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:774","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,3,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"776"}]],"name":"Channel Write","type":"resource"}],"data":[4,3,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":776}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:776","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"781"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"781"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":781}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:781","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"783"}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":783}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:783","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[348,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"787"}]],"name":"Store","type":"resource"}],"data":[348,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":787}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:787","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[29,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"794"}]],"name":"32-bit Integer Add","type":"resource"},{"count":8,"data":[250,224,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"794"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"794"}]],"name":"Load","type":"resource"}],"data":[839,2442,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":794}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:794","replace_name":"true","type":"resource"},{"children":[{"count":7,"data":[7,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"799"}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[43,7,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"799"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"799"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"799"}]],"name":"Store","type":"resource"}],"data":[292,31,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":799}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:799","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"807"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"807"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"807"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"807"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"807"}]],"name":"7-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":807}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:807","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"810"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"810"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"810"}]],"name":"33-bit Select","type":"resource"}],"data":[81,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":810}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:810","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"814"}]],"name":"Load","type":"resource"}],"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":814}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:814","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0,0,0,64,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"820"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"820"}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[1202,2349,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"820"}]],"name":"Load","type":"resource"},{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"820"}]],"name":"Store","type":"resource"}],"data":[1350,2445,0,64,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":820}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:820","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"829"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"829"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"829"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"829"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"829"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"829"}]],"name":"7-bit Select","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":829}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:829","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"830"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"830"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"830"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"830"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":830}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:830","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"831"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"831"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"831"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":831}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:831","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[93,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"834"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"834"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"834"}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"834"}]],"name":"Store","type":"resource"}],"data":[635,2747,17,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":834}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:834","replace_name":"true","type":"resource"}],"compute_units":1,"data":[8099,19872,597,67,142],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":735}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"left_update","total_kernel_resources":[8099,19872,597,67,142],"total_percent":[1.07919,0.586152,0.532407,5.09342,1.16319],"type":"function"},{"children":[{"data":[1257,1581,12,0,55],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"1 register of width 33 bits","type":"text"},{"text":"Register,\n1 reg, 32 width,\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \n - 'i' (hpl_torus_IEC_replicated_intel.cl:554)","type":"resource"},{"data":[16,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 4 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'j' (hpl_torus_IEC_replicated_intel.cl:252)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"1 register of width 33 bits","type":"text"},{"text":"Register,\n1 reg, 32 width,\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \n - 'ttj' (hpl_torus_IEC_replicated_intel.cl:460)","type":"resource"},{"data":[0,0,416,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 26 reads and 17 writes. ","type":"text"},{"text":"Banked on bits 5, 6, 7 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"256 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"416 RAMs","Number of banks":"8 (banked on bits 5, 6, 7)","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:394 (a_buffer)","type":"resource"},{"data":[0,0,7,0,0],"details":[{"Additional information":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","Bank depth":"64 words","Bank width":"256 bits","Implemented size":"2048 bytes","Local memory":"Stall-free","Memory Usage":"7 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","type":"table"},{"text":"Stall-free,\n2048B requested,\n2048B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:399 (top_buffer)","type":"resource"},{"data":[0,0,0,0,13],"details":[{"Additional information":"Requested size 64 bytes, implemented size 64 bytes, stall-free, 1 read and 1 write. ","Bank depth":"2 words","Bank width":"256 bits","Implemented size":"64 bytes","Local memory":"Stall-free","Memory Usage":"13 MLABs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"64 bytes","type":"table"},{"text":"Stall-free,\n64B requested,\n64B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:400 (left_buffer)","type":"resource"},{"data":[0,0,0,0,206],"details":[{"Additional information":[{"text":"Requested size 256 bytes, implemented size 512 bytes, stall-free, 3 reads and 1 write. ","type":"text"},{"text":"For each bank, 2 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1 word","Bank width":"2048 bits","Implemented size":"512 bytes","Memory Usage":"206 MLABs","Number of banks":"1","Number of private copies":"1","Number of replicates":"2","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"256 bytes","type":"table"},{"text":"Stall-free,\n256B requested,\n512B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:424 (lu_a_buffer_in)","type":"resource"},{"data":[0,0,0,0,221],"details":[{"Additional information":[{"text":"Requested size 256 bytes, implemented size 4352 bytes, stall-free, 17 reads and 1 write. ","type":"text"},{"text":"For each bank, 17 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"8 words","Bank width":"256 bits","Implemented size":"4352 bytes","Memory Usage":"221 MLABs","Number of banks":"1","Number of private copies":"1","Number of replicates":"17","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"256 bytes","type":"table"},{"text":"Stall-free,\n256B requested,\n4352B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:433 (lu_a_buffer_out)","type":"resource"},{"children":[{"count":9,"data":[2614,16028,3,0,177],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[2680,16029,3,0,177],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"554"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"554"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"554"}]],"name":"33-bit Select","type":"resource"}],"data":[39,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":554}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:554","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"559"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"559"}]],"name":"Load","type":"resource"}],"data":[150,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":559}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:559","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[208,328,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"560"}]],"name":"Load","type":"resource"}],"data":[208,328,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":560}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:560","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"562"}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":562}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:562","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"563"}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":563}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:563","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"569"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"569"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"569"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"569"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"569"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"569"}]],"name":"7-bit Select","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":569}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:569","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"570"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"570"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"570"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"570"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":570}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:570","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"571"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"571"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"571"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":571}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:571","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[93,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"574"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"574"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"574"}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"574"}]],"name":"Store","type":"resource"}],"data":[635,2747,17,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":574}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:574","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[0,23,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"409"}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"409"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"409"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"409"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"409"}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":409}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:409","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"404"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"404"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"404"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"404"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"404"}]],"name":"7-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":404}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:404","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"405"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"405"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"405"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"405"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":405}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:405","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"406"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"406"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"406"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":406}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:406","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0,64,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"418"}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"418"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"418"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[51,65,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":418}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:418","type":"resource"},{"children":[{"count":"1","data":[0,62,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"420"}]],"name":"State","type":"resource"},{"count":1,"data":[30,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"420"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"420"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3.66667,0.333333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"420"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[33.91667,62.333333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":420}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:420","type":"resource"},{"children":[{"count":2,"data":[0,6.5,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"421"}]],"name":"State","type":"resource"},{"count":12,"data":[109,2.5,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"421"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":7,"data":[1.83333,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"421"}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[2,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"421"}]],"name":"1-bit Or","type":"resource"}],"data":[112.83333,11,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":421}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:421","type":"resource"},{"children":[{"count":"1","data":[0,494,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"429"}]],"name":"State","type":"resource"},{"count":8,"data":[1104,2120,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"429"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"429"}]],"name":"Store","type":"resource"}],"data":[1138,2638,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":429}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:429","type":"resource"},{"children":[{"children":[{"count":2,"data":[0,70,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"State","type":"resource"},{"count":1,"data":[530,740,3,2.5,4],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Floating-point Divide","type":"resource"},{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[128,32,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"llvm.fpga.case","type":"resource"},{"count":7,"data":[44,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":7,"data":[1.83333,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[2,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"1-bit Or","type":"resource"}],"data":[913.83333,845,3,2.5,4],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":437},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":237}]],"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:237","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,230.5,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"State","type":"resource"},{"count":3,"data":[0,0,0,3,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Floating-point Multiply","type":"resource"},{"count":7,"data":[31.5,5.5,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":7,"data":[182,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"1-bit Or","type":"resource"}],"data":[214.083333,236.333333,0,3,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":437},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":242}]],"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:242","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"Load","type":"resource"}],"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":437},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":233}]],"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:233","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[0,0,0,4,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Floating-point Multiply","type":"resource"}],"data":[0,0,0,4,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":437},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":243}]],"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:243","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":437},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":252}]],"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:252","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":437},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":253}]],"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:253","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":437},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":256}]],"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:256","replace_name":true,"type":"resource"},{"children":[{"count":7,"data":[7,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"1-bit And","type":"resource"},{"count":7,"data":[0,0,0,7,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":15,"data":[396,32,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"Store","type":"resource"}],"data":[610,322,0,7,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":437},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":259}]],"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:259","replace_name":true,"type":"resource"}],"data":[1915.916663,1710.333333,3,16.5,4],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":437}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:437","type":"resource"},{"children":[{"count":"1","data":[0,33,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"456"}]],"name":"State","type":"resource"},{"count":2,"data":[64,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"456"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"456"}]],"name":"32-bit Select","type":"resource"}],"data":[77,35,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":456}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:456","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"460"}]],"name":"State","type":"resource"},{"count":14,"data":[13,3.5,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"460"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[26,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"460"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[23,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"460"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":10,"data":[5,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"460"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"460"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"460"}]],"name":"33-bit Select","type":"resource"}],"data":[105,5.5,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":460}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:460","type":"resource"},{"children":[{"count":8,"data":[1104,2120,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"442"}]],"name":"Load","type":"resource"},{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"442"}]],"name":"Store","type":"resource"}],"data":[1376,2312,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":442}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:442","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"447"}]],"name":"Load","type":"resource"}],"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":447}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:447","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[208,328,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"451"}]],"name":"Load","type":"resource"}],"data":[208,328,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":451}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:451","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"462"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3.66667,0.333333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"462"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[3.91667,0.333333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":462}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:462","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"463"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":463}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:463","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"467"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[70,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":467}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:467","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"475"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3.66667,0.333333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"475"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"475"}]],"name":"32-bit Select","type":"resource"}],"data":[25.9167,0.333333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":475}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:475","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"479"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[30,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"479"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[31,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":479}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:479","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[154.667,85.3333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"490"}]],"name":"32-bit Select","type":"resource"}],"data":[154.667,85.3333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":490}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:490","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"493"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"493"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"493"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12.25,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":493}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:493","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[154.667,85.3333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"497"}]],"name":"32-bit Select","type":"resource"}],"data":[154.667,85.3333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":497}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:497","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[154.667,85.3333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"504"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"504"}]],"name":"Load","type":"resource"}],"data":[292.667,350.333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":504}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:504","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[1104,2120,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"512"}]],"name":"Load","type":"resource"}],"data":[1104,2120,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":512}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:512","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1,0.5,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"516"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"516"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36,1.5,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":516}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:516","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"519"}]],"name":"Load","type":"resource"}],"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":519}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:519","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":295}]],"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:295","replace_name":true,"type":"resource"},{"children":[{"count":175,"data":[2563.33,405.333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Select","type":"resource"}],"data":[2563.33,405.333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":309}]],"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:309","replace_name":true,"type":"resource"},{"children":[{"count":7,"data":[1.83333,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[3.83333,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":316}]],"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:316","replace_name":true,"type":"resource"},{"children":[{"count":136,"data":[1458.67,661.333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Select","type":"resource"},{"count":8,"data":[1024,256,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[2482.67,917.334,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":325}]],"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:325","replace_name":true,"type":"resource"},{"children":[{"count":8,"data":[0,0,0,8,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Floating-point Multiply","type":"resource"},{"count":1,"data":[128,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[128,0,0,8,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":331}]],"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:331","replace_name":true,"type":"resource"},{"children":[{"count":128,"data":[0,0,0,64,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":64,"data":[433.333,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Select","type":"resource"}],"data":[433.333,0,0,64,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":342}]],"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:342","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[5.5,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":16,"data":[135.333,74.6667,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Select","type":"resource"}],"data":[141.417,75,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":350}]],"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:350","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.33333,1.33333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[70,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":104,"data":[859.334,330.667,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Select","type":"resource"}],"data":[931.667,334,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":356}]],"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:356","replace_name":true,"type":"resource"},{"children":[{"count":63,"data":[1638,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Select","type":"resource"}],"data":[1638,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":380}]],"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:380","replace_name":true,"type":"resource"}],"data":[8323.25033,1734.667,0,72,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:523","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"528"}]],"name":"32-bit Select","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":528}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:528","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"529"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[8,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"529"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[25,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"529"}]],"name":"32-bit Or","type":"resource"}],"data":[34,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":529}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:529","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"533"}]],"name":"Store","type":"resource"},{"count":8,"data":[1024,256,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"533"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[1058,280,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":533}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:533","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"536"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":536}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:536","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"539"}]],"name":"Store","type":"resource"},{"count":8,"data":[1024,256,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"539"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[1058,280,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":539}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:539","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"546"}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":546}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:546","replace_name":"true","type":"resource"}],"compute_units":1,"data":[25429.001363,37897.999932,473,91.5,695],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":252}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"lu","total_kernel_resources":[25429,37898,473,91.5,695],"total_percent":[2.89132,2.10739,1.01536,4.03549,1.59722],"type":"function"},{"children":[{"data":[402,730,0,0,28],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"107"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"107"}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":107}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:107","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"110"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"110"}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":110}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:110","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"115"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"115"}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":115}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:115","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"118"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"118"}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":118}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:118","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"87"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"87"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"87"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[30,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"87"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[66,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":87}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:87","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"93"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"93"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"93"}]],"name":"1-bit And","type":"resource"}],"data":[3,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":93}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:93","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"99"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"99"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"99"}]],"name":"1-bit And","type":"resource"}],"data":[3,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":99}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:99","type":"resource"},{"children":[{"count":"1","data":[15,78,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[15,78,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"79"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"79"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"79"}]],"name":"10-bit Integer Compare","type":"resource"},{"count":2,"data":[8,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"79"}]],"name":"10-bit Select","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"79"}]],"name":"32-bit Select","type":"resource"}],"data":[39,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":79}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:79","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"81"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"81"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"81"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":81}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:81","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[104,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"88"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"88"}]],"name":"Channel Read","type":"resource"}],"data":[105,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":88}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:88","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[104,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"89"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"89"}]],"name":"Channel Read","type":"resource"}],"data":[105,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":89}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:89","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[104,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"94"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"94"}]],"name":"Channel Read","type":"resource"}],"data":[105,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":94}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:94","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[104,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"100"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"100"}]],"name":"Channel Read","type":"resource"}],"data":[105,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":100}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:100","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"108"}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":108}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:108","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"111"}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":111}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:111","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"116"}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":116}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:116","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"119"}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":119}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:119","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2450,2291,0,0,34],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"network_layer_bottomright","total_kernel_resources":[2450,2291,0,0,34],"total_percent":[0.208736,0.167717,0.0613801,0,0],"type":"function"},{"children":[{"data":[430,790,0,0,31],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"189"}]],"name":"State","type":"resource"}],"data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":189}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:189","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"194"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"194"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":194}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:194","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"200"}]],"name":"State","type":"resource"}],"data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":200}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:200","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"207"}]],"name":"State","type":"resource"}],"data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":207}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:207","type":"resource"},{"children":[{"count":"1","data":[160,975,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"}],"data":[161,975,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"182"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"182"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"182"}]],"name":"10-bit Integer Compare","type":"resource"},{"count":2,"data":[8,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"182"}]],"name":"10-bit Select","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"182"}]],"name":"32-bit Select","type":"resource"}],"data":[39,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":182}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:182","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"184"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"184"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"184"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":184}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:184","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[128,128,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"190"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"190"}]],"name":"Channel Read","type":"resource"}],"data":[129,128,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":190}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:190","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[128,128,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"195"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"195"}]],"name":"Channel Read","type":"resource"}],"data":[129,128,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":195}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:195","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[29,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"203"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[348,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"203"}]],"name":"Store","type":"resource"}],"data":[377,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":203}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:203","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,3,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"208"}]],"name":"Channel Write","type":"resource"}],"data":[4,3,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":208}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:208","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2755,5932,17,0,38],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"network_layer_left","total_kernel_resources":[2755,5932,17,0,38],"total_percent":[0.33341,0.188347,0.158929,0.145039,0],"type":"function"},{"children":[{"data":[430,790,0,0,31],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"145"}]],"name":"State","type":"resource"}],"data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":145}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:145","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"149"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"149"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":149}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:149","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"155"}]],"name":"State","type":"resource"}],"data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":155}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:155","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"162"}]],"name":"State","type":"resource"}],"data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":162}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:162","type":"resource"},{"children":[{"count":"1","data":[160,975,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"}],"data":[161,975,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"138"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"138"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"138"}]],"name":"10-bit Integer Compare","type":"resource"},{"count":2,"data":[8,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"138"}]],"name":"10-bit Select","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"138"}]],"name":"32-bit Select","type":"resource"}],"data":[39,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":138}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:138","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"140"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"140"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"140"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":140}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:140","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[128,128,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"146"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"146"}]],"name":"Channel Read","type":"resource"}],"data":[129,128,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":146}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:146","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[128,128,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"150"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"150"}]],"name":"Channel Read","type":"resource"}],"data":[129,128,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":150}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:150","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[29,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"158"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[348,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"158"}]],"name":"Store","type":"resource"}],"data":[377,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":158}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:158","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,3,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"163"}]],"name":"Channel Write","type":"resource"}],"data":[4,3,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":163}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:163","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2755,5932,17,0,38],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"network_layer_top","total_kernel_resources":[2755,5932,17,0,38],"total_percent":[0.33341,0.188347,0.158929,0.145039,0],"type":"function"},{"children":[{"data":[1134,1989,0,0,68],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 7 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'col' (hpl_torus_IEC_replicated_intel.cl:623)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'current_scale' (hpl_torus_IEC_replicated_intel.cl:621)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 3 reads and 3 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:595 (a_buffer)","type":"resource"},{"data":[0,0,7,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"64 words","Bank width":"256 bits","Implemented size":"2048 bytes","Memory Usage":"7 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","type":"table"},{"text":"Stall-free,\n2048B requested,\n2048B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:619 (current_lu_col)","type":"resource"},{"data":[0,0,7,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"64 words","Bank width":"256 bits","Implemented size":"2048 bytes","Memory Usage":"7 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","type":"table"},{"text":"Stall-free,\n2048B requested,\n2048B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:620 (current_row)","type":"resource"},{"children":[{"count":7,"data":[368,3057,7,0,36],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[433,3057,7,0,36],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"636"}]],"name":"State","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"636"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"636"}]],"name":"1-bit And","type":"resource"}],"data":[12,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":636}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:636","type":"resource"},{"children":[{"count":"1","data":[0,23,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"605"}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"605"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"605"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"605"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"605"}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":605}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:605","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"600"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"600"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"600"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"600"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"600"}]],"name":"7-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":600}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:600","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"601"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"601"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"601"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"601"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":601}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:601","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"602"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"602"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"602"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":602}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:602","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0,64,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"614"}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"614"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"614"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[51,65,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":614}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:614","type":"resource"},{"children":[{"count":"1","data":[0,62,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"616"}]],"name":"State","type":"resource"},{"count":1,"data":[30,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"616"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[30,62,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":616}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:616","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"623"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"623"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"623"}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[4,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":623}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:623","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"631"}]],"name":"Load","type":"resource"}],"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":631}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:631","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"635"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"635"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":635}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:635","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,256,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"637"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"637"}]],"name":"Channel Read","type":"resource"}],"data":[257,256,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":637}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:637","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[348,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"641"}]],"name":"Store","type":"resource"}],"data":[348,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":641}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:641","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[29,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"648"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"648"}]],"name":"Load","type":"resource"}],"data":[589,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":648}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:648","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"651"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":651}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:651","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"652"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"652"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[128,32,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"652"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[155,32,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":652}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:652","replace_name":"true","type":"resource"},{"children":[{"count":7,"data":[7,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"656"}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[43,7,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"656"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"656"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"656"}]],"name":"Store","type":"resource"}],"data":[292,31,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":656}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:656","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[0,0,0,8,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"663"}]],"name":"32-bit Floating-point Multiply","type":"resource"}],"data":[0,0,0,8,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":663}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:663","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,3,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"672"}]],"name":"Channel Write","type":"resource"}],"data":[4,3,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":672}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:672","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"676"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":676}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:676","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"682"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":682}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:682","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"688"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"688"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"688"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"688"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"688"}]],"name":"33-bit Select","type":"resource"}],"data":[93,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":688}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:688","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"690"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"690"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"690"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":690}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:690","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"694"}]],"name":"Load","type":"resource"}],"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":694}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:694","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0,0,0,64,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"700"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"700"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[1172,2322,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"700"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"700"}]],"name":"Store","type":"resource"}],"data":[1212,2346,0,64,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":700}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:700","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"709"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"709"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"709"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"709"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"709"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"709"}]],"name":"7-bit Select","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":709}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:709","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"710"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"710"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"710"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"710"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":710}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:710","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"711"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"711"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"711"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":711}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:711","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[93,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"714"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"714"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"714"}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"714"}]],"name":"Store","type":"resource"}],"data":[635,2747,17,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":714}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:714","replace_name":"true","type":"resource"}],"compute_units":1,"data":[8136,19744,597,75,136],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":595}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"top_update","total_kernel_resources":[8136,19744,597,75,136],"total_percent":[1.07167,0.581704,0.528978,5.09342,1.30208],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[126864.001363,359707.999932,9842,2808.5,2798],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[596204,1298388,12610,3856,2798],"total_percent":[67.6888,34.9453,34.7862,107.585,66.9444],"type":"module"}