<stg><name>ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvars_iv = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Clefia_enc, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_enc, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %shl_ln_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %shl_ln

]]></Node>
<StgValue><ssdm name="shl_ln_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i3 0, i3 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %while.body.i77

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
while.body.i77:0 %indvars_iv_load = load i3 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i77:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
while.body.i77:2 %icmp_ln123 = icmp_eq  i3 %indvars_iv_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i77:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
while.body.i77:4 %add_ln124 = add i3 %indvars_iv_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i77:5 %br_ln123 = br i1 %icmp_ln123, void %while.body.i77.split, void %ByteXor.exit80.exitStub

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="3">
<![CDATA[
while.body.i77.split:1 %trunc_ln121 = trunc i3 %indvars_iv_load

]]></Node>
<StgValue><ssdm name="trunc_ln121"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
while.body.i77.split:2 %or_ln121_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="or_ln121_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="3">
<![CDATA[
while.body.i77.split:3 %sext_ln121 = sext i3 %or_ln121_s

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="4">
<![CDATA[
while.body.i77.split:4 %zext_ln121 = zext i4 %sext_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i77.split:5 %add_ln121 = add i8 %zext_ln121, i8 %shl_ln_read

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="8">
<![CDATA[
while.body.i77.split:6 %zext_ln121_119 = zext i8 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_119"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i77.split:7 %rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln121_119

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
while.body.i77.split:8 %xor_ln121 = xor i3 %indvars_iv_load, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln121"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="3">
<![CDATA[
while.body.i77.split:9 %sext_ln121_2 = sext i3 %xor_ln121

]]></Node>
<StgValue><ssdm name="sext_ln121_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="4">
<![CDATA[
while.body.i77.split:10 %zext_ln121_120 = zext i4 %sext_ln121_2

]]></Node>
<StgValue><ssdm name="zext_ln121_120"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i77.split:11 %Clefia_enc_addr = getelementptr i8 %Clefia_enc, i64 0, i64 %zext_ln121_120

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="4">
<![CDATA[
while.body.i77.split:12 %Clefia_enc_load = load i4 %Clefia_enc_addr

]]></Node>
<StgValue><ssdm name="Clefia_enc_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8">
<![CDATA[
while.body.i77.split:13 %rk_load = load i8 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i77.split:16 %store_ln123 = store i3 %add_ln124, i3 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
ByteXor.exit80.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i77.split:0 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="4">
<![CDATA[
while.body.i77.split:12 %Clefia_enc_load = load i4 %Clefia_enc_addr

]]></Node>
<StgValue><ssdm name="Clefia_enc_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8">
<![CDATA[
while.body.i77.split:13 %rk_load = load i8 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i77.split:14 %xor_ln124_6 = xor i8 %rk_load, i8 %Clefia_enc_load

]]></Node>
<StgValue><ssdm name="xor_ln124_6"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i77.split:15 %store_ln124 = store i8 %xor_ln124_6, i4 %Clefia_enc_addr

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
while.body.i77.split:17 %br_ln123 = br void %while.body.i77

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="47" name="shl_ln" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="shl_ln"/></StgValue>
</port>
<port id="48" name="rk" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="rk"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="Clefia_enc" dir="2" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="Clefia_enc"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="51" from="StgValue_50" to="indvars_iv" fromId="50" toId="5">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="54" from="Clefia_enc" to="specmemcore_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specmemcore_ln0" fromId="59" toId="6">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="63" from="Clefia_enc" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="65" from="empty_3" to="specinterface_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="69" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="72" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="69" toId="7">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="69" toId="7">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="69" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="77" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="69" toId="7">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="69" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="7">
</dataflow>
<dataflow id="84" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="86" from="_ssdm_op_Read.ap_auto.i8" to="shl_ln_read" fromId="85" toId="8">
</dataflow>
<dataflow id="87" from="shl_ln" to="shl_ln_read" fromId="47" toId="8">
</dataflow>
<dataflow id="89" from="StgValue_88" to="store_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="90" from="indvars_iv" to="store_ln0" fromId="5" toId="9">
</dataflow>
<dataflow id="91" from="indvars_iv" to="indvars_iv_load" fromId="5" toId="11">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="94" from="StgValue_82" to="specpipeline_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_66" to="specpipeline_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="96" from="StgValue_50" to="specpipeline_ln0" fromId="50" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_66" to="specpipeline_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="99" from="p_str" to="specpipeline_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="100" from="indvars_iv_load" to="icmp_ln123" fromId="11" toId="13">
</dataflow>
<dataflow id="102" from="StgValue_101" to="icmp_ln123" fromId="101" toId="13">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="103" toId="14">
</dataflow>
<dataflow id="106" from="StgValue_105" to="empty" fromId="105" toId="14">
</dataflow>
<dataflow id="107" from="StgValue_105" to="empty" fromId="105" toId="14">
</dataflow>
<dataflow id="108" from="StgValue_105" to="empty" fromId="105" toId="14">
</dataflow>
<dataflow id="109" from="indvars_iv_load" to="add_ln124" fromId="11" toId="15">
</dataflow>
<dataflow id="111" from="StgValue_110" to="add_ln124" fromId="110" toId="15">
</dataflow>
<dataflow id="112" from="icmp_ln123" to="br_ln123" fromId="13" toId="16">
</dataflow>
<dataflow id="113" from="indvars_iv_load" to="trunc_ln121" fromId="11" toId="17">
</dataflow>
<dataflow id="115" from="_ssdm_op_BitConcatenate.i3.i1.i2" to="or_ln121_s" fromId="114" toId="18">
</dataflow>
<dataflow id="117" from="StgValue_116" to="or_ln121_s" fromId="116" toId="18">
</dataflow>
<dataflow id="118" from="trunc_ln121" to="or_ln121_s" fromId="17" toId="18">
</dataflow>
<dataflow id="119" from="or_ln121_s" to="sext_ln121" fromId="18" toId="19">
</dataflow>
<dataflow id="120" from="sext_ln121" to="zext_ln121" fromId="19" toId="20">
</dataflow>
<dataflow id="121" from="zext_ln121" to="add_ln121" fromId="20" toId="21">
</dataflow>
<dataflow id="122" from="shl_ln_read" to="add_ln121" fromId="8" toId="21">
</dataflow>
<dataflow id="123" from="add_ln121" to="zext_ln121_119" fromId="21" toId="22">
</dataflow>
<dataflow id="124" from="rk" to="rk_addr" fromId="48" toId="23">
</dataflow>
<dataflow id="126" from="StgValue_125" to="rk_addr" fromId="125" toId="23">
</dataflow>
<dataflow id="127" from="zext_ln121_119" to="rk_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="128" from="indvars_iv_load" to="xor_ln121" fromId="11" toId="24">
</dataflow>
<dataflow id="129" from="StgValue_101" to="xor_ln121" fromId="101" toId="24">
</dataflow>
<dataflow id="130" from="xor_ln121" to="sext_ln121_2" fromId="24" toId="25">
</dataflow>
<dataflow id="131" from="sext_ln121_2" to="zext_ln121_120" fromId="25" toId="26">
</dataflow>
<dataflow id="132" from="Clefia_enc" to="Clefia_enc_addr" fromId="49" toId="27">
</dataflow>
<dataflow id="133" from="StgValue_125" to="Clefia_enc_addr" fromId="125" toId="27">
</dataflow>
<dataflow id="134" from="zext_ln121_120" to="Clefia_enc_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="135" from="Clefia_enc_addr" to="Clefia_enc_load" fromId="27" toId="28">
</dataflow>
<dataflow id="136" from="rk_addr" to="rk_load" fromId="23" toId="29">
</dataflow>
<dataflow id="137" from="add_ln124" to="store_ln123" fromId="15" toId="30">
</dataflow>
<dataflow id="138" from="indvars_iv" to="store_ln123" fromId="5" toId="30">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecLoopName" to="specloopname_ln121" fromId="139" toId="31">
</dataflow>
<dataflow id="142" from="empty_8" to="specloopname_ln121" fromId="141" toId="31">
</dataflow>
<dataflow id="143" from="Clefia_enc_addr" to="Clefia_enc_load" fromId="27" toId="32">
</dataflow>
<dataflow id="144" from="rk_addr" to="rk_load" fromId="23" toId="33">
</dataflow>
<dataflow id="145" from="rk_load" to="xor_ln124_6" fromId="33" toId="34">
</dataflow>
<dataflow id="146" from="Clefia_enc_load" to="xor_ln124_6" fromId="32" toId="34">
</dataflow>
<dataflow id="147" from="xor_ln124_6" to="store_ln124" fromId="34" toId="35">
</dataflow>
<dataflow id="148" from="Clefia_enc_addr" to="store_ln124" fromId="27" toId="35">
</dataflow>
<dataflow id="149" from="icmp_ln123" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
