Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Tue Apr 18 18:08:49 2017
| Host              : shirasu running 64-bit Debian GNU/Linux 8.7 (jessie)
| Command           : report_timing -nworst 50 -file work/Ctrl_timing_route.rpt
| Design            : Ctrl
| Device            : 7v2000t-flg1925
| Speed File        : -1  PRODUCTION 1.10 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 f  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 f  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 f  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 f  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 f  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 f  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 f  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 f  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 f  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 f  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 f  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 f  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 f  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 f  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 f  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 f  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 r  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 r  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         r  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 f  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 f  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 f  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 f  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 f  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 f  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 f  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 f  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 f  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 f  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 f  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 f  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 f  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 f  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 f  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 f  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 f  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 f  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 f  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 f  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 r  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 f  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 f  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 f  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 f  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 f  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 f  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 f  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 f  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 f  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 f  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 r  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 f  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 f  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 f  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 f  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 r  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 f  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 f  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 r  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 r  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 f  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 r  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 f  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 f  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 r  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 f  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 f  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 r_counter_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.965ns (21.714%)  route 7.085ns (78.286%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.286     5.088    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X103Y204                                                    r  r_counter_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y204       FDCE (Prop_fdce_C_Q)         0.246     5.334 f  r_counter_reg[90]/Q
                         net (fo=2, routed)           1.064     6.398    row/Q[88]
    SLICE_X109Y208       LUT6 (Prop_lut6_I2_O)        0.158     6.556 f  row/r_min[29]_i_17/O
                         net (fo=3, routed)           0.454     7.010    row/O29
    SLICE_X108Y208       LUT6 (Prop_lut6_I1_O)        0.053     7.063 r  row/r_min[29]_i_5/O
                         net (fo=47, routed)          0.741     7.805    row/n_0_r_min[29]_i_5
    SLICE_X109Y210       LUT6 (Prop_lut6_I0_O)        0.053     7.858 f  row/r_min[29]_i_11/O
                         net (fo=8, routed)           0.834     8.692    row/n_0_r_min[29]_i_11
    SLICE_X106Y192       LUT6 (Prop_lut6_I2_O)        0.053     8.745 r  row/r_min[7]_i_11/O
                         net (fo=1, routed)           0.000     8.745    row/n_0_r_min[7]_i_11
    SLICE_X106Y192       MUXF7 (Prop_muxf7_I1_O)      0.123     8.868 r  row/r_min_reg[7]_i_4/O
                         net (fo=2, routed)           1.038     9.906    n_153_row
    SLICE_X102Y203       LUT3 (Prop_lut3_I1_O)        0.150    10.056 f  r_min[7]_i_5/O
                         net (fo=1, routed)           0.000    10.056    n_0_r_min[7]_i_5
    SLICE_X102Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    10.272 f  r_min_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.272    n_0_r_min_reg[7]_i_2
    SLICE_X102Y204       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    10.484 r  r_min_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.629    11.113    row/funcabs_return0[9]
    SLICE_X104Y205       LUT3 (Prop_lut3_I0_O)        0.155    11.267 r  row/r_min[9]_i_1/O
                         net (fo=3, routed)           0.779    12.047    row/funcabs_return[9]
    SLICE_X100Y206       LUT6 (Prop_lut6_I4_O)        0.053    12.100 f  row/r_min[31]_i_54/O
                         net (fo=1, routed)           0.350    12.450    row/n_0_r_min[31]_i_54
    SLICE_X103Y206       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    12.774 r  row/r_min_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.774    row/n_0_r_min_reg[31]_i_25
    SLICE_X103Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.832 f  row/r_min_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.832    row/n_0_r_min_reg[31]_i_7
    SLICE_X103Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.890 f  row/r_min_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.400    13.290    row/n_0_r_min_reg[31]_i_4
    SLICE_X100Y208       LUT5 (Prop_lut5_I0_O)        0.053    13.343 f  row/r_min[31]_i_2/O
                         net (fo=32, routed)          0.795    14.137    row/n_0_r_min[31]_i_2
    SLICE_X104Y208       FDSE                                         f  row/r_min_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=1725, routed)        2.115    14.694    row/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X104Y208                                                    r  row/r_min_reg[10]/C
                         clock pessimism              0.336    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X104Y208       FDSE (Setup_fdse_C_CE)      -0.244    14.750    row/r_min_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.613    




