// Seed: 1304492425
module module_0 (
    output wire id_0,
    output tri0 id_1
);
  wire id_3;
  supply0 id_4 = 1;
endmodule
module module_1 (
    input  wor  id_0,
    output wire id_1,
    inout  wor  id_2,
    input  wor  id_3,
    output tri0 id_4
);
  tri id_6 = id_6;
  nand (
      id_1,
      id_6,
      id_20,
      id_14,
      id_21,
      id_10,
      id_12,
      id_3,
      id_18,
      id_17,
      id_2,
      id_13,
      id_11,
      id_23,
      id_15,
      id_7,
      id_0,
      id_25,
      id_8,
      id_19,
      id_24,
      id_22,
      id_16
  );
  assign id_6 = 1;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
  wire id_25;
  module_0(
      id_4, id_1
  );
endmodule
