-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity lenet_hls_fc_f5_Pipeline_F5_Output_Loop_p_ZL10f5_weights_229_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 7; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 120
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of lenet_hls_fc_f5_Pipeline_F5_Output_Loop_p_ZL10f5_weights_229_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "1110000", 1 => "1100100", 2 => "0010001", 3 => "0010100", 
    4 => "1110001", 5 => "0010001", 6 => "0000011", 7 => "0100000", 
    8 => "1011010", 9 => "1100010", 10 => "1000010", 11 => "0010000", 
    12 => "1100111", 13 => "1011101", 14 => "0011101", 15 => "0000100", 
    16 => "1111000", 17 => "0000111", 18 => "1111100", 19 => "0001111", 
    20 => "1100001", 21 => "1011101", 22 => "0001101", 23 => "0001001", 
    24 => "0000001", 25 => "1110111", 26 => "1110100", 27 => "0000110", 
    28 => "0010100", 29 => "0010101", 30 => "0011111", 31 => "0011110", 
    32 => "0001011", 33 => "0011000", 34 => "0010111", 35 => "0001101", 
    36 => "1001000", 37 => "1111101", 38 => "1000100", 39 => "1010110", 
    40 => "0011111", 41 => "0100101", 42 => "1100101", 43 => "1011101", 
    44 => "0011110", 45 => "0001111", 46 => "0001011", 47 => "0010010", 
    48 => "0101110", 49 => "0000001", 50 => "0011100", 51 => "0000110", 
    52 => "1111001", 53 => "0011000", 54 => "1110100", 55 => "1011011", 
    56 => "1101111", 57 => "0001110", 58 => "1111000", 59 => "0010110", 
    60 => "0010000", 61 => "1011111", 62 => "0001100", 63 => "0011111", 
    64 => "1001011", 65 => "1111011", 66 => "0100000", 67 => "1101111", 
    68 => "0001111", 69 => "1111111", 70 => "0110001", 71 => "1101011", 
    72 => "1111000", 73 => "1110001", 74 => "1000010", 75 => "0110001", 
    76 => "0001011", 77 => "0000000", 78 => "0000000", 79 => "0000000", 
    80 => "0000000", 81 => "0000000", 82 => "0000000", 83 => "0000000", 
    84 => "0000000", 85 => "0000000", 86 => "0000000", 87 => "0000000", 
    88 => "0000000", 89 => "0000000", 90 => "0000000", 91 => "0000000", 
    92 => "0000000", 93 => "0000000", 94 => "0000000", 95 => "0000000", 
    96 => "0000000", 97 => "0000000", 98 => "0000000", 99 => "0000000", 
    100 => "0000000", 101 => "0000000", 102 => "0000000", 103 => "0000000", 
    104 => "0000000", 105 => "0000000", 106 => "0000000", 107 => "0000000", 
    108 => "0000000", 109 => "0000000", 110 => "0000000", 111 => "0000000", 
    112 => "0000000", 113 => "0000000", 114 => "0000000", 115 => "0000000", 
    116 => "0000000", 117 => "0000000", 118 => "0000000", 119 => "0000000");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

