// Seed: 3610082533
module module_0 #(
    parameter id_1 = 32'd96
) ();
  logic _id_1 = 1;
  initial begin : LABEL_0
    deassign id_1;
  end
  bit id_2;
  function void id_3;
    output [1 'b0 : -1] id_4, id_5;
    id_2 = 1;
  endfunction
  logic [-1 : id_1] id_6;
  ;
  always_ff @(posedge id_6 or posedge -1) assign id_6 = -1;
  wire id_7;
  logic [1  -  1 'b0 : -1] id_8;
  assign id_8 = -1;
  wire id_9;
  wire id_10, id_11, id_12;
  wire id_13, id_14, id_15, id_16, id_17, id_18;
  parameter id_19 = 1;
  logic [-1 'b0 : -1] id_20;
  logic id_21;
  ;
  wire id_22;
  assign module_1.id_1 = 0;
  localparam id_23 = id_19;
  initial begin
    id_3(id_22);
  end
endmodule
module module_1 (
    output wand id_0,
    input  tri  id_1,
    input  wor  id_2
);
  module_0 modCall_1 ();
endmodule
