# FPGA-Based-Smart-Car-Security-System
![Project Status](https://img.shields.io/badge/status-Completed-brightgreen.svg)
![Platform](https://img.shields.io/badge/platform-FPGA-blue.svg)
![Tool-Vivado](https://img.shields.io/badge/tool-Vivado-ff69b4.svg)
![Tool-Quartus](https://img.shields.io/badge/tool-Quartus-9cf.svg)
![Simulator](https://img.shields.io/badge/simulation-ModelSim-yellow.svg)
![Language-Verilog](https://img.shields.io/badge/language-Verilog-blue.svg)
![Language-SystemVerilog](https://img.shields.io/badge/language-SystemVerilog-purple.svg)
![License](https://img.shields.io/badge/license-MIT-lightgrey.svg)
![Design](https://img.shields.io/badge/system-Anti--Theft-red.svg)

---
A concealed and reprogrammable smart anti-theft system designed using Verilog HDL and system verilog for high-end vehicles such as Porsche. This project enhances security by detecting unauthorized access, activating an audible alarm, and securely disabling the fuel pump unless the correct hidden owner-authenticated sequence is performed.

![Overview](https://github.com/user-attachments/assets/816f66b0-ebda-4f4c-8c5c-d8bd88b1f953)

## ðŸ“Œ Table of Contents

- [Overview](#overview)
- [Features](#features)
- [System Diagram](#system-diagram)
- [FSM Diagram](#fsm-diagram)
- [Timing Parameters](#timing-parameters)
- [Tools and Technologies](#tools-and-technologies)
- [Repository Structure](#repository-structure)
- [Simulation Checklist](#simulation-checklist)
- [Results](#results)
- [Screenshots Placeholders](#screenshots-placeholders)
- [Future Work](#future-work)
- [License](#license)

---

## ðŸ§© Overview
![Requirements](https://github.com/user-attachments/assets/05d98c02-13f2-4dd2-b8a9-c99020dce5f6)

---
## How the System Works 
Think of the system like a guard dog that:
o	Sleeps quietly until you leave the house.
o	Starts watching when the house is empty.
o	If someone opens the door, it gives them a few seconds â€” if they donâ€™t prove they belong, it starts barking (alarm).
o	And secretly, it locks the fuel line so even if the thief stops the barking, the car wonâ€™t move.

---

## ðŸ›¡ï¸ Major Features

![Features](https://github.com/user-attachments/assets/08a4c65b-4b0b-421e-913d-a95b4a74900d)

---
## ðŸ“Š System Diagram

![System Diagram](https://github.com/user-attachments/assets/a9d8ab87-3d3f-4e11-93dd-da52cccc5eb8)

---

## ðŸ“Š Block Diagram

![Block Diagram](https://github.com/user-attachments/assets/a5fed45a-767d-456a-9b54-c06c48a949d0)

---

## ðŸ” FSM Diagram

![FSM 1](https://github.com/user-attachments/assets/9ef9ec2d-25ab-4e28-b11f-5a8acdf068b6)
![FSM 2](https://github.com/user-attachments/assets/531ca61f-ab6d-437d-88b2-84e6d049efc8)

---

## â±ï¸ Timing Parameters

![Timing Parameters](https://github.com/user-attachments/assets/0e84c2cc-1158-4d03-9f83-7284642f4f3a)

These values are stored in memory and can be reprogrammed at runtime.

---

## ðŸ§° Tools and Technologies

- **HDL**: Verilog & SystemVerilog
- **Simulation**: ModelSim 10.5
- **Waveform Debug**: GTKWave
- **Version Control**: Git
- **Editing**: VS Code / Vim
- **Platform**: Intel/Altera FPGA (Simulated)

---

## ðŸ“ Repository Structure
â”œâ”€â”€ sourcecode/ # Verilog modules (RTL) â”œâ”€â”€ testbenches/ # SystemVerilog testbenches â”œâ”€â”€ simulations/ # VCD/FSDB waveform files â”œâ”€â”€ docs/ # Report, Results, and References â”œâ”€â”€ README.md # This file â”œâ”€â”€ Project_Report.pdf â”œâ”€â”€ Project_Results.docx â””â”€â”€ Presentation.pptx


---

## âœ… Simulation Checklist

- [x] **FSM Behavior**: Verified transitions between all states (Armed, Triggered, Alarm, Disarmed)
- [x] **Timer Accuracy**: All time intervals matched expected durations
- [x] **Siren Modulation**: Alternating 440Hz and 880Hz tones confirmed
- [x] **Fuel Pump Lock**: Disarm sequence required to restore pump power
- [x] **LED Indicator**: Correct status signal behavior (blinking, solid, off)
- [x] **Debouncer**: Inputs free from glitches or spurious toggles
- [x] **Time Reprogrammability**: Parameters updated and reflected immediately
- [x] **Testbenches**: Each module tested independently in ModelSim

---

## ðŸ“ˆ Results

Below are key results verified from simulations and waveform analyses:

- âœ… **Auto-Arming Delay**: System enters Armed state exactly **6 seconds** after ignition off and all doors closed.
- âœ… **Driver Door Trigger**: Countdown of **8 seconds** starts upon driver door open. LED solid during countdown.
- âœ… **Siren Behavior**: Siren asserts if countdown expires, alternating tones confirmed via waveform.
- âœ… **Fuel Pump Safety**: Fuel pump remains OFF until **brake + hidden switch** are pressed under ignition.
- âœ… **Parameter Update**: New values loaded during reprogramming reflected instantly in next FSM cycle.
- âœ… **No Metastability**: Debouncer module ensures all transitions are clean and glitch-free.
- âœ… **FSM Coverage**: All FSM transitions including resets, armed/triggered/alarm/disarm verified.

---

## ðŸ“¸ Screenshots Placeholders

> Replace the links below with actual screenshots once available.

- `fsm_behavior.png` â€” FSM state transition waveform  
- `fuel_pump_unlock.png` â€” Verification of disarm sequence  
- `siren_output.png` â€” Siren modulating signal (440Hz â†” 880Hz)  
- `time_parameters_config.png` â€” Reprogrammability test  
- `system_diagram.png` â€” Top-level system diagram  
- `rtl_view.png` â€” Quartus RTL viewer snapshot  
- `led_indicator_behavior.png` â€” LED blinking/solid logic visualization  

---

## ðŸš€ Future Work

- ðŸ”Œ Deploy system on DE1-SoC or DE2-115 FPGA board
- ðŸ›œ Add wireless intrusion notifications (Bluetooth/LoRa)
- ðŸ§  Integrate more sensors (e.g., trunk, glass-break, shock)
- ðŸ”„ Connect FSM to CAN-bus for full-vehicle monitoring
- ðŸ”’ Implement anti-tamper logic and encrypted configuration

---

## ðŸ“ License

This project is licensed under the MIT License. See the [LICENSE](LICENSE) file for details.

---

> ðŸ“Œ _Developed as part of FPGA Digital Design coursework â€” includes RTL coding, simulation, and system-level integration._
