(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : stlink.brd                                    )
(    Software Version : 23.1S005                                      )
(    Date/Time        : Fri Jul 19 15:16:44 2024                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  Yes
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         '.'
Design Directory:            'D:/Projects/HardwareDesign/DOSTI_STLINK/allegro'
Old design name:             'D:/Projects/HardwareDesign/DOSTI_STLINK/allegro/stlink.brd'
New design name:             'D:/Projects/HardwareDesign/DOSTI_STLINK/allegro/stlink.brd'

CmdLine: netrev -x -u -t -y 1 -h -z -q netrev_constraint_report.xml D:/Projects/HardwareDesign/DOSTI_STLINK/allegro/#Taaaajp03176.tmp

------ Preparing to read pst files ------

Starting to read ./pstchip.dat 
   Finished reading ./pstchip.dat (00:00:00.37)
Starting to read ./pstxprt.dat 
   Finished reading ./pstxprt.dat (00:00:00.00)
Starting to read ./pstxnet.dat 
   Finished reading ./pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------




===========================================================
Start Constraint Diff3 Import
	Constraint File:    ./pstcmdb.dat
	Allegro Baseline:   C:/Users/PROMET~1/AppData/Local/Temp/#Taaaaaj17884.tmp
	Start time: Fri Jul 19 15:16:44 2024
===========================================================
WARNING: The basecopy file generated by the last back-to-front flow not found.

WARNING: User has chosen to continue and update constraints between schematic and layout.
         Continuing with "changes-only" processing may result in incorrect constraint updates.
         User will need to manually revert any incorrect modifications.

===========================================================
Finished Constraint Update	Time: Fri Jul 19 15:16:48 2024
===========================================================

------ Library Paths ------
MODULEPATH =  . 
           c:/cadence/spb_23.1/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           c:/cadence/spb_23.1/share/local/pcb/symbols 
           c:/cadence/spb_23.1/share/pcb/pcb_lib/symbols 
           c:/cadence/spb_23.1/share/pcb/allegrolib/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           c:/cadence/spb_23.1/share/local/pcb/padstacks 
           c:/cadence/spb_23.1/share/pcb/pcb_lib/symbols 
           c:/cadence/spb_23.1/share/pcb/allegrolib/symbols 


------ Summary Statistics ------


netrev run on Jul 19 15:16:43 2024
   DESIGN NAME : 'STLINK'
   PACKAGING ON Apr 17 2024 22:27:39

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:07:13
elapsed time  0:00:05

