# SPDX-FileCopyrightText: 2023 Serdar SayÄ±n <https://serdarsayin.com>
#
# SPDX-License-Identifier: Apache-2.0

all: sim

include $(CONFIG_DIR)data.mk
include $(CONFIG_DIR)svdpi.mk
include $(CONFIG_DIR)uvm/config.mk

RTL_FLIST_DIR                    := $(RTL_DIR)
RISCV_DECODER_DIR                := $(TB_DIR)

RTL_FLIST                        := $(RTL_FLIST_DIR)flist.xsim
RISCV_DECODER_FLIST              := $(RISCV_DECODER_DIR)flist.xsim
UVM_BFM_FLIST                    := $(BFM_CONFIG_ROOT)flist.xsim
UVM_TOP_FLIST                    := $(TOP_CONFIG_ROOT)flist.xsim

UVM_TARGETS                      := RISCV_DECODER UVM_TOP UVM_BFM

#VIVADO_INC := /opt/Xilinx/Vivado/2022.2/data/xsim/include/

# Set full path to the shared obj that ld links against as default.
# I am not planning to rewrite ISS parts to support old libstdc++ versions.
# Other solutions seemed to be convoluted.
# You may also choose to link against the one distributed with Vivado Suite. 
# CXX 20 is required.
SOLIB_STDCXX  := $(shell /sbin/ldconfig -p | perl -ne 'if (/stdc\+\+/) { @columns = split; print $$columns[3]; exit }')

# My version string is as follows:
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Tool Version Limit: 2022.10

# Vivado FPGA flow
# I do not own a Xilinx board, so I am moving from Vivado.
# Vivado XSIM support will be continued.
#synth: tools/vivado.tcl
#	vivado -mode batch -source tools/vivado.tcl

sim: uvm_top uvm_bfm tb_top_level riscv_decoder

#lib_vivado: $(DECODER_SRCS) $(EXPORTER_SRCS) $(DISAS_SRCS)
#	xsc $(DECODER_SRCS) $(EXPORTER_SRCS) $(DISAS_SRCS) --gcc_compile_options $(DECODER_INC) --gcc_compile_options $(COMMON_INC) --gcc_compile_options $(DISAS_INC) -cppversion 20

riscv_decoder: $(SOLIB_STDCXX) $(SVDPI) COMPILE_RISCV_DECODER 
	LD_PRELOAD=$(SOLIB_STDCXX) xelab tb_riscv_decoder -relax -s decoder -sv_lib $(basename $(notdir $(SVDPI)))
	LD_PRELOAD=$(SOLIB_STDCXX) LD_LIBRARY_PATH=$(PROJECT_ROOT) xsim decoder -testplusarg UVM_TESTNAME=riscv_decoder_from_file_test -testplusarg UVM_VERBOSITY=UVM_LOW -R

uvm_bfm: COMPILE_UVM_BFM
	xelab bfm_untimed_tb bfm_hdl_th -relax -s bfm_tb
	xsim bfm_tb -testplusarg UVM_TESTNAME=bfm_test -testplusarg UVM_VERBOSITY=UVM_HIGH -R

uvm_top: COMPILE_UVM_TOP
	xelab top_tb top_th -relax -s top_tb
	xsim top_tb -testplusarg UVM_TESTNAME=top_test -testplusarg UVM_VERBOSITY=UVM_HIGH -R

tb_top_level: COMPILE_RTL
	xelab tb_top_level -relax -s tb_top_level
	xsim tb_top_level -R

# Compile SystemVerilog files on Xilinx Vivado Suite

COMPILE_RTL: $(RTL_FLIST)
	xvlog -sv -f $^ -L uvm

define compile_uvm_template
COMPILE_$(1): COMPILE_RTL $($(1)_FLIST) $($(1)_DIR) $(INSTR_FEED)
	xvlog -sv -f $($(1)_FLIST) -L uvm \
		-define INSTR_SEQ_FILENAME='"$(INSTR_FEED)"' \
		-define INSTR_SEQ_LINECOUNT=$(shell cat $(INSTR_FEED) | wc -l) \
		-define DEBUG_INIT_FILE='"$(shell readlink -f "./src/firmware/boot.hex")"' \
		-define HEX_FILENAME='"$(shell readlink -f "./src/firmware/boot.hex")"'
endef

$(foreach target,$(UVM_TARGETS),$(eval $(call compile_uvm_template,$(target))))
