

================================================================
== Vitis HLS Report for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'
================================================================
* Date:           Mon Jun 27 00:45:17 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LVI-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.258 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        3|   518402|  30.000 ns|  5.184 ms|    3|  518402|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- MMIterOutRow_MMIterOutCol  |        1|   518400|         2|          1|          1|  1 ~ 518400|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     904|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     118|    -|
|Register         |        -|     -|     181|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     181|    1022|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln1309_fu_208_p2              |         +|   0|  0|   39|          32|           1|
    |filled_next_fu_287_p2             |         +|   0|  0|   14|           7|           7|
    |j_V_1_fu_293_p2                   |         +|   0|  0|   23|          16|           1|
    |ret_V_28_fu_340_p2                |         -|   0|  0|   15|           7|           8|
    |sub_ln1332_fu_263_p2              |         -|   0|  0|   15|           8|           7|
    |sub_ln599_fu_362_p2               |         -|   0|  0|   13|           1|           6|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|    2|           1|           1|
    |ap_condition_133                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_364                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_367                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op54_read_state3     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op62_write_state3    |       and|   0|  0|    2|           1|           1|
    |bLast_fu_234_p2                   |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln1073_1_fu_269_p2           |      icmp|   0|  0|   10|           7|           7|
    |icmp_ln1073_fu_255_p2             |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln1309_fu_203_p2             |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln1314_fu_217_p2             |      icmp|   0|  0|   13|          16|          16|
    |r_V_29_fu_382_p2                  |      lshr|   0|  0|  179|          64|          64|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|    2|           1|           1|
    |ldata1_din                        |        or|   0|  0|   64|          64|          64|
    |localbuffer_V_3_fu_388_p3         |    select|   0|  0|   64|           1|          64|
    |select_ln1302_fu_222_p3           |    select|   0|  0|   16|           1|           1|
    |xf_bits_per_clock_fu_239_p3       |    select|   0|  0|    5|           1|           4|
    |r_V_30_fu_324_p2                  |       shl|   0|  0|  179|          64|          64|
    |r_V_fu_372_p2                     |       shl|   0|  0|  179|          64|          64|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  904|         457|         483|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                       |   9|          2|    1|          2|
    |ap_phi_mux_conv3_i12_i_i923_pn_phi_fu_162_p4  |  14|          3|    7|         21|
    |ap_phi_mux_val_V_1_phi_fu_172_p4              |   9|          2|   24|         48|
    |ap_phi_reg_pp0_iter2_val_V_1_reg_168          |   9|          2|   24|         48|
    |filled_V_fu_86                                |   9|          2|    7|         14|
    |indvar_flatten_fu_98                          |   9|          2|   32|         64|
    |j_V_fu_94                                     |   9|          2|   16|         32|
    |ldata1_blk_n                                  |   9|          2|    1|          2|
    |localbuffer_V_fu_90                           |  14|          3|   64|        192|
    |out_mat_data85_blk_n                          |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 118|         26|  179|        429|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_val_V_1_reg_168  |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter2_val_V_1_reg_168  |  24|   0|   24|          0|
    |filled_V_fu_86                        |   7|   0|    7|          0|
    |filled_V_load_1_reg_479               |   7|   0|    7|          0|
    |icmp_ln1073_1_reg_485                 |   1|   0|    1|          0|
    |icmp_ln1073_reg_475                   |   1|   0|    1|          0|
    |icmp_ln1309_reg_471                   |   1|   0|    1|          0|
    |indvar_flatten_fu_98                  |  32|   0|   32|          0|
    |j_V_fu_94                             |  16|   0|   16|          0|
    |localbuffer_V_fu_90                   |  64|   0|   64|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 181|   0|  181|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol|  return value|
|out_mat_data85_dout            |   in|   24|     ap_fifo|                                             out_mat_data85|       pointer|
|out_mat_data85_num_data_valid  |   in|    2|     ap_fifo|                                             out_mat_data85|       pointer|
|out_mat_data85_fifo_cap        |   in|    2|     ap_fifo|                                             out_mat_data85|       pointer|
|out_mat_data85_empty_n         |   in|    1|     ap_fifo|                                             out_mat_data85|       pointer|
|out_mat_data85_read            |  out|    1|     ap_fifo|                                             out_mat_data85|       pointer|
|ldata1_din                     |  out|   64|     ap_fifo|                                                     ldata1|       pointer|
|ldata1_num_data_valid          |   in|    2|     ap_fifo|                                                     ldata1|       pointer|
|ldata1_fifo_cap                |   in|    2|     ap_fifo|                                                     ldata1|       pointer|
|ldata1_full_n                  |   in|    1|     ap_fifo|                                                     ldata1|       pointer|
|ldata1_write                   |  out|    1|     ap_fifo|                                                     ldata1|       pointer|
|bound                          |   in|   32|     ap_none|                                                      bound|        scalar|
|cols_bound_per_npc_cast        |   in|   16|     ap_none|                                    cols_bound_per_npc_cast|        scalar|
|op2_assign                     |   in|   32|     ap_none|                                                 op2_assign|        scalar|
|last_blk_width_load            |   in|    4|     ap_none|                                        last_blk_width_load|        scalar|
|cols_bound_per_npc_load        |   in|   32|     ap_none|                                    cols_bound_per_npc_load|        scalar|
|localbuffer_V_3_out            |  out|   64|      ap_vld|                                        localbuffer_V_3_out|       pointer|
|localbuffer_V_3_out_ap_vld     |  out|    1|      ap_vld|                                        localbuffer_V_3_out|       pointer|
|filled_V_1_out                 |  out|    7|      ap_vld|                                             filled_V_1_out|       pointer|
|filled_V_1_out_ap_vld          |  out|    1|      ap_vld|                                             filled_V_1_out|       pointer|
+-------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

