//===-- LaserRegisterInfo.td - Laser Register defs ---------*- tablegen -*-===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//

//===----------------------------------------------------------------------===//
//  Declarations that describe the Laser register file
//===----------------------------------------------------------------------===//

// We have banks of 16 registers each.
class LaserReg<bits<16> Enc, string n> : Register<n> {
  let HWEncoding = Enc;
  let Namespace = "LASER";
}

// LASER CPU Registers
class LaserGPRReg<bits<16> Enc, string n> : LaserReg<Enc, n>;

foreach i = 0-15 in {
        def R#i : LaserGPRReg<i, "r"#i>;
}

def FLAGR:      LaserReg <16, "flagr">;
def SP:         LaserReg <17, "sp">;
def FP:         LaserReg <19, "fp">;
def SS:         LaserReg <19, "ss">;
def LR:         LaserReg <20, "lr">;
def RETADDR:    LaserReg <21, "retaddr">;
def GP:         LaserReg <22, "gp">;


// @General Registers class
def GNPRegs : RegisterClass<"LASER", [i16], 16, 
    (add R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, 
         R10, R11, R12, R13, R14, R15)>;

def CPURegs : RegisterClass<"LASER", [i16], 16, 
    (add SP, FP, SS, LR, SS, RETADDR, GP)>;

// @Status Registers class
def SR : RegisterClass<"LASER", [i16], 16, (add FLAGR)>;

// @Control Flow Registers class
def CFR  : RegisterClass<"LASER", [i16], 16, (add R15)>;


